
main_LVTN_03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000814c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  08008260  08008260  00018260  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008774  08008774  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08008774  08008774  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008774  08008774  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008774  08008774  00018774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008778  08008778  00018778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800877c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  200001e0  0800895c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000400  0800895c  00020400  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b2d  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021e6  00000000  00000000  00030d36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  00032f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe8  00000000  00000000  00033fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019527  00000000  00000000  00034fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012129  00000000  00000000  0004e4e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000908f7  00000000  00000000  00060610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f0f07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cdc  00000000  00000000  000f0f5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008244 	.word	0x08008244

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08008244 	.word	0x08008244

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	460c      	mov	r4, r1
 8000b6c:	4605      	mov	r5, r0
 8000b6e:	4621      	mov	r1, r4
 8000b70:	4628      	mov	r0, r5
 8000b72:	2200      	movs	r2, #0
 8000b74:	2300      	movs	r3, #0
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <HAL_TIM_IC_CaptureCallback>:
#define TRIG_PORT GPIOB

// Let's write the callback function

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	7f1b      	ldrb	r3, [r3, #28]
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	f040 8083 	bne.w	8000cf0 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8000bea:	4b45      	ldr	r3, [pc, #276]	; (8000d00 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d11a      	bne.n	8000c28 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	6878      	ldr	r0, [r7, #4]
 8000bf6:	f002 fa55 	bl	80030a4 <HAL_TIM_ReadCapturedValue>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	4a41      	ldr	r2, [pc, #260]	; (8000d04 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000bfe:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8000c00:	4b3f      	ldr	r3, [pc, #252]	; (8000d00 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	6a1a      	ldr	r2, [r3, #32]
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f022 020a 	bic.w	r2, r2, #10
 8000c14:	621a      	str	r2, [r3, #32]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	6a1a      	ldr	r2, [r3, #32]
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f042 0202 	orr.w	r2, r2, #2
 8000c24:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8000c26:	e063      	b.n	8000cf0 <HAL_TIM_IC_CaptureCallback+0x118>
		else if (Is_First_Captured==1)   // if the first is already captured
 8000c28:	4b35      	ldr	r3, [pc, #212]	; (8000d00 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d15f      	bne.n	8000cf0 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8000c30:	2100      	movs	r1, #0
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f002 fa36 	bl	80030a4 <HAL_TIM_ReadCapturedValue>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	4a33      	ldr	r2, [pc, #204]	; (8000d08 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000c3c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	2200      	movs	r2, #0
 8000c44:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8000c46:	4b30      	ldr	r3, [pc, #192]	; (8000d08 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	4b2e      	ldr	r3, [pc, #184]	; (8000d04 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d907      	bls.n	8000c62 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 8000c52:	4b2d      	ldr	r3, [pc, #180]	; (8000d08 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	4b2b      	ldr	r3, [pc, #172]	; (8000d04 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	1ad3      	subs	r3, r2, r3
 8000c5c:	4a2b      	ldr	r2, [pc, #172]	; (8000d0c <HAL_TIM_IC_CaptureCallback+0x134>)
 8000c5e:	6013      	str	r3, [r2, #0]
 8000c60:	e00f      	b.n	8000c82 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 8000c62:	4b28      	ldr	r3, [pc, #160]	; (8000d04 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	4b28      	ldr	r3, [pc, #160]	; (8000d08 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d909      	bls.n	8000c82 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8000c6e:	4b26      	ldr	r3, [pc, #152]	; (8000d08 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	4b24      	ldr	r3, [pc, #144]	; (8000d04 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000c7c:	33ff      	adds	r3, #255	; 0xff
 8000c7e:	4a23      	ldr	r2, [pc, #140]	; (8000d0c <HAL_TIM_IC_CaptureCallback+0x134>)
 8000c80:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 8000c82:	4b22      	ldr	r3, [pc, #136]	; (8000d0c <HAL_TIM_IC_CaptureCallback+0x134>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fbac 	bl	80003e4 <__aeabi_ui2d>
 8000c8c:	a31a      	add	r3, pc, #104	; (adr r3, 8000cf8 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c92:	f7ff fc21 	bl	80004d8 <__aeabi_dmul>
 8000c96:	4602      	mov	r2, r0
 8000c98:	460b      	mov	r3, r1
 8000c9a:	4610      	mov	r0, r2
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	f04f 0200 	mov.w	r2, #0
 8000ca2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ca6:	f7ff fd41 	bl	800072c <__aeabi_ddiv>
 8000caa:	4602      	mov	r2, r0
 8000cac:	460b      	mov	r3, r1
 8000cae:	4610      	mov	r0, r2
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f7ff fee9 	bl	8000a88 <__aeabi_d2uiz>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	b2da      	uxtb	r2, r3
 8000cba:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000cbc:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8000cbe:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	6a1a      	ldr	r2, [r3, #32]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f022 020a 	bic.w	r2, r2, #10
 8000cd2:	621a      	str	r2, [r3, #32]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	6a12      	ldr	r2, [r2, #32]
 8000cde:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	68da      	ldr	r2, [r3, #12]
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	; (8000d14 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f022 0202 	bic.w	r2, r2, #2
 8000cee:	60da      	str	r2, [r3, #12]
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	b020c49c 	.word	0xb020c49c
 8000cfc:	3fa16872 	.word	0x3fa16872
 8000d00:	20000208 	.word	0x20000208
 8000d04:	200001fc 	.word	0x200001fc
 8000d08:	20000200 	.word	0x20000200
 8000d0c:	20000204 	.word	0x20000204
 8000d10:	20000209 	.word	0x20000209
 8000d14:	2000030c 	.word	0x2000030c

08000d18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b08e      	sub	sp, #56	; 0x38
 8000d1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d1e:	f000 fdd5 	bl	80018cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d22:	f000 f8c9 	bl	8000eb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d26:	f000 fa75 	bl	8001214 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000d2a:	f000 f939 	bl	8000fa0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000d2e:	f000 f96d 	bl	800100c <MX_SPI2_Init>
  MX_TIM1_Init();
 8000d32:	f000 f9a1 	bl	8001078 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000d36:	f000 f905 	bl	8000f44 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000d3a:	f000 fa41 	bl	80011c0 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8000d3e:	f000 f9f1 	bl	8001124 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

    uint8_t height = 123;
 8000d42:	237b      	movs	r3, #123	; 0x7b
 8000d44:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    char ch_height[10];

    float temp = 36.5;
 8000d48:	4b4e      	ldr	r3, [pc, #312]	; (8000e84 <main+0x16c>)
 8000d4a:	633b      	str	r3, [r7, #48]	; 0x30
    char ch_temp[10];

    float weight = 60.7;
 8000d4c:	4b4e      	ldr	r3, [pc, #312]	; (8000e88 <main+0x170>)
 8000d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    char ch_weight[10];

    uint8_t pressure = 120;
 8000d50:	2378      	movs	r3, #120	; 0x78
 8000d52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    char pressure_ch[3];

    uint8_t pulse = 53;
 8000d56:	2335      	movs	r3, #53	; 0x35
 8000d58:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
//		HAL_Delay(10000);
		HAL_UART_Transmit(&huart2, (uint8_t*)"START", 5, 100);
 8000d5c:	2364      	movs	r3, #100	; 0x64
 8000d5e:	2205      	movs	r2, #5
 8000d60:	494a      	ldr	r1, [pc, #296]	; (8000e8c <main+0x174>)
 8000d62:	484b      	ldr	r0, [pc, #300]	; (8000e90 <main+0x178>)
 8000d64:	f002 fcc9 	bl	80036fa <HAL_UART_Transmit>
		sprintf(ch_height, "%d", height);
 8000d68:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000d6c:	f107 0320 	add.w	r3, r7, #32
 8000d70:	4948      	ldr	r1, [pc, #288]	; (8000e94 <main+0x17c>)
 8000d72:	4618      	mov	r0, r3
 8000d74:	f003 fcd4 	bl	8004720 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)"$", 1, 100);
 8000d78:	2364      	movs	r3, #100	; 0x64
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	4946      	ldr	r1, [pc, #280]	; (8000e98 <main+0x180>)
 8000d7e:	4844      	ldr	r0, [pc, #272]	; (8000e90 <main+0x178>)
 8000d80:	f002 fcbb 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch_height, 3, 100);
 8000d84:	f107 0120 	add.w	r1, r7, #32
 8000d88:	2364      	movs	r3, #100	; 0x64
 8000d8a:	2203      	movs	r2, #3
 8000d8c:	4840      	ldr	r0, [pc, #256]	; (8000e90 <main+0x178>)
 8000d8e:	f002 fcb4 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\n", 1, 10);
 8000d92:	230a      	movs	r3, #10
 8000d94:	2201      	movs	r2, #1
 8000d96:	4941      	ldr	r1, [pc, #260]	; (8000e9c <main+0x184>)
 8000d98:	483d      	ldr	r0, [pc, #244]	; (8000e90 <main+0x178>)
 8000d9a:	f002 fcae 	bl	80036fa <HAL_UART_Transmit>

    sprintf(ch_weight, "%.1f", weight);
 8000d9e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000da0:	f7ff fb42 	bl	8000428 <__aeabi_f2d>
 8000da4:	4602      	mov	r2, r0
 8000da6:	460b      	mov	r3, r1
 8000da8:	f107 0008 	add.w	r0, r7, #8
 8000dac:	493c      	ldr	r1, [pc, #240]	; (8000ea0 <main+0x188>)
 8000dae:	f003 fcb7 	bl	8004720 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)"#", 1, 100);
 8000db2:	2364      	movs	r3, #100	; 0x64
 8000db4:	2201      	movs	r2, #1
 8000db6:	493b      	ldr	r1, [pc, #236]	; (8000ea4 <main+0x18c>)
 8000db8:	4835      	ldr	r0, [pc, #212]	; (8000e90 <main+0x178>)
 8000dba:	f002 fc9e 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch_weight, 4, 100);
 8000dbe:	f107 0108 	add.w	r1, r7, #8
 8000dc2:	2364      	movs	r3, #100	; 0x64
 8000dc4:	2204      	movs	r2, #4
 8000dc6:	4832      	ldr	r0, [pc, #200]	; (8000e90 <main+0x178>)
 8000dc8:	f002 fc97 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\n", 1, 10);
 8000dcc:	230a      	movs	r3, #10
 8000dce:	2201      	movs	r2, #1
 8000dd0:	4932      	ldr	r1, [pc, #200]	; (8000e9c <main+0x184>)
 8000dd2:	482f      	ldr	r0, [pc, #188]	; (8000e90 <main+0x178>)
 8000dd4:	f002 fc91 	bl	80036fa <HAL_UART_Transmit>

    sprintf(ch_temp, "%.1f", temp);
 8000dd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000dda:	f7ff fb25 	bl	8000428 <__aeabi_f2d>
 8000dde:	4602      	mov	r2, r0
 8000de0:	460b      	mov	r3, r1
 8000de2:	f107 0014 	add.w	r0, r7, #20
 8000de6:	492e      	ldr	r1, [pc, #184]	; (8000ea0 <main+0x188>)
 8000de8:	f003 fc9a 	bl	8004720 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)"@", 1, 100);
 8000dec:	2364      	movs	r3, #100	; 0x64
 8000dee:	2201      	movs	r2, #1
 8000df0:	492d      	ldr	r1, [pc, #180]	; (8000ea8 <main+0x190>)
 8000df2:	4827      	ldr	r0, [pc, #156]	; (8000e90 <main+0x178>)
 8000df4:	f002 fc81 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch_temp, 4, 100);
 8000df8:	f107 0114 	add.w	r1, r7, #20
 8000dfc:	2364      	movs	r3, #100	; 0x64
 8000dfe:	2204      	movs	r2, #4
 8000e00:	4823      	ldr	r0, [pc, #140]	; (8000e90 <main+0x178>)
 8000e02:	f002 fc7a 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\n", 1, 10);
 8000e06:	230a      	movs	r3, #10
 8000e08:	2201      	movs	r2, #1
 8000e0a:	4924      	ldr	r1, [pc, #144]	; (8000e9c <main+0x184>)
 8000e0c:	4820      	ldr	r0, [pc, #128]	; (8000e90 <main+0x178>)
 8000e0e:	f002 fc74 	bl	80036fa <HAL_UART_Transmit>

    sprintf(pressure_ch, "%d", pressure);
 8000e12:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	491e      	ldr	r1, [pc, #120]	; (8000e94 <main+0x17c>)
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f003 fc80 	bl	8004720 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)"%", 1, 100);
 8000e20:	2364      	movs	r3, #100	; 0x64
 8000e22:	2201      	movs	r2, #1
 8000e24:	4921      	ldr	r1, [pc, #132]	; (8000eac <main+0x194>)
 8000e26:	481a      	ldr	r0, [pc, #104]	; (8000e90 <main+0x178>)
 8000e28:	f002 fc67 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)&pressure_ch, 3, 100);
 8000e2c:	1d39      	adds	r1, r7, #4
 8000e2e:	2364      	movs	r3, #100	; 0x64
 8000e30:	2203      	movs	r2, #3
 8000e32:	4817      	ldr	r0, [pc, #92]	; (8000e90 <main+0x178>)
 8000e34:	f002 fc61 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\n", 1, 10);
 8000e38:	230a      	movs	r3, #10
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	4917      	ldr	r1, [pc, #92]	; (8000e9c <main+0x184>)
 8000e3e:	4814      	ldr	r0, [pc, #80]	; (8000e90 <main+0x178>)
 8000e40:	f002 fc5b 	bl	80036fa <HAL_UART_Transmit>

    sprintf(pulse_ch, "%d", pulse);
 8000e44:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8000e48:	463b      	mov	r3, r7
 8000e4a:	4912      	ldr	r1, [pc, #72]	; (8000e94 <main+0x17c>)
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f003 fc67 	bl	8004720 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)"&", 1, 100);
 8000e52:	2364      	movs	r3, #100	; 0x64
 8000e54:	2201      	movs	r2, #1
 8000e56:	4916      	ldr	r1, [pc, #88]	; (8000eb0 <main+0x198>)
 8000e58:	480d      	ldr	r0, [pc, #52]	; (8000e90 <main+0x178>)
 8000e5a:	f002 fc4e 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)&pulse_ch, 2, 100);
 8000e5e:	4639      	mov	r1, r7
 8000e60:	2364      	movs	r3, #100	; 0x64
 8000e62:	2202      	movs	r2, #2
 8000e64:	480a      	ldr	r0, [pc, #40]	; (8000e90 <main+0x178>)
 8000e66:	f002 fc48 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\n", 1, 10);
 8000e6a:	230a      	movs	r3, #10
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	490b      	ldr	r1, [pc, #44]	; (8000e9c <main+0x184>)
 8000e70:	4807      	ldr	r0, [pc, #28]	; (8000e90 <main+0x178>)
 8000e72:	f002 fc42 	bl	80036fa <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)"OVER", 4, 100);
 8000e76:	2364      	movs	r3, #100	; 0x64
 8000e78:	2204      	movs	r2, #4
 8000e7a:	490e      	ldr	r1, [pc, #56]	; (8000eb4 <main+0x19c>)
 8000e7c:	4804      	ldr	r0, [pc, #16]	; (8000e90 <main+0x178>)
 8000e7e:	f002 fc3c 	bl	80036fa <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"START", 5, 100);
 8000e82:	e76b      	b.n	8000d5c <main+0x44>
 8000e84:	42120000 	.word	0x42120000
 8000e88:	4272cccd 	.word	0x4272cccd
 8000e8c:	0800826c 	.word	0x0800826c
 8000e90:	200003ac 	.word	0x200003ac
 8000e94:	08008260 	.word	0x08008260
 8000e98:	08008274 	.word	0x08008274
 8000e9c:	08008268 	.word	0x08008268
 8000ea0:	08008278 	.word	0x08008278
 8000ea4:	08008280 	.word	0x08008280
 8000ea8:	08008284 	.word	0x08008284
 8000eac:	08008288 	.word	0x08008288
 8000eb0:	0800828c 	.word	0x0800828c
 8000eb4:	08008290 	.word	0x08008290

08000eb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b090      	sub	sp, #64	; 0x40
 8000ebc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ebe:	f107 0318 	add.w	r3, r7, #24
 8000ec2:	2228      	movs	r2, #40	; 0x28
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f002 fdac 	bl	8003a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
 8000ed4:	609a      	str	r2, [r3, #8]
 8000ed6:	60da      	str	r2, [r3, #12]
 8000ed8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000eda:	2301      	movs	r3, #1
 8000edc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ede:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ee2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eec:	2302      	movs	r3, #2
 8000eee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ef0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ef4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ef6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000efa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000efc:	f107 0318 	add.w	r3, r7, #24
 8000f00:	4618      	mov	r0, r3
 8000f02:	f001 f933 	bl	800216c <HAL_RCC_OscConfig>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000f0c:	f000 fa14 	bl	8001338 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f10:	230f      	movs	r3, #15
 8000f12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f14:	2302      	movs	r3, #2
 8000f16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f22:	2300      	movs	r3, #0
 8000f24:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	2102      	movs	r1, #2
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f001 fb9e 	bl	800266c <HAL_RCC_ClockConfig>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000f36:	f000 f9ff 	bl	8001338 <Error_Handler>
  }
}
 8000f3a:	bf00      	nop
 8000f3c:	3740      	adds	r7, #64	; 0x40
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
	...

08000f44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f48:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <MX_I2C1_Init+0x50>)
 8000f4a:	4a13      	ldr	r2, [pc, #76]	; (8000f98 <MX_I2C1_Init+0x54>)
 8000f4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f4e:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <MX_I2C1_Init+0x50>)
 8000f50:	4a12      	ldr	r2, [pc, #72]	; (8000f9c <MX_I2C1_Init+0x58>)
 8000f52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f54:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <MX_I2C1_Init+0x50>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	; (8000f94 <MX_I2C1_Init+0x50>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f60:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <MX_I2C1_Init+0x50>)
 8000f62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f66:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f68:	4b0a      	ldr	r3, [pc, #40]	; (8000f94 <MX_I2C1_Init+0x50>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f6e:	4b09      	ldr	r3, [pc, #36]	; (8000f94 <MX_I2C1_Init+0x50>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f74:	4b07      	ldr	r3, [pc, #28]	; (8000f94 <MX_I2C1_Init+0x50>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f7a:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <MX_I2C1_Init+0x50>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f80:	4804      	ldr	r0, [pc, #16]	; (8000f94 <MX_I2C1_Init+0x50>)
 8000f82:	f000 ffaf 	bl	8001ee4 <HAL_I2C_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f8c:	f000 f9d4 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	200002b8 	.word	0x200002b8
 8000f98:	40005400 	.word	0x40005400
 8000f9c:	000186a0 	.word	0x000186a0

08000fa0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fa4:	4b17      	ldr	r3, [pc, #92]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fa6:	4a18      	ldr	r2, [pc, #96]	; (8001008 <MX_SPI1_Init+0x68>)
 8000fa8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000faa:	4b16      	ldr	r3, [pc, #88]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fbe:	4b11      	ldr	r3, [pc, #68]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fc4:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fca:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fd0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fd4:	2208      	movs	r2, #8
 8000fd6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fde:	4b09      	ldr	r3, [pc, #36]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fe4:	4b07      	ldr	r3, [pc, #28]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000fea:	4b06      	ldr	r3, [pc, #24]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fec:	220a      	movs	r2, #10
 8000fee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ff0:	4804      	ldr	r0, [pc, #16]	; (8001004 <MX_SPI1_Init+0x64>)
 8000ff2:	f001 fcd5 	bl	80029a0 <HAL_SPI_Init>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ffc:	f000 f99c 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20000354 	.word	0x20000354
 8001008:	40013000 	.word	0x40013000

0800100c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001010:	4b17      	ldr	r3, [pc, #92]	; (8001070 <MX_SPI2_Init+0x64>)
 8001012:	4a18      	ldr	r2, [pc, #96]	; (8001074 <MX_SPI2_Init+0x68>)
 8001014:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001016:	4b16      	ldr	r3, [pc, #88]	; (8001070 <MX_SPI2_Init+0x64>)
 8001018:	f44f 7282 	mov.w	r2, #260	; 0x104
 800101c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800101e:	4b14      	ldr	r3, [pc, #80]	; (8001070 <MX_SPI2_Init+0x64>)
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001024:	4b12      	ldr	r3, [pc, #72]	; (8001070 <MX_SPI2_Init+0x64>)
 8001026:	2200      	movs	r2, #0
 8001028:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800102a:	4b11      	ldr	r3, [pc, #68]	; (8001070 <MX_SPI2_Init+0x64>)
 800102c:	2200      	movs	r2, #0
 800102e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001030:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <MX_SPI2_Init+0x64>)
 8001032:	2200      	movs	r2, #0
 8001034:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001036:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <MX_SPI2_Init+0x64>)
 8001038:	f44f 7200 	mov.w	r2, #512	; 0x200
 800103c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800103e:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <MX_SPI2_Init+0x64>)
 8001040:	2200      	movs	r2, #0
 8001042:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001044:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <MX_SPI2_Init+0x64>)
 8001046:	2200      	movs	r2, #0
 8001048:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800104a:	4b09      	ldr	r3, [pc, #36]	; (8001070 <MX_SPI2_Init+0x64>)
 800104c:	2200      	movs	r2, #0
 800104e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001050:	4b07      	ldr	r3, [pc, #28]	; (8001070 <MX_SPI2_Init+0x64>)
 8001052:	2200      	movs	r2, #0
 8001054:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001056:	4b06      	ldr	r3, [pc, #24]	; (8001070 <MX_SPI2_Init+0x64>)
 8001058:	220a      	movs	r2, #10
 800105a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800105c:	4804      	ldr	r0, [pc, #16]	; (8001070 <MX_SPI2_Init+0x64>)
 800105e:	f001 fc9f 	bl	80029a0 <HAL_SPI_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001068:	f000 f966 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000218 	.word	0x20000218
 8001074:	40003800 	.word	0x40003800

08001078 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800107e:	f107 0310 	add.w	r3, r7, #16
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001088:	463b      	mov	r3, r7
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001094:	4b21      	ldr	r3, [pc, #132]	; (800111c <MX_TIM1_Init+0xa4>)
 8001096:	4a22      	ldr	r2, [pc, #136]	; (8001120 <MX_TIM1_Init+0xa8>)
 8001098:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800109a:	4b20      	ldr	r3, [pc, #128]	; (800111c <MX_TIM1_Init+0xa4>)
 800109c:	2247      	movs	r2, #71	; 0x47
 800109e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a0:	4b1e      	ldr	r3, [pc, #120]	; (800111c <MX_TIM1_Init+0xa4>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	; (800111c <MX_TIM1_Init+0xa4>)
 80010a8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80010ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010ae:	4b1b      	ldr	r3, [pc, #108]	; (800111c <MX_TIM1_Init+0xa4>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010b4:	4b19      	ldr	r3, [pc, #100]	; (800111c <MX_TIM1_Init+0xa4>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ba:	4b18      	ldr	r3, [pc, #96]	; (800111c <MX_TIM1_Init+0xa4>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80010c0:	4816      	ldr	r0, [pc, #88]	; (800111c <MX_TIM1_Init+0xa4>)
 80010c2:	f001 fd40 	bl	8002b46 <HAL_TIM_IC_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80010cc:	f000 f934 	bl	8001338 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010d0:	2300      	movs	r3, #0
 80010d2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010d8:	f107 0310 	add.w	r3, r7, #16
 80010dc:	4619      	mov	r1, r3
 80010de:	480f      	ldr	r0, [pc, #60]	; (800111c <MX_TIM1_Init+0xa4>)
 80010e0:	f002 fa4e 	bl	8003580 <HAL_TIMEx_MasterConfigSynchronization>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80010ea:	f000 f925 	bl	8001338 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80010ee:	2300      	movs	r3, #0
 80010f0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80010f2:	2301      	movs	r3, #1
 80010f4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80010fe:	463b      	mov	r3, r7
 8001100:	2200      	movs	r2, #0
 8001102:	4619      	mov	r1, r3
 8001104:	4805      	ldr	r0, [pc, #20]	; (800111c <MX_TIM1_Init+0xa4>)
 8001106:	f001 fe75 	bl	8002df4 <HAL_TIM_IC_ConfigChannel>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001110:	f000 f912 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001114:	bf00      	nop
 8001116:	3718      	adds	r7, #24
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	2000030c 	.word	0x2000030c
 8001120:	40012c00 	.word	0x40012c00

08001124 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800112a:	f107 0308 	add.w	r3, r7, #8
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]
 8001134:	609a      	str	r2, [r3, #8]
 8001136:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001138:	463b      	mov	r3, r7
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001140:	4b1d      	ldr	r3, [pc, #116]	; (80011b8 <MX_TIM4_Init+0x94>)
 8001142:	4a1e      	ldr	r2, [pc, #120]	; (80011bc <MX_TIM4_Init+0x98>)
 8001144:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001146:	4b1c      	ldr	r3, [pc, #112]	; (80011b8 <MX_TIM4_Init+0x94>)
 8001148:	2200      	movs	r2, #0
 800114a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800114c:	4b1a      	ldr	r3, [pc, #104]	; (80011b8 <MX_TIM4_Init+0x94>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001152:	4b19      	ldr	r3, [pc, #100]	; (80011b8 <MX_TIM4_Init+0x94>)
 8001154:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001158:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800115a:	4b17      	ldr	r3, [pc, #92]	; (80011b8 <MX_TIM4_Init+0x94>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001160:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <MX_TIM4_Init+0x94>)
 8001162:	2200      	movs	r2, #0
 8001164:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001166:	4814      	ldr	r0, [pc, #80]	; (80011b8 <MX_TIM4_Init+0x94>)
 8001168:	f001 fc9e 	bl	8002aa8 <HAL_TIM_Base_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001172:	f000 f8e1 	bl	8001338 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001176:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800117a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800117c:	f107 0308 	add.w	r3, r7, #8
 8001180:	4619      	mov	r1, r3
 8001182:	480d      	ldr	r0, [pc, #52]	; (80011b8 <MX_TIM4_Init+0x94>)
 8001184:	f001 feca 	bl	8002f1c <HAL_TIM_ConfigClockSource>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800118e:	f000 f8d3 	bl	8001338 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001192:	2300      	movs	r3, #0
 8001194:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001196:	2300      	movs	r3, #0
 8001198:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800119a:	463b      	mov	r3, r7
 800119c:	4619      	mov	r1, r3
 800119e:	4806      	ldr	r0, [pc, #24]	; (80011b8 <MX_TIM4_Init+0x94>)
 80011a0:	f002 f9ee 	bl	8003580 <HAL_TIMEx_MasterConfigSynchronization>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80011aa:	f000 f8c5 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80011ae:	bf00      	nop
 80011b0:	3718      	adds	r7, #24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000270 	.word	0x20000270
 80011bc:	40000800 	.word	0x40000800

080011c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011c4:	4b11      	ldr	r3, [pc, #68]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011c6:	4a12      	ldr	r2, [pc, #72]	; (8001210 <MX_USART2_UART_Init+0x50>)
 80011c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011ca:	4b10      	ldr	r3, [pc, #64]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011de:	4b0b      	ldr	r3, [pc, #44]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011e4:	4b09      	ldr	r3, [pc, #36]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011e6:	220c      	movs	r2, #12
 80011e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ea:	4b08      	ldr	r3, [pc, #32]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f0:	4b06      	ldr	r3, [pc, #24]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011f6:	4805      	ldr	r0, [pc, #20]	; (800120c <MX_USART2_UART_Init+0x4c>)
 80011f8:	f002 fa32 	bl	8003660 <HAL_UART_Init>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001202:	f000 f899 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	200003ac 	.word	0x200003ac
 8001210:	40004400 	.word	0x40004400

08001214 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121a:	f107 0310 	add.w	r3, r7, #16
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001228:	4b3f      	ldr	r3, [pc, #252]	; (8001328 <MX_GPIO_Init+0x114>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	4a3e      	ldr	r2, [pc, #248]	; (8001328 <MX_GPIO_Init+0x114>)
 800122e:	f043 0310 	orr.w	r3, r3, #16
 8001232:	6193      	str	r3, [r2, #24]
 8001234:	4b3c      	ldr	r3, [pc, #240]	; (8001328 <MX_GPIO_Init+0x114>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	f003 0310 	and.w	r3, r3, #16
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001240:	4b39      	ldr	r3, [pc, #228]	; (8001328 <MX_GPIO_Init+0x114>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	4a38      	ldr	r2, [pc, #224]	; (8001328 <MX_GPIO_Init+0x114>)
 8001246:	f043 0320 	orr.w	r3, r3, #32
 800124a:	6193      	str	r3, [r2, #24]
 800124c:	4b36      	ldr	r3, [pc, #216]	; (8001328 <MX_GPIO_Init+0x114>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	f003 0320 	and.w	r3, r3, #32
 8001254:	60bb      	str	r3, [r7, #8]
 8001256:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001258:	4b33      	ldr	r3, [pc, #204]	; (8001328 <MX_GPIO_Init+0x114>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	4a32      	ldr	r2, [pc, #200]	; (8001328 <MX_GPIO_Init+0x114>)
 800125e:	f043 0304 	orr.w	r3, r3, #4
 8001262:	6193      	str	r3, [r2, #24]
 8001264:	4b30      	ldr	r3, [pc, #192]	; (8001328 <MX_GPIO_Init+0x114>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	f003 0304 	and.w	r3, r3, #4
 800126c:	607b      	str	r3, [r7, #4]
 800126e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001270:	4b2d      	ldr	r3, [pc, #180]	; (8001328 <MX_GPIO_Init+0x114>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	4a2c      	ldr	r2, [pc, #176]	; (8001328 <MX_GPIO_Init+0x114>)
 8001276:	f043 0308 	orr.w	r3, r3, #8
 800127a:	6193      	str	r3, [r2, #24]
 800127c:	4b2a      	ldr	r3, [pc, #168]	; (8001328 <MX_GPIO_Init+0x114>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	f003 0308 	and.w	r3, r3, #8
 8001284:	603b      	str	r3, [r7, #0]
 8001286:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|Buzzer_Pin, GPIO_PIN_RESET);
 8001288:	2200      	movs	r2, #0
 800128a:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800128e:	4827      	ldr	r0, [pc, #156]	; (800132c <MX_GPIO_Init+0x118>)
 8001290:	f000 fe10 	bl	8001eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|Pump_Pin|GPIO_PIN_10|GPIO_PIN_11
 8001294:	2200      	movs	r2, #0
 8001296:	f641 6110 	movw	r1, #7696	; 0x1e10
 800129a:	4825      	ldr	r0, [pc, #148]	; (8001330 <MX_GPIO_Init+0x11c>)
 800129c:	f000 fe0a 	bl	8001eb4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|Valve_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 80012a0:	2200      	movs	r2, #0
 80012a2:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 80012a6:	4823      	ldr	r0, [pc, #140]	; (8001334 <MX_GPIO_Init+0x120>)
 80012a8:	f000 fe04 	bl	8001eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 Buzzer_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|Buzzer_Pin;
 80012ac:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80012b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b2:	2301      	movs	r3, #1
 80012b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ba:	2302      	movs	r3, #2
 80012bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012be:	f107 0310 	add.w	r3, r7, #16
 80012c2:	4619      	mov	r1, r3
 80012c4:	4819      	ldr	r0, [pc, #100]	; (800132c <MX_GPIO_Init+0x118>)
 80012c6:	f000 fc71 	bl	8001bac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 Pump_Pin PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|Pump_Pin|GPIO_PIN_10|GPIO_PIN_11
 80012ca:	f641 6310 	movw	r3, #7696	; 0x1e10
 80012ce:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d0:	2301      	movs	r3, #1
 80012d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d8:	2302      	movs	r3, #2
 80012da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012dc:	f107 0310 	add.w	r3, r7, #16
 80012e0:	4619      	mov	r1, r3
 80012e2:	4813      	ldr	r0, [pc, #76]	; (8001330 <MX_GPIO_Init+0x11c>)
 80012e4:	f000 fc62 	bl	8001bac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 Valve_Pin PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|Valve_Pin|GPIO_PIN_9;
 80012e8:	f44f 63c2 	mov.w	r3, #1552	; 0x610
 80012ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ee:	2301      	movs	r3, #1
 80012f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f6:	2302      	movs	r3, #2
 80012f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012fa:	f107 0310 	add.w	r3, r7, #16
 80012fe:	4619      	mov	r1, r3
 8001300:	480c      	ldr	r0, [pc, #48]	; (8001334 <MX_GPIO_Init+0x120>)
 8001302:	f000 fc53 	bl	8001bac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001306:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800130a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001314:	f107 0310 	add.w	r3, r7, #16
 8001318:	4619      	mov	r1, r3
 800131a:	4806      	ldr	r0, [pc, #24]	; (8001334 <MX_GPIO_Init+0x120>)
 800131c:	f000 fc46 	bl	8001bac <HAL_GPIO_Init>

}
 8001320:	bf00      	nop
 8001322:	3720      	adds	r7, #32
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40021000 	.word	0x40021000
 800132c:	40011000 	.word	0x40011000
 8001330:	40010800 	.word	0x40010800
 8001334:	40010c00 	.word	0x40010c00

08001338 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800133c:	b672      	cpsid	i
}
 800133e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1) {
 8001340:	e7fe      	b.n	8001340 <Error_Handler+0x8>
	...

08001344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800134a:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <HAL_MspInit+0x5c>)
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	4a14      	ldr	r2, [pc, #80]	; (80013a0 <HAL_MspInit+0x5c>)
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	6193      	str	r3, [r2, #24]
 8001356:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_MspInit+0x5c>)
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001362:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <HAL_MspInit+0x5c>)
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	4a0e      	ldr	r2, [pc, #56]	; (80013a0 <HAL_MspInit+0x5c>)
 8001368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800136c:	61d3      	str	r3, [r2, #28]
 800136e:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <HAL_MspInit+0x5c>)
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001376:	607b      	str	r3, [r7, #4]
 8001378:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800137a:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <HAL_MspInit+0x60>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <HAL_MspInit+0x60>)
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001396:	bf00      	nop
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40010000 	.word	0x40010000

080013a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a15      	ldr	r2, [pc, #84]	; (8001418 <HAL_I2C_MspInit+0x70>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d123      	bne.n	8001410 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c8:	4b14      	ldr	r3, [pc, #80]	; (800141c <HAL_I2C_MspInit+0x74>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	4a13      	ldr	r2, [pc, #76]	; (800141c <HAL_I2C_MspInit+0x74>)
 80013ce:	f043 0308 	orr.w	r3, r3, #8
 80013d2:	6193      	str	r3, [r2, #24]
 80013d4:	4b11      	ldr	r3, [pc, #68]	; (800141c <HAL_I2C_MspInit+0x74>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	f003 0308 	and.w	r3, r3, #8
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013e0:	23c0      	movs	r3, #192	; 0xc0
 80013e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013e4:	2312      	movs	r3, #18
 80013e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e8:	2303      	movs	r3, #3
 80013ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ec:	f107 0310 	add.w	r3, r7, #16
 80013f0:	4619      	mov	r1, r3
 80013f2:	480b      	ldr	r0, [pc, #44]	; (8001420 <HAL_I2C_MspInit+0x78>)
 80013f4:	f000 fbda 	bl	8001bac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013f8:	4b08      	ldr	r3, [pc, #32]	; (800141c <HAL_I2C_MspInit+0x74>)
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	4a07      	ldr	r2, [pc, #28]	; (800141c <HAL_I2C_MspInit+0x74>)
 80013fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001402:	61d3      	str	r3, [r2, #28]
 8001404:	4b05      	ldr	r3, [pc, #20]	; (800141c <HAL_I2C_MspInit+0x74>)
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001410:	bf00      	nop
 8001412:	3720      	adds	r7, #32
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40005400 	.word	0x40005400
 800141c:	40021000 	.word	0x40021000
 8001420:	40010c00 	.word	0x40010c00

08001424 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	; 0x28
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142c:	f107 0318 	add.w	r3, r7, #24
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a37      	ldr	r2, [pc, #220]	; (800151c <HAL_SPI_MspInit+0xf8>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d130      	bne.n	80014a6 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001444:	4b36      	ldr	r3, [pc, #216]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	4a35      	ldr	r2, [pc, #212]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 800144a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800144e:	6193      	str	r3, [r2, #24]
 8001450:	4b33      	ldr	r3, [pc, #204]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001458:	617b      	str	r3, [r7, #20]
 800145a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145c:	4b30      	ldr	r3, [pc, #192]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 800145e:	699b      	ldr	r3, [r3, #24]
 8001460:	4a2f      	ldr	r2, [pc, #188]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 8001462:	f043 0304 	orr.w	r3, r3, #4
 8001466:	6193      	str	r3, [r2, #24]
 8001468:	4b2d      	ldr	r3, [pc, #180]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	f003 0304 	and.w	r3, r3, #4
 8001470:	613b      	str	r3, [r7, #16]
 8001472:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001474:	23a0      	movs	r3, #160	; 0xa0
 8001476:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001478:	2302      	movs	r3, #2
 800147a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800147c:	2303      	movs	r3, #3
 800147e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001480:	f107 0318 	add.w	r3, r7, #24
 8001484:	4619      	mov	r1, r3
 8001486:	4827      	ldr	r0, [pc, #156]	; (8001524 <HAL_SPI_MspInit+0x100>)
 8001488:	f000 fb90 	bl	8001bac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800148c:	2340      	movs	r3, #64	; 0x40
 800148e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001498:	f107 0318 	add.w	r3, r7, #24
 800149c:	4619      	mov	r1, r3
 800149e:	4821      	ldr	r0, [pc, #132]	; (8001524 <HAL_SPI_MspInit+0x100>)
 80014a0:	f000 fb84 	bl	8001bac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80014a4:	e036      	b.n	8001514 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a1f      	ldr	r2, [pc, #124]	; (8001528 <HAL_SPI_MspInit+0x104>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d131      	bne.n	8001514 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014b0:	4b1b      	ldr	r3, [pc, #108]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 80014b2:	69db      	ldr	r3, [r3, #28]
 80014b4:	4a1a      	ldr	r2, [pc, #104]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 80014b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ba:	61d3      	str	r3, [r2, #28]
 80014bc:	4b18      	ldr	r3, [pc, #96]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 80014be:	69db      	ldr	r3, [r3, #28]
 80014c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c8:	4b15      	ldr	r3, [pc, #84]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	4a14      	ldr	r2, [pc, #80]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 80014ce:	f043 0308 	orr.w	r3, r3, #8
 80014d2:	6193      	str	r3, [r2, #24]
 80014d4:	4b12      	ldr	r3, [pc, #72]	; (8001520 <HAL_SPI_MspInit+0xfc>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0308 	and.w	r3, r3, #8
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80014e0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80014e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e6:	2302      	movs	r3, #2
 80014e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014ea:	2303      	movs	r3, #3
 80014ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ee:	f107 0318 	add.w	r3, r7, #24
 80014f2:	4619      	mov	r1, r3
 80014f4:	480d      	ldr	r0, [pc, #52]	; (800152c <HAL_SPI_MspInit+0x108>)
 80014f6:	f000 fb59 	bl	8001bac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80014fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001500:	2300      	movs	r3, #0
 8001502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001508:	f107 0318 	add.w	r3, r7, #24
 800150c:	4619      	mov	r1, r3
 800150e:	4807      	ldr	r0, [pc, #28]	; (800152c <HAL_SPI_MspInit+0x108>)
 8001510:	f000 fb4c 	bl	8001bac <HAL_GPIO_Init>
}
 8001514:	bf00      	nop
 8001516:	3728      	adds	r7, #40	; 0x28
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40013000 	.word	0x40013000
 8001520:	40021000 	.word	0x40021000
 8001524:	40010800 	.word	0x40010800
 8001528:	40003800 	.word	0x40003800
 800152c:	40010c00 	.word	0x40010c00

08001530 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b088      	sub	sp, #32
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	f107 0310 	add.w	r3, r7, #16
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM1)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a1a      	ldr	r2, [pc, #104]	; (80015b4 <HAL_TIM_IC_MspInit+0x84>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d12c      	bne.n	80015aa <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001550:	4b19      	ldr	r3, [pc, #100]	; (80015b8 <HAL_TIM_IC_MspInit+0x88>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	4a18      	ldr	r2, [pc, #96]	; (80015b8 <HAL_TIM_IC_MspInit+0x88>)
 8001556:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800155a:	6193      	str	r3, [r2, #24]
 800155c:	4b16      	ldr	r3, [pc, #88]	; (80015b8 <HAL_TIM_IC_MspInit+0x88>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001568:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <HAL_TIM_IC_MspInit+0x88>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	4a12      	ldr	r2, [pc, #72]	; (80015b8 <HAL_TIM_IC_MspInit+0x88>)
 800156e:	f043 0304 	orr.w	r3, r3, #4
 8001572:	6193      	str	r3, [r2, #24]
 8001574:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <HAL_TIM_IC_MspInit+0x88>)
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	f003 0304 	and.w	r3, r3, #4
 800157c:	60bb      	str	r3, [r7, #8]
 800157e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001580:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001584:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001586:	2300      	movs	r3, #0
 8001588:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158e:	f107 0310 	add.w	r3, r7, #16
 8001592:	4619      	mov	r1, r3
 8001594:	4809      	ldr	r0, [pc, #36]	; (80015bc <HAL_TIM_IC_MspInit+0x8c>)
 8001596:	f000 fb09 	bl	8001bac <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	201b      	movs	r0, #27
 80015a0:	f000 facd 	bl	8001b3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80015a4:	201b      	movs	r0, #27
 80015a6:	f000 fae6 	bl	8001b76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80015aa:	bf00      	nop
 80015ac:	3720      	adds	r7, #32
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40012c00 	.word	0x40012c00
 80015b8:	40021000 	.word	0x40021000
 80015bc:	40010800 	.word	0x40010800

080015c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a09      	ldr	r2, [pc, #36]	; (80015f4 <HAL_TIM_Base_MspInit+0x34>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d10b      	bne.n	80015ea <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80015d2:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <HAL_TIM_Base_MspInit+0x38>)
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	4a08      	ldr	r2, [pc, #32]	; (80015f8 <HAL_TIM_Base_MspInit+0x38>)
 80015d8:	f043 0304 	orr.w	r3, r3, #4
 80015dc:	61d3      	str	r3, [r2, #28]
 80015de:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <HAL_TIM_Base_MspInit+0x38>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	f003 0304 	and.w	r3, r3, #4
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80015ea:	bf00      	nop
 80015ec:	3714      	adds	r7, #20
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr
 80015f4:	40000800 	.word	0x40000800
 80015f8:	40021000 	.word	0x40021000

080015fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0310 	add.w	r3, r7, #16
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a1b      	ldr	r2, [pc, #108]	; (8001684 <HAL_UART_MspInit+0x88>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d12f      	bne.n	800167c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800161c:	4b1a      	ldr	r3, [pc, #104]	; (8001688 <HAL_UART_MspInit+0x8c>)
 800161e:	69db      	ldr	r3, [r3, #28]
 8001620:	4a19      	ldr	r2, [pc, #100]	; (8001688 <HAL_UART_MspInit+0x8c>)
 8001622:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001626:	61d3      	str	r3, [r2, #28]
 8001628:	4b17      	ldr	r3, [pc, #92]	; (8001688 <HAL_UART_MspInit+0x8c>)
 800162a:	69db      	ldr	r3, [r3, #28]
 800162c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001634:	4b14      	ldr	r3, [pc, #80]	; (8001688 <HAL_UART_MspInit+0x8c>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	4a13      	ldr	r2, [pc, #76]	; (8001688 <HAL_UART_MspInit+0x8c>)
 800163a:	f043 0304 	orr.w	r3, r3, #4
 800163e:	6193      	str	r3, [r2, #24]
 8001640:	4b11      	ldr	r3, [pc, #68]	; (8001688 <HAL_UART_MspInit+0x8c>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	f003 0304 	and.w	r3, r3, #4
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800164c:	2304      	movs	r3, #4
 800164e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001654:	2303      	movs	r3, #3
 8001656:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001658:	f107 0310 	add.w	r3, r7, #16
 800165c:	4619      	mov	r1, r3
 800165e:	480b      	ldr	r0, [pc, #44]	; (800168c <HAL_UART_MspInit+0x90>)
 8001660:	f000 faa4 	bl	8001bac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001664:	2308      	movs	r3, #8
 8001666:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001670:	f107 0310 	add.w	r3, r7, #16
 8001674:	4619      	mov	r1, r3
 8001676:	4805      	ldr	r0, [pc, #20]	; (800168c <HAL_UART_MspInit+0x90>)
 8001678:	f000 fa98 	bl	8001bac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800167c:	bf00      	nop
 800167e:	3720      	adds	r7, #32
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40004400 	.word	0x40004400
 8001688:	40021000 	.word	0x40021000
 800168c:	40010800 	.word	0x40010800

08001690 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001694:	e7fe      	b.n	8001694 <NMI_Handler+0x4>

08001696 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001696:	b480      	push	{r7}
 8001698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800169a:	e7fe      	b.n	800169a <HardFault_Handler+0x4>

0800169c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016a0:	e7fe      	b.n	80016a0 <MemManage_Handler+0x4>

080016a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016a2:	b480      	push	{r7}
 80016a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a6:	e7fe      	b.n	80016a6 <BusFault_Handler+0x4>

080016a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016ac:	e7fe      	b.n	80016ac <UsageFault_Handler+0x4>

080016ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ae:	b480      	push	{r7}
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr

080016ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016be:	bf00      	nop
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc80      	pop	{r7}
 80016c4:	4770      	bx	lr

080016c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016c6:	b480      	push	{r7}
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr

080016d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016d6:	f000 f93f 	bl	8001958 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
	...

080016e0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80016e4:	4802      	ldr	r0, [pc, #8]	; (80016f0 <TIM1_CC_IRQHandler+0x10>)
 80016e6:	f001 fa7d 	bl	8002be4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	2000030c 	.word	0x2000030c

080016f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
	return 1;
 80016f8:	2301      	movs	r3, #1
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr

08001702 <_kill>:

int _kill(int pid, int sig)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b082      	sub	sp, #8
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
 800170a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800170c:	f002 f960 	bl	80039d0 <__errno>
 8001710:	4603      	mov	r3, r0
 8001712:	2216      	movs	r2, #22
 8001714:	601a      	str	r2, [r3, #0]
	return -1;
 8001716:	f04f 33ff 	mov.w	r3, #4294967295
}
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <_exit>:

void _exit (int status)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800172a:	f04f 31ff 	mov.w	r1, #4294967295
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff ffe7 	bl	8001702 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001734:	e7fe      	b.n	8001734 <_exit+0x12>

08001736 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b086      	sub	sp, #24
 800173a:	af00      	add	r7, sp, #0
 800173c:	60f8      	str	r0, [r7, #12]
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	e00a      	b.n	800175e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001748:	f3af 8000 	nop.w
 800174c:	4601      	mov	r1, r0
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	1c5a      	adds	r2, r3, #1
 8001752:	60ba      	str	r2, [r7, #8]
 8001754:	b2ca      	uxtb	r2, r1
 8001756:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	3301      	adds	r3, #1
 800175c:	617b      	str	r3, [r7, #20]
 800175e:	697a      	ldr	r2, [r7, #20]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	429a      	cmp	r2, r3
 8001764:	dbf0      	blt.n	8001748 <_read+0x12>
	}

return len;
 8001766:	687b      	ldr	r3, [r7, #4]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3718      	adds	r7, #24
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
 8001780:	e009      	b.n	8001796 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	1c5a      	adds	r2, r3, #1
 8001786:	60ba      	str	r2, [r7, #8]
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	4618      	mov	r0, r3
 800178c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	3301      	adds	r3, #1
 8001794:	617b      	str	r3, [r7, #20]
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	429a      	cmp	r2, r3
 800179c:	dbf1      	blt.n	8001782 <_write+0x12>
	}
	return len;
 800179e:	687b      	ldr	r3, [r7, #4]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <_close>:

int _close(int file)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
	return -1;
 80017b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr

080017be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
 80017c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017ce:	605a      	str	r2, [r3, #4]
	return 0;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr

080017dc <_isatty>:

int _isatty(int file)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	return 1;
 80017e4:	2301      	movs	r3, #1
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr

080017f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
	return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3714      	adds	r7, #20
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr

08001808 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001810:	4a14      	ldr	r2, [pc, #80]	; (8001864 <_sbrk+0x5c>)
 8001812:	4b15      	ldr	r3, [pc, #84]	; (8001868 <_sbrk+0x60>)
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800181c:	4b13      	ldr	r3, [pc, #76]	; (800186c <_sbrk+0x64>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d102      	bne.n	800182a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001824:	4b11      	ldr	r3, [pc, #68]	; (800186c <_sbrk+0x64>)
 8001826:	4a12      	ldr	r2, [pc, #72]	; (8001870 <_sbrk+0x68>)
 8001828:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800182a:	4b10      	ldr	r3, [pc, #64]	; (800186c <_sbrk+0x64>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4413      	add	r3, r2
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	429a      	cmp	r2, r3
 8001836:	d207      	bcs.n	8001848 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001838:	f002 f8ca 	bl	80039d0 <__errno>
 800183c:	4603      	mov	r3, r0
 800183e:	220c      	movs	r2, #12
 8001840:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001842:	f04f 33ff 	mov.w	r3, #4294967295
 8001846:	e009      	b.n	800185c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001848:	4b08      	ldr	r3, [pc, #32]	; (800186c <_sbrk+0x64>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800184e:	4b07      	ldr	r3, [pc, #28]	; (800186c <_sbrk+0x64>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	4a05      	ldr	r2, [pc, #20]	; (800186c <_sbrk+0x64>)
 8001858:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800185a:	68fb      	ldr	r3, [r7, #12]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3718      	adds	r7, #24
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20005000 	.word	0x20005000
 8001868:	00000400 	.word	0x00000400
 800186c:	2000020c 	.word	0x2000020c
 8001870:	20000400 	.word	0x20000400

08001874 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001880:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001882:	e003      	b.n	800188c <LoopCopyDataInit>

08001884 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001884:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001886:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001888:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800188a:	3104      	adds	r1, #4

0800188c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800188c:	480a      	ldr	r0, [pc, #40]	; (80018b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800188e:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001890:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001892:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001894:	d3f6      	bcc.n	8001884 <CopyDataInit>
  ldr r2, =_sbss
 8001896:	4a0a      	ldr	r2, [pc, #40]	; (80018c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001898:	e002      	b.n	80018a0 <LoopFillZerobss>

0800189a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800189a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800189c:	f842 3b04 	str.w	r3, [r2], #4

080018a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80018a0:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80018a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80018a4:	d3f9      	bcc.n	800189a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80018a6:	f7ff ffe5 	bl	8001874 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018aa:	f002 f897 	bl	80039dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018ae:	f7ff fa33 	bl	8000d18 <main>
  bx lr
 80018b2:	4770      	bx	lr
  ldr r3, =_sidata
 80018b4:	0800877c 	.word	0x0800877c
  ldr r0, =_sdata
 80018b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80018bc:	200001e0 	.word	0x200001e0
  ldr r2, =_sbss
 80018c0:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 80018c4:	20000400 	.word	0x20000400

080018c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018c8:	e7fe      	b.n	80018c8 <ADC1_2_IRQHandler>
	...

080018cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018d0:	4b08      	ldr	r3, [pc, #32]	; (80018f4 <HAL_Init+0x28>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a07      	ldr	r2, [pc, #28]	; (80018f4 <HAL_Init+0x28>)
 80018d6:	f043 0310 	orr.w	r3, r3, #16
 80018da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018dc:	2003      	movs	r0, #3
 80018de:	f000 f923 	bl	8001b28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018e2:	2000      	movs	r0, #0
 80018e4:	f000 f808 	bl	80018f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018e8:	f7ff fd2c 	bl	8001344 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40022000 	.word	0x40022000

080018f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001900:	4b12      	ldr	r3, [pc, #72]	; (800194c <HAL_InitTick+0x54>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4b12      	ldr	r3, [pc, #72]	; (8001950 <HAL_InitTick+0x58>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	4619      	mov	r1, r3
 800190a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800190e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001912:	fbb2 f3f3 	udiv	r3, r2, r3
 8001916:	4618      	mov	r0, r3
 8001918:	f000 f93b 	bl	8001b92 <HAL_SYSTICK_Config>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e00e      	b.n	8001944 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b0f      	cmp	r3, #15
 800192a:	d80a      	bhi.n	8001942 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800192c:	2200      	movs	r2, #0
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	f04f 30ff 	mov.w	r0, #4294967295
 8001934:	f000 f903 	bl	8001b3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001938:	4a06      	ldr	r2, [pc, #24]	; (8001954 <HAL_InitTick+0x5c>)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800193e:	2300      	movs	r3, #0
 8001940:	e000      	b.n	8001944 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
}
 8001944:	4618      	mov	r0, r3
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20000000 	.word	0x20000000
 8001950:	20000008 	.word	0x20000008
 8001954:	20000004 	.word	0x20000004

08001958 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800195c:	4b05      	ldr	r3, [pc, #20]	; (8001974 <HAL_IncTick+0x1c>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	461a      	mov	r2, r3
 8001962:	4b05      	ldr	r3, [pc, #20]	; (8001978 <HAL_IncTick+0x20>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4413      	add	r3, r2
 8001968:	4a03      	ldr	r2, [pc, #12]	; (8001978 <HAL_IncTick+0x20>)
 800196a:	6013      	str	r3, [r2, #0]
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr
 8001974:	20000008 	.word	0x20000008
 8001978:	200003ec 	.word	0x200003ec

0800197c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  return uwTick;
 8001980:	4b02      	ldr	r3, [pc, #8]	; (800198c <HAL_GetTick+0x10>)
 8001982:	681b      	ldr	r3, [r3, #0]
}
 8001984:	4618      	mov	r0, r3
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr
 800198c:	200003ec 	.word	0x200003ec

08001990 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <__NVIC_SetPriorityGrouping+0x44>)
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019a6:	68ba      	ldr	r2, [r7, #8]
 80019a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019ac:	4013      	ands	r3, r2
 80019ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019c2:	4a04      	ldr	r2, [pc, #16]	; (80019d4 <__NVIC_SetPriorityGrouping+0x44>)
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	60d3      	str	r3, [r2, #12]
}
 80019c8:	bf00      	nop
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	e000ed00 	.word	0xe000ed00

080019d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019dc:	4b04      	ldr	r3, [pc, #16]	; (80019f0 <__NVIC_GetPriorityGrouping+0x18>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	0a1b      	lsrs	r3, r3, #8
 80019e2:	f003 0307 	and.w	r3, r3, #7
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	db0b      	blt.n	8001a1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	f003 021f 	and.w	r2, r3, #31
 8001a0c:	4906      	ldr	r1, [pc, #24]	; (8001a28 <__NVIC_EnableIRQ+0x34>)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	095b      	lsrs	r3, r3, #5
 8001a14:	2001      	movs	r0, #1
 8001a16:	fa00 f202 	lsl.w	r2, r0, r2
 8001a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr
 8001a28:	e000e100 	.word	0xe000e100

08001a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	6039      	str	r1, [r7, #0]
 8001a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	db0a      	blt.n	8001a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	490c      	ldr	r1, [pc, #48]	; (8001a78 <__NVIC_SetPriority+0x4c>)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	0112      	lsls	r2, r2, #4
 8001a4c:	b2d2      	uxtb	r2, r2
 8001a4e:	440b      	add	r3, r1
 8001a50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a54:	e00a      	b.n	8001a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	4908      	ldr	r1, [pc, #32]	; (8001a7c <__NVIC_SetPriority+0x50>)
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	f003 030f 	and.w	r3, r3, #15
 8001a62:	3b04      	subs	r3, #4
 8001a64:	0112      	lsls	r2, r2, #4
 8001a66:	b2d2      	uxtb	r2, r2
 8001a68:	440b      	add	r3, r1
 8001a6a:	761a      	strb	r2, [r3, #24]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	e000e100 	.word	0xe000e100
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b089      	sub	sp, #36	; 0x24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	f1c3 0307 	rsb	r3, r3, #7
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	bf28      	it	cs
 8001a9e:	2304      	movcs	r3, #4
 8001aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	3304      	adds	r3, #4
 8001aa6:	2b06      	cmp	r3, #6
 8001aa8:	d902      	bls.n	8001ab0 <NVIC_EncodePriority+0x30>
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	3b03      	subs	r3, #3
 8001aae:	e000      	b.n	8001ab2 <NVIC_EncodePriority+0x32>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	fa02 f303 	lsl.w	r3, r2, r3
 8001abe:	43da      	mvns	r2, r3
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	401a      	ands	r2, r3
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad2:	43d9      	mvns	r1, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad8:	4313      	orrs	r3, r2
         );
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3724      	adds	r7, #36	; 0x24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bc80      	pop	{r7}
 8001ae2:	4770      	bx	lr

08001ae4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3b01      	subs	r3, #1
 8001af0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001af4:	d301      	bcc.n	8001afa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001af6:	2301      	movs	r3, #1
 8001af8:	e00f      	b.n	8001b1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001afa:	4a0a      	ldr	r2, [pc, #40]	; (8001b24 <SysTick_Config+0x40>)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b02:	210f      	movs	r1, #15
 8001b04:	f04f 30ff 	mov.w	r0, #4294967295
 8001b08:	f7ff ff90 	bl	8001a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b0c:	4b05      	ldr	r3, [pc, #20]	; (8001b24 <SysTick_Config+0x40>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b12:	4b04      	ldr	r3, [pc, #16]	; (8001b24 <SysTick_Config+0x40>)
 8001b14:	2207      	movs	r2, #7
 8001b16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	e000e010 	.word	0xe000e010

08001b28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff ff2d 	bl	8001990 <__NVIC_SetPriorityGrouping>
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b086      	sub	sp, #24
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	4603      	mov	r3, r0
 8001b46:	60b9      	str	r1, [r7, #8]
 8001b48:	607a      	str	r2, [r7, #4]
 8001b4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b50:	f7ff ff42 	bl	80019d8 <__NVIC_GetPriorityGrouping>
 8001b54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	68b9      	ldr	r1, [r7, #8]
 8001b5a:	6978      	ldr	r0, [r7, #20]
 8001b5c:	f7ff ff90 	bl	8001a80 <NVIC_EncodePriority>
 8001b60:	4602      	mov	r2, r0
 8001b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b66:	4611      	mov	r1, r2
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff ff5f 	bl	8001a2c <__NVIC_SetPriority>
}
 8001b6e:	bf00      	nop
 8001b70:	3718      	adds	r7, #24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b082      	sub	sp, #8
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff35 	bl	80019f4 <__NVIC_EnableIRQ>
}
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f7ff ffa2 	bl	8001ae4 <SysTick_Config>
 8001ba0:	4603      	mov	r3, r0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
	...

08001bac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b08b      	sub	sp, #44	; 0x2c
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bbe:	e169      	b.n	8001e94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	69fa      	ldr	r2, [r7, #28]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	f040 8158 	bne.w	8001e8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	4a9a      	ldr	r2, [pc, #616]	; (8001e4c <HAL_GPIO_Init+0x2a0>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d05e      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
 8001be8:	4a98      	ldr	r2, [pc, #608]	; (8001e4c <HAL_GPIO_Init+0x2a0>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d875      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001bee:	4a98      	ldr	r2, [pc, #608]	; (8001e50 <HAL_GPIO_Init+0x2a4>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d058      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
 8001bf4:	4a96      	ldr	r2, [pc, #600]	; (8001e50 <HAL_GPIO_Init+0x2a4>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d86f      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001bfa:	4a96      	ldr	r2, [pc, #600]	; (8001e54 <HAL_GPIO_Init+0x2a8>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d052      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
 8001c00:	4a94      	ldr	r2, [pc, #592]	; (8001e54 <HAL_GPIO_Init+0x2a8>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d869      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001c06:	4a94      	ldr	r2, [pc, #592]	; (8001e58 <HAL_GPIO_Init+0x2ac>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d04c      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
 8001c0c:	4a92      	ldr	r2, [pc, #584]	; (8001e58 <HAL_GPIO_Init+0x2ac>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d863      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001c12:	4a92      	ldr	r2, [pc, #584]	; (8001e5c <HAL_GPIO_Init+0x2b0>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d046      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
 8001c18:	4a90      	ldr	r2, [pc, #576]	; (8001e5c <HAL_GPIO_Init+0x2b0>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d85d      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001c1e:	2b12      	cmp	r3, #18
 8001c20:	d82a      	bhi.n	8001c78 <HAL_GPIO_Init+0xcc>
 8001c22:	2b12      	cmp	r3, #18
 8001c24:	d859      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001c26:	a201      	add	r2, pc, #4	; (adr r2, 8001c2c <HAL_GPIO_Init+0x80>)
 8001c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c2c:	08001ca7 	.word	0x08001ca7
 8001c30:	08001c81 	.word	0x08001c81
 8001c34:	08001c93 	.word	0x08001c93
 8001c38:	08001cd5 	.word	0x08001cd5
 8001c3c:	08001cdb 	.word	0x08001cdb
 8001c40:	08001cdb 	.word	0x08001cdb
 8001c44:	08001cdb 	.word	0x08001cdb
 8001c48:	08001cdb 	.word	0x08001cdb
 8001c4c:	08001cdb 	.word	0x08001cdb
 8001c50:	08001cdb 	.word	0x08001cdb
 8001c54:	08001cdb 	.word	0x08001cdb
 8001c58:	08001cdb 	.word	0x08001cdb
 8001c5c:	08001cdb 	.word	0x08001cdb
 8001c60:	08001cdb 	.word	0x08001cdb
 8001c64:	08001cdb 	.word	0x08001cdb
 8001c68:	08001cdb 	.word	0x08001cdb
 8001c6c:	08001cdb 	.word	0x08001cdb
 8001c70:	08001c89 	.word	0x08001c89
 8001c74:	08001c9d 	.word	0x08001c9d
 8001c78:	4a79      	ldr	r2, [pc, #484]	; (8001e60 <HAL_GPIO_Init+0x2b4>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d013      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c7e:	e02c      	b.n	8001cda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	623b      	str	r3, [r7, #32]
          break;
 8001c86:	e029      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	623b      	str	r3, [r7, #32]
          break;
 8001c90:	e024      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	3308      	adds	r3, #8
 8001c98:	623b      	str	r3, [r7, #32]
          break;
 8001c9a:	e01f      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	330c      	adds	r3, #12
 8001ca2:	623b      	str	r3, [r7, #32]
          break;
 8001ca4:	e01a      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d102      	bne.n	8001cb4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cae:	2304      	movs	r3, #4
 8001cb0:	623b      	str	r3, [r7, #32]
          break;
 8001cb2:	e013      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d105      	bne.n	8001cc8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cbc:	2308      	movs	r3, #8
 8001cbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69fa      	ldr	r2, [r7, #28]
 8001cc4:	611a      	str	r2, [r3, #16]
          break;
 8001cc6:	e009      	b.n	8001cdc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cc8:	2308      	movs	r3, #8
 8001cca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69fa      	ldr	r2, [r7, #28]
 8001cd0:	615a      	str	r2, [r3, #20]
          break;
 8001cd2:	e003      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	623b      	str	r3, [r7, #32]
          break;
 8001cd8:	e000      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          break;
 8001cda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	2bff      	cmp	r3, #255	; 0xff
 8001ce0:	d801      	bhi.n	8001ce6 <HAL_GPIO_Init+0x13a>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	e001      	b.n	8001cea <HAL_GPIO_Init+0x13e>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	2bff      	cmp	r3, #255	; 0xff
 8001cf0:	d802      	bhi.n	8001cf8 <HAL_GPIO_Init+0x14c>
 8001cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	e002      	b.n	8001cfe <HAL_GPIO_Init+0x152>
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfa:	3b08      	subs	r3, #8
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	210f      	movs	r1, #15
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	401a      	ands	r2, r3
 8001d10:	6a39      	ldr	r1, [r7, #32]
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	fa01 f303 	lsl.w	r3, r1, r3
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f000 80b1 	beq.w	8001e8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d2c:	4b4d      	ldr	r3, [pc, #308]	; (8001e64 <HAL_GPIO_Init+0x2b8>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	4a4c      	ldr	r2, [pc, #304]	; (8001e64 <HAL_GPIO_Init+0x2b8>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	6193      	str	r3, [r2, #24]
 8001d38:	4b4a      	ldr	r3, [pc, #296]	; (8001e64 <HAL_GPIO_Init+0x2b8>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	60bb      	str	r3, [r7, #8]
 8001d42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d44:	4a48      	ldr	r2, [pc, #288]	; (8001e68 <HAL_GPIO_Init+0x2bc>)
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	089b      	lsrs	r3, r3, #2
 8001d4a:	3302      	adds	r3, #2
 8001d4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d54:	f003 0303 	and.w	r3, r3, #3
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	220f      	movs	r2, #15
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	43db      	mvns	r3, r3
 8001d62:	68fa      	ldr	r2, [r7, #12]
 8001d64:	4013      	ands	r3, r2
 8001d66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4a40      	ldr	r2, [pc, #256]	; (8001e6c <HAL_GPIO_Init+0x2c0>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d013      	beq.n	8001d98 <HAL_GPIO_Init+0x1ec>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4a3f      	ldr	r2, [pc, #252]	; (8001e70 <HAL_GPIO_Init+0x2c4>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d00d      	beq.n	8001d94 <HAL_GPIO_Init+0x1e8>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4a3e      	ldr	r2, [pc, #248]	; (8001e74 <HAL_GPIO_Init+0x2c8>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d007      	beq.n	8001d90 <HAL_GPIO_Init+0x1e4>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	4a3d      	ldr	r2, [pc, #244]	; (8001e78 <HAL_GPIO_Init+0x2cc>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d101      	bne.n	8001d8c <HAL_GPIO_Init+0x1e0>
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e006      	b.n	8001d9a <HAL_GPIO_Init+0x1ee>
 8001d8c:	2304      	movs	r3, #4
 8001d8e:	e004      	b.n	8001d9a <HAL_GPIO_Init+0x1ee>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e002      	b.n	8001d9a <HAL_GPIO_Init+0x1ee>
 8001d94:	2301      	movs	r3, #1
 8001d96:	e000      	b.n	8001d9a <HAL_GPIO_Init+0x1ee>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d9c:	f002 0203 	and.w	r2, r2, #3
 8001da0:	0092      	lsls	r2, r2, #2
 8001da2:	4093      	lsls	r3, r2
 8001da4:	68fa      	ldr	r2, [r7, #12]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001daa:	492f      	ldr	r1, [pc, #188]	; (8001e68 <HAL_GPIO_Init+0x2bc>)
 8001dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dae:	089b      	lsrs	r3, r3, #2
 8001db0:	3302      	adds	r3, #2
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d006      	beq.n	8001dd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001dc4:	4b2d      	ldr	r3, [pc, #180]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	492c      	ldr	r1, [pc, #176]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	600b      	str	r3, [r1, #0]
 8001dd0:	e006      	b.n	8001de0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001dd2:	4b2a      	ldr	r3, [pc, #168]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	4928      	ldr	r1, [pc, #160]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001ddc:	4013      	ands	r3, r2
 8001dde:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d006      	beq.n	8001dfa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001dec:	4b23      	ldr	r3, [pc, #140]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	4922      	ldr	r1, [pc, #136]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	604b      	str	r3, [r1, #4]
 8001df8:	e006      	b.n	8001e08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001dfa:	4b20      	ldr	r3, [pc, #128]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	43db      	mvns	r3, r3
 8001e02:	491e      	ldr	r1, [pc, #120]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d006      	beq.n	8001e22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e14:	4b19      	ldr	r3, [pc, #100]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001e16:	689a      	ldr	r2, [r3, #8]
 8001e18:	4918      	ldr	r1, [pc, #96]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	608b      	str	r3, [r1, #8]
 8001e20:	e006      	b.n	8001e30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e22:	4b16      	ldr	r3, [pc, #88]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001e24:	689a      	ldr	r2, [r3, #8]
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	4914      	ldr	r1, [pc, #80]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d021      	beq.n	8001e80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001e3e:	68da      	ldr	r2, [r3, #12]
 8001e40:	490e      	ldr	r1, [pc, #56]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	60cb      	str	r3, [r1, #12]
 8001e48:	e021      	b.n	8001e8e <HAL_GPIO_Init+0x2e2>
 8001e4a:	bf00      	nop
 8001e4c:	10320000 	.word	0x10320000
 8001e50:	10310000 	.word	0x10310000
 8001e54:	10220000 	.word	0x10220000
 8001e58:	10210000 	.word	0x10210000
 8001e5c:	10120000 	.word	0x10120000
 8001e60:	10110000 	.word	0x10110000
 8001e64:	40021000 	.word	0x40021000
 8001e68:	40010000 	.word	0x40010000
 8001e6c:	40010800 	.word	0x40010800
 8001e70:	40010c00 	.word	0x40010c00
 8001e74:	40011000 	.word	0x40011000
 8001e78:	40011400 	.word	0x40011400
 8001e7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e80:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <HAL_GPIO_Init+0x304>)
 8001e82:	68da      	ldr	r2, [r3, #12]
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	43db      	mvns	r3, r3
 8001e88:	4909      	ldr	r1, [pc, #36]	; (8001eb0 <HAL_GPIO_Init+0x304>)
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e90:	3301      	adds	r3, #1
 8001e92:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	f47f ae8e 	bne.w	8001bc0 <HAL_GPIO_Init+0x14>
  }
}
 8001ea4:	bf00      	nop
 8001ea6:	bf00      	nop
 8001ea8:	372c      	adds	r7, #44	; 0x2c
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr
 8001eb0:	40010400 	.word	0x40010400

08001eb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	807b      	strh	r3, [r7, #2]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ec4:	787b      	ldrb	r3, [r7, #1]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d003      	beq.n	8001ed2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eca:	887a      	ldrh	r2, [r7, #2]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ed0:	e003      	b.n	8001eda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ed2:	887b      	ldrh	r3, [r7, #2]
 8001ed4:	041a      	lsls	r2, r3, #16
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	611a      	str	r2, [r3, #16]
}
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e12b      	b.n	800214e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d106      	bne.n	8001f10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff fa4c 	bl	80013a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2224      	movs	r2, #36	; 0x24
 8001f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 0201 	bic.w	r2, r2, #1
 8001f26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f48:	f000 fce4 	bl	8002914 <HAL_RCC_GetPCLK1Freq>
 8001f4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	4a81      	ldr	r2, [pc, #516]	; (8002158 <HAL_I2C_Init+0x274>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d807      	bhi.n	8001f68 <HAL_I2C_Init+0x84>
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	4a80      	ldr	r2, [pc, #512]	; (800215c <HAL_I2C_Init+0x278>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	bf94      	ite	ls
 8001f60:	2301      	movls	r3, #1
 8001f62:	2300      	movhi	r3, #0
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	e006      	b.n	8001f76 <HAL_I2C_Init+0x92>
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	4a7d      	ldr	r2, [pc, #500]	; (8002160 <HAL_I2C_Init+0x27c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	bf94      	ite	ls
 8001f70:	2301      	movls	r3, #1
 8001f72:	2300      	movhi	r3, #0
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e0e7      	b.n	800214e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	4a78      	ldr	r2, [pc, #480]	; (8002164 <HAL_I2C_Init+0x280>)
 8001f82:	fba2 2303 	umull	r2, r3, r2, r3
 8001f86:	0c9b      	lsrs	r3, r3, #18
 8001f88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	68ba      	ldr	r2, [r7, #8]
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	4a6a      	ldr	r2, [pc, #424]	; (8002158 <HAL_I2C_Init+0x274>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d802      	bhi.n	8001fb8 <HAL_I2C_Init+0xd4>
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	e009      	b.n	8001fcc <HAL_I2C_Init+0xe8>
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001fbe:	fb02 f303 	mul.w	r3, r2, r3
 8001fc2:	4a69      	ldr	r2, [pc, #420]	; (8002168 <HAL_I2C_Init+0x284>)
 8001fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc8:	099b      	lsrs	r3, r3, #6
 8001fca:	3301      	adds	r3, #1
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	6812      	ldr	r2, [r2, #0]
 8001fd0:	430b      	orrs	r3, r1
 8001fd2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	69db      	ldr	r3, [r3, #28]
 8001fda:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001fde:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	495c      	ldr	r1, [pc, #368]	; (8002158 <HAL_I2C_Init+0x274>)
 8001fe8:	428b      	cmp	r3, r1
 8001fea:	d819      	bhi.n	8002020 <HAL_I2C_Init+0x13c>
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	1e59      	subs	r1, r3, #1
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ffa:	1c59      	adds	r1, r3, #1
 8001ffc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002000:	400b      	ands	r3, r1
 8002002:	2b00      	cmp	r3, #0
 8002004:	d00a      	beq.n	800201c <HAL_I2C_Init+0x138>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	1e59      	subs	r1, r3, #1
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	fbb1 f3f3 	udiv	r3, r1, r3
 8002014:	3301      	adds	r3, #1
 8002016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800201a:	e051      	b.n	80020c0 <HAL_I2C_Init+0x1dc>
 800201c:	2304      	movs	r3, #4
 800201e:	e04f      	b.n	80020c0 <HAL_I2C_Init+0x1dc>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d111      	bne.n	800204c <HAL_I2C_Init+0x168>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	1e58      	subs	r0, r3, #1
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6859      	ldr	r1, [r3, #4]
 8002030:	460b      	mov	r3, r1
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	440b      	add	r3, r1
 8002036:	fbb0 f3f3 	udiv	r3, r0, r3
 800203a:	3301      	adds	r3, #1
 800203c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002040:	2b00      	cmp	r3, #0
 8002042:	bf0c      	ite	eq
 8002044:	2301      	moveq	r3, #1
 8002046:	2300      	movne	r3, #0
 8002048:	b2db      	uxtb	r3, r3
 800204a:	e012      	b.n	8002072 <HAL_I2C_Init+0x18e>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	1e58      	subs	r0, r3, #1
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6859      	ldr	r1, [r3, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	440b      	add	r3, r1
 800205a:	0099      	lsls	r1, r3, #2
 800205c:	440b      	add	r3, r1
 800205e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002062:	3301      	adds	r3, #1
 8002064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002068:	2b00      	cmp	r3, #0
 800206a:	bf0c      	ite	eq
 800206c:	2301      	moveq	r3, #1
 800206e:	2300      	movne	r3, #0
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <HAL_I2C_Init+0x196>
 8002076:	2301      	movs	r3, #1
 8002078:	e022      	b.n	80020c0 <HAL_I2C_Init+0x1dc>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d10e      	bne.n	80020a0 <HAL_I2C_Init+0x1bc>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	1e58      	subs	r0, r3, #1
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6859      	ldr	r1, [r3, #4]
 800208a:	460b      	mov	r3, r1
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	440b      	add	r3, r1
 8002090:	fbb0 f3f3 	udiv	r3, r0, r3
 8002094:	3301      	adds	r3, #1
 8002096:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800209a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800209e:	e00f      	b.n	80020c0 <HAL_I2C_Init+0x1dc>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	1e58      	subs	r0, r3, #1
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6859      	ldr	r1, [r3, #4]
 80020a8:	460b      	mov	r3, r1
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	440b      	add	r3, r1
 80020ae:	0099      	lsls	r1, r3, #2
 80020b0:	440b      	add	r3, r1
 80020b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80020b6:	3301      	adds	r3, #1
 80020b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020c0:	6879      	ldr	r1, [r7, #4]
 80020c2:	6809      	ldr	r1, [r1, #0]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	69da      	ldr	r2, [r3, #28]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	431a      	orrs	r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	430a      	orrs	r2, r1
 80020e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80020ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	6911      	ldr	r1, [r2, #16]
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	68d2      	ldr	r2, [r2, #12]
 80020fa:	4311      	orrs	r1, r2
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	6812      	ldr	r2, [r2, #0]
 8002100:	430b      	orrs	r3, r1
 8002102:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	695a      	ldr	r2, [r3, #20]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	431a      	orrs	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	430a      	orrs	r2, r1
 800211e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f042 0201 	orr.w	r2, r2, #1
 800212e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2220      	movs	r2, #32
 800213a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	000186a0 	.word	0x000186a0
 800215c:	001e847f 	.word	0x001e847f
 8002160:	003d08ff 	.word	0x003d08ff
 8002164:	431bde83 	.word	0x431bde83
 8002168:	10624dd3 	.word	0x10624dd3

0800216c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e26c      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	2b00      	cmp	r3, #0
 8002188:	f000 8087 	beq.w	800229a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800218c:	4b92      	ldr	r3, [pc, #584]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f003 030c 	and.w	r3, r3, #12
 8002194:	2b04      	cmp	r3, #4
 8002196:	d00c      	beq.n	80021b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002198:	4b8f      	ldr	r3, [pc, #572]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 030c 	and.w	r3, r3, #12
 80021a0:	2b08      	cmp	r3, #8
 80021a2:	d112      	bne.n	80021ca <HAL_RCC_OscConfig+0x5e>
 80021a4:	4b8c      	ldr	r3, [pc, #560]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021b0:	d10b      	bne.n	80021ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021b2:	4b89      	ldr	r3, [pc, #548]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d06c      	beq.n	8002298 <HAL_RCC_OscConfig+0x12c>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d168      	bne.n	8002298 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e246      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021d2:	d106      	bne.n	80021e2 <HAL_RCC_OscConfig+0x76>
 80021d4:	4b80      	ldr	r3, [pc, #512]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a7f      	ldr	r2, [pc, #508]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80021da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021de:	6013      	str	r3, [r2, #0]
 80021e0:	e02e      	b.n	8002240 <HAL_RCC_OscConfig+0xd4>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d10c      	bne.n	8002204 <HAL_RCC_OscConfig+0x98>
 80021ea:	4b7b      	ldr	r3, [pc, #492]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a7a      	ldr	r2, [pc, #488]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80021f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021f4:	6013      	str	r3, [r2, #0]
 80021f6:	4b78      	ldr	r3, [pc, #480]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a77      	ldr	r2, [pc, #476]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002200:	6013      	str	r3, [r2, #0]
 8002202:	e01d      	b.n	8002240 <HAL_RCC_OscConfig+0xd4>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800220c:	d10c      	bne.n	8002228 <HAL_RCC_OscConfig+0xbc>
 800220e:	4b72      	ldr	r3, [pc, #456]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a71      	ldr	r2, [pc, #452]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 8002214:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002218:	6013      	str	r3, [r2, #0]
 800221a:	4b6f      	ldr	r3, [pc, #444]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a6e      	ldr	r2, [pc, #440]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 8002220:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002224:	6013      	str	r3, [r2, #0]
 8002226:	e00b      	b.n	8002240 <HAL_RCC_OscConfig+0xd4>
 8002228:	4b6b      	ldr	r3, [pc, #428]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a6a      	ldr	r2, [pc, #424]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 800222e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002232:	6013      	str	r3, [r2, #0]
 8002234:	4b68      	ldr	r3, [pc, #416]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a67      	ldr	r2, [pc, #412]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 800223a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800223e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d013      	beq.n	8002270 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002248:	f7ff fb98 	bl	800197c <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002250:	f7ff fb94 	bl	800197c <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b64      	cmp	r3, #100	; 0x64
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e1fa      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002262:	4b5d      	ldr	r3, [pc, #372]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0f0      	beq.n	8002250 <HAL_RCC_OscConfig+0xe4>
 800226e:	e014      	b.n	800229a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002270:	f7ff fb84 	bl	800197c <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002278:	f7ff fb80 	bl	800197c <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b64      	cmp	r3, #100	; 0x64
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e1e6      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800228a:	4b53      	ldr	r3, [pc, #332]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f0      	bne.n	8002278 <HAL_RCC_OscConfig+0x10c>
 8002296:	e000      	b.n	800229a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002298:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d063      	beq.n	800236e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022a6:	4b4c      	ldr	r3, [pc, #304]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f003 030c 	and.w	r3, r3, #12
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d00b      	beq.n	80022ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022b2:	4b49      	ldr	r3, [pc, #292]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 030c 	and.w	r3, r3, #12
 80022ba:	2b08      	cmp	r3, #8
 80022bc:	d11c      	bne.n	80022f8 <HAL_RCC_OscConfig+0x18c>
 80022be:	4b46      	ldr	r3, [pc, #280]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d116      	bne.n	80022f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ca:	4b43      	ldr	r3, [pc, #268]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d005      	beq.n	80022e2 <HAL_RCC_OscConfig+0x176>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d001      	beq.n	80022e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e1ba      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e2:	4b3d      	ldr	r3, [pc, #244]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	695b      	ldr	r3, [r3, #20]
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	4939      	ldr	r1, [pc, #228]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022f6:	e03a      	b.n	800236e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d020      	beq.n	8002342 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002300:	4b36      	ldr	r3, [pc, #216]	; (80023dc <HAL_RCC_OscConfig+0x270>)
 8002302:	2201      	movs	r2, #1
 8002304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002306:	f7ff fb39 	bl	800197c <HAL_GetTick>
 800230a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800230c:	e008      	b.n	8002320 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800230e:	f7ff fb35 	bl	800197c <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	2b02      	cmp	r3, #2
 800231a:	d901      	bls.n	8002320 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e19b      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002320:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0302 	and.w	r3, r3, #2
 8002328:	2b00      	cmp	r3, #0
 800232a:	d0f0      	beq.n	800230e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800232c:	4b2a      	ldr	r3, [pc, #168]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	695b      	ldr	r3, [r3, #20]
 8002338:	00db      	lsls	r3, r3, #3
 800233a:	4927      	ldr	r1, [pc, #156]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 800233c:	4313      	orrs	r3, r2
 800233e:	600b      	str	r3, [r1, #0]
 8002340:	e015      	b.n	800236e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002342:	4b26      	ldr	r3, [pc, #152]	; (80023dc <HAL_RCC_OscConfig+0x270>)
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002348:	f7ff fb18 	bl	800197c <HAL_GetTick>
 800234c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800234e:	e008      	b.n	8002362 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002350:	f7ff fb14 	bl	800197c <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	2b02      	cmp	r3, #2
 800235c:	d901      	bls.n	8002362 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e17a      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002362:	4b1d      	ldr	r3, [pc, #116]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1f0      	bne.n	8002350 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0308 	and.w	r3, r3, #8
 8002376:	2b00      	cmp	r3, #0
 8002378:	d03a      	beq.n	80023f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d019      	beq.n	80023b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002382:	4b17      	ldr	r3, [pc, #92]	; (80023e0 <HAL_RCC_OscConfig+0x274>)
 8002384:	2201      	movs	r2, #1
 8002386:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002388:	f7ff faf8 	bl	800197c <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002390:	f7ff faf4 	bl	800197c <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e15a      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023a2:	4b0d      	ldr	r3, [pc, #52]	; (80023d8 <HAL_RCC_OscConfig+0x26c>)
 80023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023ae:	2001      	movs	r0, #1
 80023b0:	f000 fad8 	bl	8002964 <RCC_Delay>
 80023b4:	e01c      	b.n	80023f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023b6:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <HAL_RCC_OscConfig+0x274>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023bc:	f7ff fade 	bl	800197c <HAL_GetTick>
 80023c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c2:	e00f      	b.n	80023e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023c4:	f7ff fada 	bl	800197c <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d908      	bls.n	80023e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e140      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
 80023d6:	bf00      	nop
 80023d8:	40021000 	.word	0x40021000
 80023dc:	42420000 	.word	0x42420000
 80023e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e4:	4b9e      	ldr	r3, [pc, #632]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80023e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1e9      	bne.n	80023c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 80a6 	beq.w	800254a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023fe:	2300      	movs	r3, #0
 8002400:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002402:	4b97      	ldr	r3, [pc, #604]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d10d      	bne.n	800242a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800240e:	4b94      	ldr	r3, [pc, #592]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	4a93      	ldr	r2, [pc, #588]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002418:	61d3      	str	r3, [r2, #28]
 800241a:	4b91      	ldr	r3, [pc, #580]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002422:	60bb      	str	r3, [r7, #8]
 8002424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002426:	2301      	movs	r3, #1
 8002428:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242a:	4b8e      	ldr	r3, [pc, #568]	; (8002664 <HAL_RCC_OscConfig+0x4f8>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002432:	2b00      	cmp	r3, #0
 8002434:	d118      	bne.n	8002468 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002436:	4b8b      	ldr	r3, [pc, #556]	; (8002664 <HAL_RCC_OscConfig+0x4f8>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a8a      	ldr	r2, [pc, #552]	; (8002664 <HAL_RCC_OscConfig+0x4f8>)
 800243c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002440:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002442:	f7ff fa9b 	bl	800197c <HAL_GetTick>
 8002446:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002448:	e008      	b.n	800245c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244a:	f7ff fa97 	bl	800197c <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b64      	cmp	r3, #100	; 0x64
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e0fd      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800245c:	4b81      	ldr	r3, [pc, #516]	; (8002664 <HAL_RCC_OscConfig+0x4f8>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002464:	2b00      	cmp	r3, #0
 8002466:	d0f0      	beq.n	800244a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d106      	bne.n	800247e <HAL_RCC_OscConfig+0x312>
 8002470:	4b7b      	ldr	r3, [pc, #492]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	4a7a      	ldr	r2, [pc, #488]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002476:	f043 0301 	orr.w	r3, r3, #1
 800247a:	6213      	str	r3, [r2, #32]
 800247c:	e02d      	b.n	80024da <HAL_RCC_OscConfig+0x36e>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d10c      	bne.n	80024a0 <HAL_RCC_OscConfig+0x334>
 8002486:	4b76      	ldr	r3, [pc, #472]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	4a75      	ldr	r2, [pc, #468]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 800248c:	f023 0301 	bic.w	r3, r3, #1
 8002490:	6213      	str	r3, [r2, #32]
 8002492:	4b73      	ldr	r3, [pc, #460]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	4a72      	ldr	r2, [pc, #456]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002498:	f023 0304 	bic.w	r3, r3, #4
 800249c:	6213      	str	r3, [r2, #32]
 800249e:	e01c      	b.n	80024da <HAL_RCC_OscConfig+0x36e>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	2b05      	cmp	r3, #5
 80024a6:	d10c      	bne.n	80024c2 <HAL_RCC_OscConfig+0x356>
 80024a8:	4b6d      	ldr	r3, [pc, #436]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80024aa:	6a1b      	ldr	r3, [r3, #32]
 80024ac:	4a6c      	ldr	r2, [pc, #432]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80024ae:	f043 0304 	orr.w	r3, r3, #4
 80024b2:	6213      	str	r3, [r2, #32]
 80024b4:	4b6a      	ldr	r3, [pc, #424]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	4a69      	ldr	r2, [pc, #420]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80024ba:	f043 0301 	orr.w	r3, r3, #1
 80024be:	6213      	str	r3, [r2, #32]
 80024c0:	e00b      	b.n	80024da <HAL_RCC_OscConfig+0x36e>
 80024c2:	4b67      	ldr	r3, [pc, #412]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80024c4:	6a1b      	ldr	r3, [r3, #32]
 80024c6:	4a66      	ldr	r2, [pc, #408]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80024c8:	f023 0301 	bic.w	r3, r3, #1
 80024cc:	6213      	str	r3, [r2, #32]
 80024ce:	4b64      	ldr	r3, [pc, #400]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	4a63      	ldr	r2, [pc, #396]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80024d4:	f023 0304 	bic.w	r3, r3, #4
 80024d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d015      	beq.n	800250e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e2:	f7ff fa4b 	bl	800197c <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024e8:	e00a      	b.n	8002500 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ea:	f7ff fa47 	bl	800197c <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e0ab      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002500:	4b57      	ldr	r3, [pc, #348]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0ee      	beq.n	80024ea <HAL_RCC_OscConfig+0x37e>
 800250c:	e014      	b.n	8002538 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800250e:	f7ff fa35 	bl	800197c <HAL_GetTick>
 8002512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002514:	e00a      	b.n	800252c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002516:	f7ff fa31 	bl	800197c <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	f241 3288 	movw	r2, #5000	; 0x1388
 8002524:	4293      	cmp	r3, r2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e095      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800252c:	4b4c      	ldr	r3, [pc, #304]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d1ee      	bne.n	8002516 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002538:	7dfb      	ldrb	r3, [r7, #23]
 800253a:	2b01      	cmp	r3, #1
 800253c:	d105      	bne.n	800254a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800253e:	4b48      	ldr	r3, [pc, #288]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	4a47      	ldr	r2, [pc, #284]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002544:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002548:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 8081 	beq.w	8002656 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002554:	4b42      	ldr	r3, [pc, #264]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f003 030c 	and.w	r3, r3, #12
 800255c:	2b08      	cmp	r3, #8
 800255e:	d061      	beq.n	8002624 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	69db      	ldr	r3, [r3, #28]
 8002564:	2b02      	cmp	r3, #2
 8002566:	d146      	bne.n	80025f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002568:	4b3f      	ldr	r3, [pc, #252]	; (8002668 <HAL_RCC_OscConfig+0x4fc>)
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256e:	f7ff fa05 	bl	800197c <HAL_GetTick>
 8002572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002574:	e008      	b.n	8002588 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002576:	f7ff fa01 	bl	800197c <HAL_GetTick>
 800257a:	4602      	mov	r2, r0
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	1ad3      	subs	r3, r2, r3
 8002580:	2b02      	cmp	r3, #2
 8002582:	d901      	bls.n	8002588 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002584:	2303      	movs	r3, #3
 8002586:	e067      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002588:	4b35      	ldr	r3, [pc, #212]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1f0      	bne.n	8002576 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a1b      	ldr	r3, [r3, #32]
 8002598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800259c:	d108      	bne.n	80025b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800259e:	4b30      	ldr	r3, [pc, #192]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	492d      	ldr	r1, [pc, #180]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025b0:	4b2b      	ldr	r3, [pc, #172]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a19      	ldr	r1, [r3, #32]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c0:	430b      	orrs	r3, r1
 80025c2:	4927      	ldr	r1, [pc, #156]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025c8:	4b27      	ldr	r3, [pc, #156]	; (8002668 <HAL_RCC_OscConfig+0x4fc>)
 80025ca:	2201      	movs	r2, #1
 80025cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ce:	f7ff f9d5 	bl	800197c <HAL_GetTick>
 80025d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025d4:	e008      	b.n	80025e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d6:	f7ff f9d1 	bl	800197c <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e037      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025e8:	4b1d      	ldr	r3, [pc, #116]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d0f0      	beq.n	80025d6 <HAL_RCC_OscConfig+0x46a>
 80025f4:	e02f      	b.n	8002656 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025f6:	4b1c      	ldr	r3, [pc, #112]	; (8002668 <HAL_RCC_OscConfig+0x4fc>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025fc:	f7ff f9be 	bl	800197c <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002604:	f7ff f9ba 	bl	800197c <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e020      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002616:	4b12      	ldr	r3, [pc, #72]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1f0      	bne.n	8002604 <HAL_RCC_OscConfig+0x498>
 8002622:	e018      	b.n	8002656 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	69db      	ldr	r3, [r3, #28]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e013      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002630:	4b0b      	ldr	r3, [pc, #44]	; (8002660 <HAL_RCC_OscConfig+0x4f4>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a1b      	ldr	r3, [r3, #32]
 8002640:	429a      	cmp	r2, r3
 8002642:	d106      	bne.n	8002652 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800264e:	429a      	cmp	r2, r3
 8002650:	d001      	beq.n	8002656 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e000      	b.n	8002658 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002656:	2300      	movs	r3, #0
}
 8002658:	4618      	mov	r0, r3
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	40021000 	.word	0x40021000
 8002664:	40007000 	.word	0x40007000
 8002668:	42420060 	.word	0x42420060

0800266c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d101      	bne.n	8002680 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e0d0      	b.n	8002822 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002680:	4b6a      	ldr	r3, [pc, #424]	; (800282c <HAL_RCC_ClockConfig+0x1c0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0307 	and.w	r3, r3, #7
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	429a      	cmp	r2, r3
 800268c:	d910      	bls.n	80026b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800268e:	4b67      	ldr	r3, [pc, #412]	; (800282c <HAL_RCC_ClockConfig+0x1c0>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f023 0207 	bic.w	r2, r3, #7
 8002696:	4965      	ldr	r1, [pc, #404]	; (800282c <HAL_RCC_ClockConfig+0x1c0>)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	4313      	orrs	r3, r2
 800269c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800269e:	4b63      	ldr	r3, [pc, #396]	; (800282c <HAL_RCC_ClockConfig+0x1c0>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0307 	and.w	r3, r3, #7
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d001      	beq.n	80026b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e0b8      	b.n	8002822 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d020      	beq.n	80026fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0304 	and.w	r3, r3, #4
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026c8:	4b59      	ldr	r3, [pc, #356]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	4a58      	ldr	r2, [pc, #352]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 80026ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0308 	and.w	r3, r3, #8
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026e0:	4b53      	ldr	r3, [pc, #332]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	4a52      	ldr	r2, [pc, #328]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 80026e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026ec:	4b50      	ldr	r3, [pc, #320]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	494d      	ldr	r1, [pc, #308]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b00      	cmp	r3, #0
 8002708:	d040      	beq.n	800278c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d107      	bne.n	8002722 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002712:	4b47      	ldr	r3, [pc, #284]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d115      	bne.n	800274a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e07f      	b.n	8002822 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b02      	cmp	r3, #2
 8002728:	d107      	bne.n	800273a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800272a:	4b41      	ldr	r3, [pc, #260]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d109      	bne.n	800274a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e073      	b.n	8002822 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800273a:	4b3d      	ldr	r3, [pc, #244]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e06b      	b.n	8002822 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800274a:	4b39      	ldr	r3, [pc, #228]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f023 0203 	bic.w	r2, r3, #3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	4936      	ldr	r1, [pc, #216]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 8002758:	4313      	orrs	r3, r2
 800275a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800275c:	f7ff f90e 	bl	800197c <HAL_GetTick>
 8002760:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002762:	e00a      	b.n	800277a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002764:	f7ff f90a 	bl	800197c <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002772:	4293      	cmp	r3, r2
 8002774:	d901      	bls.n	800277a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e053      	b.n	8002822 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800277a:	4b2d      	ldr	r3, [pc, #180]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f003 020c 	and.w	r2, r3, #12
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	429a      	cmp	r2, r3
 800278a:	d1eb      	bne.n	8002764 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800278c:	4b27      	ldr	r3, [pc, #156]	; (800282c <HAL_RCC_ClockConfig+0x1c0>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d210      	bcs.n	80027bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279a:	4b24      	ldr	r3, [pc, #144]	; (800282c <HAL_RCC_ClockConfig+0x1c0>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f023 0207 	bic.w	r2, r3, #7
 80027a2:	4922      	ldr	r1, [pc, #136]	; (800282c <HAL_RCC_ClockConfig+0x1c0>)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027aa:	4b20      	ldr	r3, [pc, #128]	; (800282c <HAL_RCC_ClockConfig+0x1c0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0307 	and.w	r3, r3, #7
 80027b2:	683a      	ldr	r2, [r7, #0]
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d001      	beq.n	80027bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e032      	b.n	8002822 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0304 	and.w	r3, r3, #4
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d008      	beq.n	80027da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027c8:	4b19      	ldr	r3, [pc, #100]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	4916      	ldr	r1, [pc, #88]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0308 	and.w	r3, r3, #8
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d009      	beq.n	80027fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027e6:	4b12      	ldr	r3, [pc, #72]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	490e      	ldr	r1, [pc, #56]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027fa:	f000 f821 	bl	8002840 <HAL_RCC_GetSysClockFreq>
 80027fe:	4602      	mov	r2, r0
 8002800:	4b0b      	ldr	r3, [pc, #44]	; (8002830 <HAL_RCC_ClockConfig+0x1c4>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	091b      	lsrs	r3, r3, #4
 8002806:	f003 030f 	and.w	r3, r3, #15
 800280a:	490a      	ldr	r1, [pc, #40]	; (8002834 <HAL_RCC_ClockConfig+0x1c8>)
 800280c:	5ccb      	ldrb	r3, [r1, r3]
 800280e:	fa22 f303 	lsr.w	r3, r2, r3
 8002812:	4a09      	ldr	r2, [pc, #36]	; (8002838 <HAL_RCC_ClockConfig+0x1cc>)
 8002814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002816:	4b09      	ldr	r3, [pc, #36]	; (800283c <HAL_RCC_ClockConfig+0x1d0>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff f86c 	bl	80018f8 <HAL_InitTick>

  return HAL_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3710      	adds	r7, #16
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	40022000 	.word	0x40022000
 8002830:	40021000 	.word	0x40021000
 8002834:	080082a8 	.word	0x080082a8
 8002838:	20000000 	.word	0x20000000
 800283c:	20000004 	.word	0x20000004

08002840 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002840:	b490      	push	{r4, r7}
 8002842:	b08a      	sub	sp, #40	; 0x28
 8002844:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002846:	4b2a      	ldr	r3, [pc, #168]	; (80028f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002848:	1d3c      	adds	r4, r7, #4
 800284a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800284c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002850:	f240 2301 	movw	r3, #513	; 0x201
 8002854:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002856:	2300      	movs	r3, #0
 8002858:	61fb      	str	r3, [r7, #28]
 800285a:	2300      	movs	r3, #0
 800285c:	61bb      	str	r3, [r7, #24]
 800285e:	2300      	movs	r3, #0
 8002860:	627b      	str	r3, [r7, #36]	; 0x24
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002866:	2300      	movs	r3, #0
 8002868:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800286a:	4b22      	ldr	r3, [pc, #136]	; (80028f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	f003 030c 	and.w	r3, r3, #12
 8002876:	2b04      	cmp	r3, #4
 8002878:	d002      	beq.n	8002880 <HAL_RCC_GetSysClockFreq+0x40>
 800287a:	2b08      	cmp	r3, #8
 800287c:	d003      	beq.n	8002886 <HAL_RCC_GetSysClockFreq+0x46>
 800287e:	e02d      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002880:	4b1d      	ldr	r3, [pc, #116]	; (80028f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002882:	623b      	str	r3, [r7, #32]
      break;
 8002884:	e02d      	b.n	80028e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	0c9b      	lsrs	r3, r3, #18
 800288a:	f003 030f 	and.w	r3, r3, #15
 800288e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002892:	4413      	add	r3, r2
 8002894:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002898:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d013      	beq.n	80028cc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028a4:	4b13      	ldr	r3, [pc, #76]	; (80028f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	0c5b      	lsrs	r3, r3, #17
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80028b2:	4413      	add	r3, r2
 80028b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80028b8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	4a0e      	ldr	r2, [pc, #56]	; (80028f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028be:	fb02 f203 	mul.w	r2, r2, r3
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c8:	627b      	str	r3, [r7, #36]	; 0x24
 80028ca:	e004      	b.n	80028d6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	4a0b      	ldr	r2, [pc, #44]	; (80028fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80028d0:	fb02 f303 	mul.w	r3, r2, r3
 80028d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80028d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d8:	623b      	str	r3, [r7, #32]
      break;
 80028da:	e002      	b.n	80028e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028dc:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80028de:	623b      	str	r3, [r7, #32]
      break;
 80028e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028e2:	6a3b      	ldr	r3, [r7, #32]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3728      	adds	r7, #40	; 0x28
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc90      	pop	{r4, r7}
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	08008298 	.word	0x08008298
 80028f4:	40021000 	.word	0x40021000
 80028f8:	007a1200 	.word	0x007a1200
 80028fc:	003d0900 	.word	0x003d0900

08002900 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002904:	4b02      	ldr	r3, [pc, #8]	; (8002910 <HAL_RCC_GetHCLKFreq+0x10>)
 8002906:	681b      	ldr	r3, [r3, #0]
}
 8002908:	4618      	mov	r0, r3
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr
 8002910:	20000000 	.word	0x20000000

08002914 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002918:	f7ff fff2 	bl	8002900 <HAL_RCC_GetHCLKFreq>
 800291c:	4602      	mov	r2, r0
 800291e:	4b05      	ldr	r3, [pc, #20]	; (8002934 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	0a1b      	lsrs	r3, r3, #8
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	4903      	ldr	r1, [pc, #12]	; (8002938 <HAL_RCC_GetPCLK1Freq+0x24>)
 800292a:	5ccb      	ldrb	r3, [r1, r3]
 800292c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002930:	4618      	mov	r0, r3
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40021000 	.word	0x40021000
 8002938:	080082b8 	.word	0x080082b8

0800293c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002940:	f7ff ffde 	bl	8002900 <HAL_RCC_GetHCLKFreq>
 8002944:	4602      	mov	r2, r0
 8002946:	4b05      	ldr	r3, [pc, #20]	; (800295c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	0adb      	lsrs	r3, r3, #11
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	4903      	ldr	r1, [pc, #12]	; (8002960 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002952:	5ccb      	ldrb	r3, [r1, r3]
 8002954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002958:	4618      	mov	r0, r3
 800295a:	bd80      	pop	{r7, pc}
 800295c:	40021000 	.word	0x40021000
 8002960:	080082b8 	.word	0x080082b8

08002964 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800296c:	4b0a      	ldr	r3, [pc, #40]	; (8002998 <RCC_Delay+0x34>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a0a      	ldr	r2, [pc, #40]	; (800299c <RCC_Delay+0x38>)
 8002972:	fba2 2303 	umull	r2, r3, r2, r3
 8002976:	0a5b      	lsrs	r3, r3, #9
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	fb02 f303 	mul.w	r3, r2, r3
 800297e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002980:	bf00      	nop
  }
  while (Delay --);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	1e5a      	subs	r2, r3, #1
 8002986:	60fa      	str	r2, [r7, #12]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1f9      	bne.n	8002980 <RCC_Delay+0x1c>
}
 800298c:	bf00      	nop
 800298e:	bf00      	nop
 8002990:	3714      	adds	r7, #20
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr
 8002998:	20000000 	.word	0x20000000
 800299c:	10624dd3 	.word	0x10624dd3

080029a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e076      	b.n	8002aa0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d108      	bne.n	80029cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80029c2:	d009      	beq.n	80029d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	61da      	str	r2, [r3, #28]
 80029ca:	e005      	b.n	80029d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d106      	bne.n	80029f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7fe fd16 	bl	8001424 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2202      	movs	r2, #2
 80029fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002a20:	431a      	orrs	r2, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a2a:	431a      	orrs	r2, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	431a      	orrs	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	431a      	orrs	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a52:	431a      	orrs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a5c:	ea42 0103 	orr.w	r1, r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a64:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	0c1a      	lsrs	r2, r3, #16
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f002 0204 	and.w	r2, r2, #4
 8002a7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	69da      	ldr	r2, [r3, #28]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3708      	adds	r7, #8
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e041      	b.n	8002b3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d106      	bne.n	8002ad4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f7fe fd76 	bl	80015c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2202      	movs	r2, #2
 8002ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3304      	adds	r3, #4
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4610      	mov	r0, r2
 8002ae8:	f000 fb44 	bl	8003174 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b082      	sub	sp, #8
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e041      	b.n	8002bdc <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d106      	bne.n	8002b72 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f7fe fcdf 	bl	8001530 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2202      	movs	r2, #2
 8002b76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	3304      	adds	r3, #4
 8002b82:	4619      	mov	r1, r3
 8002b84:	4610      	mov	r0, r2
 8002b86:	f000 faf5 	bl	8003174 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3708      	adds	r7, #8
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d122      	bne.n	8002c40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d11b      	bne.n	8002c40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f06f 0202 	mvn.w	r2, #2
 8002c10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2201      	movs	r2, #1
 8002c16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	f003 0303 	and.w	r3, r3, #3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d003      	beq.n	8002c2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f7fd ffd6 	bl	8000bd8 <HAL_TIM_IC_CaptureCallback>
 8002c2c:	e005      	b.n	8002c3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 fa85 	bl	800313e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f000 fa8b 	bl	8003150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	d122      	bne.n	8002c94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	f003 0304 	and.w	r3, r3, #4
 8002c58:	2b04      	cmp	r3, #4
 8002c5a:	d11b      	bne.n	8002c94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f06f 0204 	mvn.w	r2, #4
 8002c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2202      	movs	r2, #2
 8002c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7fd ffac 	bl	8000bd8 <HAL_TIM_IC_CaptureCallback>
 8002c80:	e005      	b.n	8002c8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 fa5b 	bl	800313e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 fa61 	bl	8003150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	691b      	ldr	r3, [r3, #16]
 8002c9a:	f003 0308 	and.w	r3, r3, #8
 8002c9e:	2b08      	cmp	r3, #8
 8002ca0:	d122      	bne.n	8002ce8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	f003 0308 	and.w	r3, r3, #8
 8002cac:	2b08      	cmp	r3, #8
 8002cae:	d11b      	bne.n	8002ce8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f06f 0208 	mvn.w	r2, #8
 8002cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2204      	movs	r2, #4
 8002cbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d003      	beq.n	8002cd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7fd ff82 	bl	8000bd8 <HAL_TIM_IC_CaptureCallback>
 8002cd4:	e005      	b.n	8002ce2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fa31 	bl	800313e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 fa37 	bl	8003150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	f003 0310 	and.w	r3, r3, #16
 8002cf2:	2b10      	cmp	r3, #16
 8002cf4:	d122      	bne.n	8002d3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	f003 0310 	and.w	r3, r3, #16
 8002d00:	2b10      	cmp	r3, #16
 8002d02:	d11b      	bne.n	8002d3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f06f 0210 	mvn.w	r2, #16
 8002d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2208      	movs	r2, #8
 8002d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7fd ff58 	bl	8000bd8 <HAL_TIM_IC_CaptureCallback>
 8002d28:	e005      	b.n	8002d36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 fa07 	bl	800313e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 fa0d 	bl	8003150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d10e      	bne.n	8002d68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d107      	bne.n	8002d68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f06f 0201 	mvn.w	r2, #1
 8002d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f9e2 	bl	800312c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d72:	2b80      	cmp	r3, #128	; 0x80
 8002d74:	d10e      	bne.n	8002d94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d80:	2b80      	cmp	r3, #128	; 0x80
 8002d82:	d107      	bne.n	8002d94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 fc5d 	bl	800364e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d9e:	2b40      	cmp	r3, #64	; 0x40
 8002da0:	d10e      	bne.n	8002dc0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dac:	2b40      	cmp	r3, #64	; 0x40
 8002dae:	d107      	bne.n	8002dc0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f9d1 	bl	8003162 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	f003 0320 	and.w	r3, r3, #32
 8002dca:	2b20      	cmp	r3, #32
 8002dcc:	d10e      	bne.n	8002dec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	f003 0320 	and.w	r3, r3, #32
 8002dd8:	2b20      	cmp	r3, #32
 8002dda:	d107      	bne.n	8002dec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f06f 0220 	mvn.w	r2, #32
 8002de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 fc28 	bl	800363c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002dec:	bf00      	nop
 8002dee:	3708      	adds	r7, #8
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d101      	bne.n	8002e0e <HAL_TIM_IC_ConfigChannel+0x1a>
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	e082      	b.n	8002f14 <HAL_TIM_IC_ConfigChannel+0x120>
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d11b      	bne.n	8002e54 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6818      	ldr	r0, [r3, #0]
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	6819      	ldr	r1, [r3, #0]
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	f000 fa04 	bl	8003238 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	699a      	ldr	r2, [r3, #24]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 020c 	bic.w	r2, r2, #12
 8002e3e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6999      	ldr	r1, [r3, #24]
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	689a      	ldr	r2, [r3, #8]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	619a      	str	r2, [r3, #24]
 8002e52:	e05a      	b.n	8002f0a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	d11c      	bne.n	8002e94 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6818      	ldr	r0, [r3, #0]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	6819      	ldr	r1, [r3, #0]
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	685a      	ldr	r2, [r3, #4]
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	f000 fa6d 	bl	8003348 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699a      	ldr	r2, [r3, #24]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002e7c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6999      	ldr	r1, [r3, #24]
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	021a      	lsls	r2, r3, #8
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	619a      	str	r2, [r3, #24]
 8002e92:	e03a      	b.n	8002f0a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2b08      	cmp	r3, #8
 8002e98:	d11b      	bne.n	8002ed2 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6818      	ldr	r0, [r3, #0]
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	6819      	ldr	r1, [r3, #0]
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	f000 fab8 	bl	800341e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	69da      	ldr	r2, [r3, #28]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 020c 	bic.w	r2, r2, #12
 8002ebc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	69d9      	ldr	r1, [r3, #28]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	61da      	str	r2, [r3, #28]
 8002ed0:	e01b      	b.n	8002f0a <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6818      	ldr	r0, [r3, #0]
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	6819      	ldr	r1, [r3, #0]
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	685a      	ldr	r2, [r3, #4]
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	f000 fad7 	bl	8003494 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	69da      	ldr	r2, [r3, #28]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002ef4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	69d9      	ldr	r1, [r3, #28]
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	021a      	lsls	r2, r3, #8
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	430a      	orrs	r2, r1
 8002f08:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3710      	adds	r7, #16
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <HAL_TIM_ConfigClockSource+0x18>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e0b3      	b.n	800309c <HAL_TIM_ConfigClockSource+0x180>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2202      	movs	r2, #2
 8002f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002f52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f5a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68fa      	ldr	r2, [r7, #12]
 8002f62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f6c:	d03e      	beq.n	8002fec <HAL_TIM_ConfigClockSource+0xd0>
 8002f6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f72:	f200 8087 	bhi.w	8003084 <HAL_TIM_ConfigClockSource+0x168>
 8002f76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f7a:	f000 8085 	beq.w	8003088 <HAL_TIM_ConfigClockSource+0x16c>
 8002f7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f82:	d87f      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x168>
 8002f84:	2b70      	cmp	r3, #112	; 0x70
 8002f86:	d01a      	beq.n	8002fbe <HAL_TIM_ConfigClockSource+0xa2>
 8002f88:	2b70      	cmp	r3, #112	; 0x70
 8002f8a:	d87b      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x168>
 8002f8c:	2b60      	cmp	r3, #96	; 0x60
 8002f8e:	d050      	beq.n	8003032 <HAL_TIM_ConfigClockSource+0x116>
 8002f90:	2b60      	cmp	r3, #96	; 0x60
 8002f92:	d877      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x168>
 8002f94:	2b50      	cmp	r3, #80	; 0x50
 8002f96:	d03c      	beq.n	8003012 <HAL_TIM_ConfigClockSource+0xf6>
 8002f98:	2b50      	cmp	r3, #80	; 0x50
 8002f9a:	d873      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x168>
 8002f9c:	2b40      	cmp	r3, #64	; 0x40
 8002f9e:	d058      	beq.n	8003052 <HAL_TIM_ConfigClockSource+0x136>
 8002fa0:	2b40      	cmp	r3, #64	; 0x40
 8002fa2:	d86f      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x168>
 8002fa4:	2b30      	cmp	r3, #48	; 0x30
 8002fa6:	d064      	beq.n	8003072 <HAL_TIM_ConfigClockSource+0x156>
 8002fa8:	2b30      	cmp	r3, #48	; 0x30
 8002faa:	d86b      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x168>
 8002fac:	2b20      	cmp	r3, #32
 8002fae:	d060      	beq.n	8003072 <HAL_TIM_ConfigClockSource+0x156>
 8002fb0:	2b20      	cmp	r3, #32
 8002fb2:	d867      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x168>
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d05c      	beq.n	8003072 <HAL_TIM_ConfigClockSource+0x156>
 8002fb8:	2b10      	cmp	r3, #16
 8002fba:	d05a      	beq.n	8003072 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002fbc:	e062      	b.n	8003084 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6818      	ldr	r0, [r3, #0]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	6899      	ldr	r1, [r3, #8]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	f000 fab7 	bl	8003540 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002fe0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68fa      	ldr	r2, [r7, #12]
 8002fe8:	609a      	str	r2, [r3, #8]
      break;
 8002fea:	e04e      	b.n	800308a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6818      	ldr	r0, [r3, #0]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	6899      	ldr	r1, [r3, #8]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	f000 faa0 	bl	8003540 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689a      	ldr	r2, [r3, #8]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800300e:	609a      	str	r2, [r3, #8]
      break;
 8003010:	e03b      	b.n	800308a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6818      	ldr	r0, [r3, #0]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	6859      	ldr	r1, [r3, #4]
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	461a      	mov	r2, r3
 8003020:	f000 f964 	bl	80032ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2150      	movs	r1, #80	; 0x50
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fa6e 	bl	800350c <TIM_ITRx_SetConfig>
      break;
 8003030:	e02b      	b.n	800308a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6818      	ldr	r0, [r3, #0]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	6859      	ldr	r1, [r3, #4]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	461a      	mov	r2, r3
 8003040:	f000 f9be 	bl	80033c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2160      	movs	r1, #96	; 0x60
 800304a:	4618      	mov	r0, r3
 800304c:	f000 fa5e 	bl	800350c <TIM_ITRx_SetConfig>
      break;
 8003050:	e01b      	b.n	800308a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6818      	ldr	r0, [r3, #0]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	6859      	ldr	r1, [r3, #4]
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	461a      	mov	r2, r3
 8003060:	f000 f944 	bl	80032ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2140      	movs	r1, #64	; 0x40
 800306a:	4618      	mov	r0, r3
 800306c:	f000 fa4e 	bl	800350c <TIM_ITRx_SetConfig>
      break;
 8003070:	e00b      	b.n	800308a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4619      	mov	r1, r3
 800307c:	4610      	mov	r0, r2
 800307e:	f000 fa45 	bl	800350c <TIM_ITRx_SetConfig>
        break;
 8003082:	e002      	b.n	800308a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003084:	bf00      	nop
 8003086:	e000      	b.n	800308a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003088:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3710      	adds	r7, #16
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80030ae:	2300      	movs	r3, #0
 80030b0:	60fb      	str	r3, [r7, #12]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	2b0c      	cmp	r3, #12
 80030b6:	d831      	bhi.n	800311c <HAL_TIM_ReadCapturedValue+0x78>
 80030b8:	a201      	add	r2, pc, #4	; (adr r2, 80030c0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80030ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030be:	bf00      	nop
 80030c0:	080030f5 	.word	0x080030f5
 80030c4:	0800311d 	.word	0x0800311d
 80030c8:	0800311d 	.word	0x0800311d
 80030cc:	0800311d 	.word	0x0800311d
 80030d0:	080030ff 	.word	0x080030ff
 80030d4:	0800311d 	.word	0x0800311d
 80030d8:	0800311d 	.word	0x0800311d
 80030dc:	0800311d 	.word	0x0800311d
 80030e0:	08003109 	.word	0x08003109
 80030e4:	0800311d 	.word	0x0800311d
 80030e8:	0800311d 	.word	0x0800311d
 80030ec:	0800311d 	.word	0x0800311d
 80030f0:	08003113 	.word	0x08003113
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030fa:	60fb      	str	r3, [r7, #12]

      break;
 80030fc:	e00f      	b.n	800311e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003104:	60fb      	str	r3, [r7, #12]

      break;
 8003106:	e00a      	b.n	800311e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800310e:	60fb      	str	r3, [r7, #12]

      break;
 8003110:	e005      	b.n	800311e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	60fb      	str	r3, [r7, #12]

      break;
 800311a:	e000      	b.n	800311e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800311c:	bf00      	nop
  }

  return tmpreg;
 800311e:	68fb      	ldr	r3, [r7, #12]
}
 8003120:	4618      	mov	r0, r3
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	bc80      	pop	{r7}
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop

0800312c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr

0800313e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800313e:	b480      	push	{r7}
 8003140:	b083      	sub	sp, #12
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003146:	bf00      	nop
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr

08003150 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr

08003162 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003162:	b480      	push	{r7}
 8003164:	b083      	sub	sp, #12
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	bc80      	pop	{r7}
 8003172:	4770      	bx	lr

08003174 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a29      	ldr	r2, [pc, #164]	; (800322c <TIM_Base_SetConfig+0xb8>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d00b      	beq.n	80031a4 <TIM_Base_SetConfig+0x30>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003192:	d007      	beq.n	80031a4 <TIM_Base_SetConfig+0x30>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a26      	ldr	r2, [pc, #152]	; (8003230 <TIM_Base_SetConfig+0xbc>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d003      	beq.n	80031a4 <TIM_Base_SetConfig+0x30>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a25      	ldr	r2, [pc, #148]	; (8003234 <TIM_Base_SetConfig+0xc0>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d108      	bne.n	80031b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	68fa      	ldr	r2, [r7, #12]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a1c      	ldr	r2, [pc, #112]	; (800322c <TIM_Base_SetConfig+0xb8>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d00b      	beq.n	80031d6 <TIM_Base_SetConfig+0x62>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031c4:	d007      	beq.n	80031d6 <TIM_Base_SetConfig+0x62>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a19      	ldr	r2, [pc, #100]	; (8003230 <TIM_Base_SetConfig+0xbc>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d003      	beq.n	80031d6 <TIM_Base_SetConfig+0x62>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a18      	ldr	r2, [pc, #96]	; (8003234 <TIM_Base_SetConfig+0xc0>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d108      	bne.n	80031e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	68fa      	ldr	r2, [r7, #12]
 80031fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a07      	ldr	r2, [pc, #28]	; (800322c <TIM_Base_SetConfig+0xb8>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d103      	bne.n	800321c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	691a      	ldr	r2, [r3, #16]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	615a      	str	r2, [r3, #20]
}
 8003222:	bf00      	nop
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr
 800322c:	40012c00 	.word	0x40012c00
 8003230:	40000400 	.word	0x40000400
 8003234:	40000800 	.word	0x40000800

08003238 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003238:	b480      	push	{r7}
 800323a:	b087      	sub	sp, #28
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
 8003244:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	f023 0201 	bic.w	r2, r3, #1
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	4a1f      	ldr	r2, [pc, #124]	; (80032e0 <TIM_TI1_SetConfig+0xa8>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d00b      	beq.n	800327e <TIM_TI1_SetConfig+0x46>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800326c:	d007      	beq.n	800327e <TIM_TI1_SetConfig+0x46>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	4a1c      	ldr	r2, [pc, #112]	; (80032e4 <TIM_TI1_SetConfig+0xac>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d003      	beq.n	800327e <TIM_TI1_SetConfig+0x46>
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	4a1b      	ldr	r2, [pc, #108]	; (80032e8 <TIM_TI1_SetConfig+0xb0>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d101      	bne.n	8003282 <TIM_TI1_SetConfig+0x4a>
 800327e:	2301      	movs	r3, #1
 8003280:	e000      	b.n	8003284 <TIM_TI1_SetConfig+0x4c>
 8003282:	2300      	movs	r3, #0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d008      	beq.n	800329a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	f023 0303 	bic.w	r3, r3, #3
 800328e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003290:	697a      	ldr	r2, [r7, #20]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4313      	orrs	r3, r2
 8003296:	617b      	str	r3, [r7, #20]
 8003298:	e003      	b.n	80032a2 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	f043 0301 	orr.w	r3, r3, #1
 80032a0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	f023 030a 	bic.w	r3, r3, #10
 80032bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	f003 030a 	and.w	r3, r3, #10
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	621a      	str	r2, [r3, #32]
}
 80032d6:	bf00      	nop
 80032d8:	371c      	adds	r7, #28
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc80      	pop	{r7}
 80032de:	4770      	bx	lr
 80032e0:	40012c00 	.word	0x40012c00
 80032e4:	40000400 	.word	0x40000400
 80032e8:	40000800 	.word	0x40000800

080032ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b087      	sub	sp, #28
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	f023 0201 	bic.w	r2, r3, #1
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003316:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	4313      	orrs	r3, r2
 8003320:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	f023 030a 	bic.w	r3, r3, #10
 8003328:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800332a:	697a      	ldr	r2, [r7, #20]
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	4313      	orrs	r3, r2
 8003330:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	621a      	str	r2, [r3, #32]
}
 800333e:	bf00      	nop
 8003340:	371c      	adds	r7, #28
 8003342:	46bd      	mov	sp, r7
 8003344:	bc80      	pop	{r7}
 8003346:	4770      	bx	lr

08003348 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003348:	b480      	push	{r7}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
 8003354:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	f023 0210 	bic.w	r2, r3, #16
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6a1b      	ldr	r3, [r3, #32]
 800336c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003374:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	021b      	lsls	r3, r3, #8
 800337a:	697a      	ldr	r2, [r7, #20]
 800337c:	4313      	orrs	r3, r2
 800337e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003386:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	031b      	lsls	r3, r3, #12
 800338c:	b29b      	uxth	r3, r3
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	4313      	orrs	r3, r2
 8003392:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800339a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	011b      	lsls	r3, r3, #4
 80033a0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	621a      	str	r2, [r3, #32]
}
 80033b6:	bf00      	nop
 80033b8:	371c      	adds	r7, #28
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr

080033c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b087      	sub	sp, #28
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	f023 0210 	bic.w	r2, r3, #16
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80033ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	031b      	lsls	r3, r3, #12
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80033fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	011b      	lsls	r3, r3, #4
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	4313      	orrs	r3, r2
 8003406:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	621a      	str	r2, [r3, #32]
}
 8003414:	bf00      	nop
 8003416:	371c      	adds	r7, #28
 8003418:	46bd      	mov	sp, r7
 800341a:	bc80      	pop	{r7}
 800341c:	4770      	bx	lr

0800341e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800341e:	b480      	push	{r7}
 8003420:	b087      	sub	sp, #28
 8003422:	af00      	add	r7, sp, #0
 8003424:	60f8      	str	r0, [r7, #12]
 8003426:	60b9      	str	r1, [r7, #8]
 8003428:	607a      	str	r2, [r7, #4]
 800342a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	69db      	ldr	r3, [r3, #28]
 800343c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6a1b      	ldr	r3, [r3, #32]
 8003442:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	f023 0303 	bic.w	r3, r3, #3
 800344a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4313      	orrs	r3, r2
 8003452:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800345a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	011b      	lsls	r3, r3, #4
 8003460:	b2db      	uxtb	r3, r3
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	4313      	orrs	r3, r2
 8003466:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800346e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	021b      	lsls	r3, r3, #8
 8003474:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	4313      	orrs	r3, r2
 800347c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	697a      	ldr	r2, [r7, #20]
 8003482:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	621a      	str	r2, [r3, #32]
}
 800348a:	bf00      	nop
 800348c:	371c      	adds	r7, #28
 800348e:	46bd      	mov	sp, r7
 8003490:	bc80      	pop	{r7}
 8003492:	4770      	bx	lr

08003494 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003494:	b480      	push	{r7}
 8003496:	b087      	sub	sp, #28
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
 80034a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	69db      	ldr	r3, [r3, #28]
 80034b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034c0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	021b      	lsls	r3, r3, #8
 80034c6:	697a      	ldr	r2, [r7, #20]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034d2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	031b      	lsls	r3, r3, #12
 80034d8:	b29b      	uxth	r3, r3
 80034da:	697a      	ldr	r2, [r7, #20]
 80034dc:	4313      	orrs	r3, r2
 80034de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034e6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	031b      	lsls	r3, r3, #12
 80034ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	621a      	str	r2, [r3, #32]
}
 8003502:	bf00      	nop
 8003504:	371c      	adds	r7, #28
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr

0800350c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003522:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	4313      	orrs	r3, r2
 800352a:	f043 0307 	orr.w	r3, r3, #7
 800352e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	609a      	str	r2, [r3, #8]
}
 8003536:	bf00      	nop
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	bc80      	pop	{r7}
 800353e:	4770      	bx	lr

08003540 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003540:	b480      	push	{r7}
 8003542:	b087      	sub	sp, #28
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
 800354c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800355a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	021a      	lsls	r2, r3, #8
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	431a      	orrs	r2, r3
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	4313      	orrs	r3, r2
 8003568:	697a      	ldr	r2, [r7, #20]
 800356a:	4313      	orrs	r3, r2
 800356c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	609a      	str	r2, [r3, #8]
}
 8003574:	bf00      	nop
 8003576:	371c      	adds	r7, #28
 8003578:	46bd      	mov	sp, r7
 800357a:	bc80      	pop	{r7}
 800357c:	4770      	bx	lr
	...

08003580 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003590:	2b01      	cmp	r3, #1
 8003592:	d101      	bne.n	8003598 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003594:	2302      	movs	r3, #2
 8003596:	e046      	b.n	8003626 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2202      	movs	r2, #2
 80035a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a16      	ldr	r2, [pc, #88]	; (8003630 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d00e      	beq.n	80035fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035e4:	d009      	beq.n	80035fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a12      	ldr	r2, [pc, #72]	; (8003634 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d004      	beq.n	80035fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a10      	ldr	r2, [pc, #64]	; (8003638 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d10c      	bne.n	8003614 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003600:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	4313      	orrs	r3, r2
 800360a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3714      	adds	r7, #20
 800362a:	46bd      	mov	sp, r7
 800362c:	bc80      	pop	{r7}
 800362e:	4770      	bx	lr
 8003630:	40012c00 	.word	0x40012c00
 8003634:	40000400 	.word	0x40000400
 8003638:	40000800 	.word	0x40000800

0800363c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	bc80      	pop	{r7}
 800364c:	4770      	bx	lr

0800364e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800364e:	b480      	push	{r7}
 8003650:	b083      	sub	sp, #12
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003656:	bf00      	nop
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr

08003660 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e03f      	b.n	80036f2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d106      	bne.n	800368c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7fd ffb8 	bl	80015fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2224      	movs	r2, #36	; 0x24
 8003690:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 f905 	bl	80038b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	691a      	ldr	r2, [r3, #16]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	695a      	ldr	r2, [r3, #20]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2220      	movs	r2, #32
 80036e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2220      	movs	r2, #32
 80036ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3708      	adds	r7, #8
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	b08a      	sub	sp, #40	; 0x28
 80036fe:	af02      	add	r7, sp, #8
 8003700:	60f8      	str	r0, [r7, #12]
 8003702:	60b9      	str	r1, [r7, #8]
 8003704:	603b      	str	r3, [r7, #0]
 8003706:	4613      	mov	r3, r2
 8003708:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800370a:	2300      	movs	r3, #0
 800370c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b20      	cmp	r3, #32
 8003718:	d17c      	bne.n	8003814 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d002      	beq.n	8003726 <HAL_UART_Transmit+0x2c>
 8003720:	88fb      	ldrh	r3, [r7, #6]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e075      	b.n	8003816 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003730:	2b01      	cmp	r3, #1
 8003732:	d101      	bne.n	8003738 <HAL_UART_Transmit+0x3e>
 8003734:	2302      	movs	r3, #2
 8003736:	e06e      	b.n	8003816 <HAL_UART_Transmit+0x11c>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2200      	movs	r2, #0
 8003744:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2221      	movs	r2, #33	; 0x21
 800374a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800374e:	f7fe f915 	bl	800197c <HAL_GetTick>
 8003752:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	88fa      	ldrh	r2, [r7, #6]
 8003758:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	88fa      	ldrh	r2, [r7, #6]
 800375e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003768:	d108      	bne.n	800377c <HAL_UART_Transmit+0x82>
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d104      	bne.n	800377c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003772:	2300      	movs	r3, #0
 8003774:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	61bb      	str	r3, [r7, #24]
 800377a:	e003      	b.n	8003784 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003780:	2300      	movs	r3, #0
 8003782:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800378c:	e02a      	b.n	80037e4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	2200      	movs	r2, #0
 8003796:	2180      	movs	r1, #128	; 0x80
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f000 f840 	bl	800381e <UART_WaitOnFlagUntilTimeout>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e036      	b.n	8003816 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10b      	bne.n	80037c6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	881b      	ldrh	r3, [r3, #0]
 80037b2:	461a      	mov	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	3302      	adds	r3, #2
 80037c2:	61bb      	str	r3, [r7, #24]
 80037c4:	e007      	b.n	80037d6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	781a      	ldrb	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	3301      	adds	r3, #1
 80037d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037da:	b29b      	uxth	r3, r3
 80037dc:	3b01      	subs	r3, #1
 80037de:	b29a      	uxth	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1cf      	bne.n	800378e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	2200      	movs	r2, #0
 80037f6:	2140      	movs	r1, #64	; 0x40
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f000 f810 	bl	800381e <UART_WaitOnFlagUntilTimeout>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e006      	b.n	8003816 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003810:	2300      	movs	r3, #0
 8003812:	e000      	b.n	8003816 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003814:	2302      	movs	r3, #2
  }
}
 8003816:	4618      	mov	r0, r3
 8003818:	3720      	adds	r7, #32
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800381e:	b580      	push	{r7, lr}
 8003820:	b084      	sub	sp, #16
 8003822:	af00      	add	r7, sp, #0
 8003824:	60f8      	str	r0, [r7, #12]
 8003826:	60b9      	str	r1, [r7, #8]
 8003828:	603b      	str	r3, [r7, #0]
 800382a:	4613      	mov	r3, r2
 800382c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800382e:	e02c      	b.n	800388a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003836:	d028      	beq.n	800388a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d007      	beq.n	800384e <UART_WaitOnFlagUntilTimeout+0x30>
 800383e:	f7fe f89d 	bl	800197c <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	429a      	cmp	r2, r3
 800384c:	d21d      	bcs.n	800388a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68da      	ldr	r2, [r3, #12]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800385c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	695a      	ldr	r2, [r3, #20]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0201 	bic.w	r2, r2, #1
 800386c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2220      	movs	r2, #32
 8003872:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2220      	movs	r2, #32
 800387a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e00f      	b.n	80038aa <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	4013      	ands	r3, r2
 8003894:	68ba      	ldr	r2, [r7, #8]
 8003896:	429a      	cmp	r2, r3
 8003898:	bf0c      	ite	eq
 800389a:	2301      	moveq	r3, #1
 800389c:	2300      	movne	r3, #0
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	461a      	mov	r2, r3
 80038a2:	79fb      	ldrb	r3, [r7, #7]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d0c3      	beq.n	8003830 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
	...

080038b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68da      	ldr	r2, [r3, #12]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	689a      	ldr	r2, [r3, #8]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	431a      	orrs	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80038ee:	f023 030c 	bic.w	r3, r3, #12
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	6812      	ldr	r2, [r2, #0]
 80038f6:	68b9      	ldr	r1, [r7, #8]
 80038f8:	430b      	orrs	r3, r1
 80038fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	699a      	ldr	r2, [r3, #24]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a2c      	ldr	r2, [pc, #176]	; (80039c8 <UART_SetConfig+0x114>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d103      	bne.n	8003924 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800391c:	f7ff f80e 	bl	800293c <HAL_RCC_GetPCLK2Freq>
 8003920:	60f8      	str	r0, [r7, #12]
 8003922:	e002      	b.n	800392a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003924:	f7fe fff6 	bl	8002914 <HAL_RCC_GetPCLK1Freq>
 8003928:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	4613      	mov	r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	4413      	add	r3, r2
 8003932:	009a      	lsls	r2, r3, #2
 8003934:	441a      	add	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003940:	4a22      	ldr	r2, [pc, #136]	; (80039cc <UART_SetConfig+0x118>)
 8003942:	fba2 2303 	umull	r2, r3, r2, r3
 8003946:	095b      	lsrs	r3, r3, #5
 8003948:	0119      	lsls	r1, r3, #4
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	4613      	mov	r3, r2
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	4413      	add	r3, r2
 8003952:	009a      	lsls	r2, r3, #2
 8003954:	441a      	add	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003960:	4b1a      	ldr	r3, [pc, #104]	; (80039cc <UART_SetConfig+0x118>)
 8003962:	fba3 0302 	umull	r0, r3, r3, r2
 8003966:	095b      	lsrs	r3, r3, #5
 8003968:	2064      	movs	r0, #100	; 0x64
 800396a:	fb00 f303 	mul.w	r3, r0, r3
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	011b      	lsls	r3, r3, #4
 8003972:	3332      	adds	r3, #50	; 0x32
 8003974:	4a15      	ldr	r2, [pc, #84]	; (80039cc <UART_SetConfig+0x118>)
 8003976:	fba2 2303 	umull	r2, r3, r2, r3
 800397a:	095b      	lsrs	r3, r3, #5
 800397c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003980:	4419      	add	r1, r3
 8003982:	68fa      	ldr	r2, [r7, #12]
 8003984:	4613      	mov	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	4413      	add	r3, r2
 800398a:	009a      	lsls	r2, r3, #2
 800398c:	441a      	add	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	fbb2 f2f3 	udiv	r2, r2, r3
 8003998:	4b0c      	ldr	r3, [pc, #48]	; (80039cc <UART_SetConfig+0x118>)
 800399a:	fba3 0302 	umull	r0, r3, r3, r2
 800399e:	095b      	lsrs	r3, r3, #5
 80039a0:	2064      	movs	r0, #100	; 0x64
 80039a2:	fb00 f303 	mul.w	r3, r0, r3
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	011b      	lsls	r3, r3, #4
 80039aa:	3332      	adds	r3, #50	; 0x32
 80039ac:	4a07      	ldr	r2, [pc, #28]	; (80039cc <UART_SetConfig+0x118>)
 80039ae:	fba2 2303 	umull	r2, r3, r2, r3
 80039b2:	095b      	lsrs	r3, r3, #5
 80039b4:	f003 020f 	and.w	r2, r3, #15
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	440a      	add	r2, r1
 80039be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80039c0:	bf00      	nop
 80039c2:	3710      	adds	r7, #16
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	40013800 	.word	0x40013800
 80039cc:	51eb851f 	.word	0x51eb851f

080039d0 <__errno>:
 80039d0:	4b01      	ldr	r3, [pc, #4]	; (80039d8 <__errno+0x8>)
 80039d2:	6818      	ldr	r0, [r3, #0]
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	2000000c 	.word	0x2000000c

080039dc <__libc_init_array>:
 80039dc:	b570      	push	{r4, r5, r6, lr}
 80039de:	2600      	movs	r6, #0
 80039e0:	4d0c      	ldr	r5, [pc, #48]	; (8003a14 <__libc_init_array+0x38>)
 80039e2:	4c0d      	ldr	r4, [pc, #52]	; (8003a18 <__libc_init_array+0x3c>)
 80039e4:	1b64      	subs	r4, r4, r5
 80039e6:	10a4      	asrs	r4, r4, #2
 80039e8:	42a6      	cmp	r6, r4
 80039ea:	d109      	bne.n	8003a00 <__libc_init_array+0x24>
 80039ec:	f004 fc2a 	bl	8008244 <_init>
 80039f0:	2600      	movs	r6, #0
 80039f2:	4d0a      	ldr	r5, [pc, #40]	; (8003a1c <__libc_init_array+0x40>)
 80039f4:	4c0a      	ldr	r4, [pc, #40]	; (8003a20 <__libc_init_array+0x44>)
 80039f6:	1b64      	subs	r4, r4, r5
 80039f8:	10a4      	asrs	r4, r4, #2
 80039fa:	42a6      	cmp	r6, r4
 80039fc:	d105      	bne.n	8003a0a <__libc_init_array+0x2e>
 80039fe:	bd70      	pop	{r4, r5, r6, pc}
 8003a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a04:	4798      	blx	r3
 8003a06:	3601      	adds	r6, #1
 8003a08:	e7ee      	b.n	80039e8 <__libc_init_array+0xc>
 8003a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a0e:	4798      	blx	r3
 8003a10:	3601      	adds	r6, #1
 8003a12:	e7f2      	b.n	80039fa <__libc_init_array+0x1e>
 8003a14:	08008774 	.word	0x08008774
 8003a18:	08008774 	.word	0x08008774
 8003a1c:	08008774 	.word	0x08008774
 8003a20:	08008778 	.word	0x08008778

08003a24 <memset>:
 8003a24:	4603      	mov	r3, r0
 8003a26:	4402      	add	r2, r0
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d100      	bne.n	8003a2e <memset+0xa>
 8003a2c:	4770      	bx	lr
 8003a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8003a32:	e7f9      	b.n	8003a28 <memset+0x4>

08003a34 <__cvt>:
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a3a:	461f      	mov	r7, r3
 8003a3c:	bfbb      	ittet	lt
 8003a3e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003a42:	461f      	movlt	r7, r3
 8003a44:	2300      	movge	r3, #0
 8003a46:	232d      	movlt	r3, #45	; 0x2d
 8003a48:	b088      	sub	sp, #32
 8003a4a:	4614      	mov	r4, r2
 8003a4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003a4e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003a50:	7013      	strb	r3, [r2, #0]
 8003a52:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003a54:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003a58:	f023 0820 	bic.w	r8, r3, #32
 8003a5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a60:	d005      	beq.n	8003a6e <__cvt+0x3a>
 8003a62:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003a66:	d100      	bne.n	8003a6a <__cvt+0x36>
 8003a68:	3501      	adds	r5, #1
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	e000      	b.n	8003a70 <__cvt+0x3c>
 8003a6e:	2303      	movs	r3, #3
 8003a70:	aa07      	add	r2, sp, #28
 8003a72:	9204      	str	r2, [sp, #16]
 8003a74:	aa06      	add	r2, sp, #24
 8003a76:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003a7a:	e9cd 3500 	strd	r3, r5, [sp]
 8003a7e:	4622      	mov	r2, r4
 8003a80:	463b      	mov	r3, r7
 8003a82:	f001 fda1 	bl	80055c8 <_dtoa_r>
 8003a86:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003a8a:	4606      	mov	r6, r0
 8003a8c:	d102      	bne.n	8003a94 <__cvt+0x60>
 8003a8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003a90:	07db      	lsls	r3, r3, #31
 8003a92:	d522      	bpl.n	8003ada <__cvt+0xa6>
 8003a94:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003a98:	eb06 0905 	add.w	r9, r6, r5
 8003a9c:	d110      	bne.n	8003ac0 <__cvt+0x8c>
 8003a9e:	7833      	ldrb	r3, [r6, #0]
 8003aa0:	2b30      	cmp	r3, #48	; 0x30
 8003aa2:	d10a      	bne.n	8003aba <__cvt+0x86>
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	4620      	mov	r0, r4
 8003aaa:	4639      	mov	r1, r7
 8003aac:	f7fc ff7c 	bl	80009a8 <__aeabi_dcmpeq>
 8003ab0:	b918      	cbnz	r0, 8003aba <__cvt+0x86>
 8003ab2:	f1c5 0501 	rsb	r5, r5, #1
 8003ab6:	f8ca 5000 	str.w	r5, [sl]
 8003aba:	f8da 3000 	ldr.w	r3, [sl]
 8003abe:	4499      	add	r9, r3
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	4620      	mov	r0, r4
 8003ac6:	4639      	mov	r1, r7
 8003ac8:	f7fc ff6e 	bl	80009a8 <__aeabi_dcmpeq>
 8003acc:	b108      	cbz	r0, 8003ad2 <__cvt+0x9e>
 8003ace:	f8cd 901c 	str.w	r9, [sp, #28]
 8003ad2:	2230      	movs	r2, #48	; 0x30
 8003ad4:	9b07      	ldr	r3, [sp, #28]
 8003ad6:	454b      	cmp	r3, r9
 8003ad8:	d307      	bcc.n	8003aea <__cvt+0xb6>
 8003ada:	4630      	mov	r0, r6
 8003adc:	9b07      	ldr	r3, [sp, #28]
 8003ade:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003ae0:	1b9b      	subs	r3, r3, r6
 8003ae2:	6013      	str	r3, [r2, #0]
 8003ae4:	b008      	add	sp, #32
 8003ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aea:	1c59      	adds	r1, r3, #1
 8003aec:	9107      	str	r1, [sp, #28]
 8003aee:	701a      	strb	r2, [r3, #0]
 8003af0:	e7f0      	b.n	8003ad4 <__cvt+0xa0>

08003af2 <__exponent>:
 8003af2:	4603      	mov	r3, r0
 8003af4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003af6:	2900      	cmp	r1, #0
 8003af8:	f803 2b02 	strb.w	r2, [r3], #2
 8003afc:	bfb6      	itet	lt
 8003afe:	222d      	movlt	r2, #45	; 0x2d
 8003b00:	222b      	movge	r2, #43	; 0x2b
 8003b02:	4249      	neglt	r1, r1
 8003b04:	2909      	cmp	r1, #9
 8003b06:	7042      	strb	r2, [r0, #1]
 8003b08:	dd2b      	ble.n	8003b62 <__exponent+0x70>
 8003b0a:	f10d 0407 	add.w	r4, sp, #7
 8003b0e:	46a4      	mov	ip, r4
 8003b10:	270a      	movs	r7, #10
 8003b12:	fb91 f6f7 	sdiv	r6, r1, r7
 8003b16:	460a      	mov	r2, r1
 8003b18:	46a6      	mov	lr, r4
 8003b1a:	fb07 1516 	mls	r5, r7, r6, r1
 8003b1e:	2a63      	cmp	r2, #99	; 0x63
 8003b20:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003b24:	4631      	mov	r1, r6
 8003b26:	f104 34ff 	add.w	r4, r4, #4294967295
 8003b2a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003b2e:	dcf0      	bgt.n	8003b12 <__exponent+0x20>
 8003b30:	3130      	adds	r1, #48	; 0x30
 8003b32:	f1ae 0502 	sub.w	r5, lr, #2
 8003b36:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003b3a:	4629      	mov	r1, r5
 8003b3c:	1c44      	adds	r4, r0, #1
 8003b3e:	4561      	cmp	r1, ip
 8003b40:	d30a      	bcc.n	8003b58 <__exponent+0x66>
 8003b42:	f10d 0209 	add.w	r2, sp, #9
 8003b46:	eba2 020e 	sub.w	r2, r2, lr
 8003b4a:	4565      	cmp	r5, ip
 8003b4c:	bf88      	it	hi
 8003b4e:	2200      	movhi	r2, #0
 8003b50:	4413      	add	r3, r2
 8003b52:	1a18      	subs	r0, r3, r0
 8003b54:	b003      	add	sp, #12
 8003b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b58:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b5c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003b60:	e7ed      	b.n	8003b3e <__exponent+0x4c>
 8003b62:	2330      	movs	r3, #48	; 0x30
 8003b64:	3130      	adds	r1, #48	; 0x30
 8003b66:	7083      	strb	r3, [r0, #2]
 8003b68:	70c1      	strb	r1, [r0, #3]
 8003b6a:	1d03      	adds	r3, r0, #4
 8003b6c:	e7f1      	b.n	8003b52 <__exponent+0x60>
	...

08003b70 <_printf_float>:
 8003b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b74:	b091      	sub	sp, #68	; 0x44
 8003b76:	460c      	mov	r4, r1
 8003b78:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003b7c:	4616      	mov	r6, r2
 8003b7e:	461f      	mov	r7, r3
 8003b80:	4605      	mov	r5, r0
 8003b82:	f002 fe75 	bl	8006870 <_localeconv_r>
 8003b86:	6803      	ldr	r3, [r0, #0]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	9309      	str	r3, [sp, #36]	; 0x24
 8003b8c:	f7fc fae0 	bl	8000150 <strlen>
 8003b90:	2300      	movs	r3, #0
 8003b92:	930e      	str	r3, [sp, #56]	; 0x38
 8003b94:	f8d8 3000 	ldr.w	r3, [r8]
 8003b98:	900a      	str	r0, [sp, #40]	; 0x28
 8003b9a:	3307      	adds	r3, #7
 8003b9c:	f023 0307 	bic.w	r3, r3, #7
 8003ba0:	f103 0208 	add.w	r2, r3, #8
 8003ba4:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003ba8:	f8d4 b000 	ldr.w	fp, [r4]
 8003bac:	f8c8 2000 	str.w	r2, [r8]
 8003bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003bb8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003bbc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003bc0:	930b      	str	r3, [sp, #44]	; 0x2c
 8003bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8003bc6:	4640      	mov	r0, r8
 8003bc8:	4b9c      	ldr	r3, [pc, #624]	; (8003e3c <_printf_float+0x2cc>)
 8003bca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003bcc:	f7fc ff1e 	bl	8000a0c <__aeabi_dcmpun>
 8003bd0:	bb70      	cbnz	r0, 8003c30 <_printf_float+0xc0>
 8003bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8003bd6:	4640      	mov	r0, r8
 8003bd8:	4b98      	ldr	r3, [pc, #608]	; (8003e3c <_printf_float+0x2cc>)
 8003bda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003bdc:	f7fc fef8 	bl	80009d0 <__aeabi_dcmple>
 8003be0:	bb30      	cbnz	r0, 8003c30 <_printf_float+0xc0>
 8003be2:	2200      	movs	r2, #0
 8003be4:	2300      	movs	r3, #0
 8003be6:	4640      	mov	r0, r8
 8003be8:	4651      	mov	r1, sl
 8003bea:	f7fc fee7 	bl	80009bc <__aeabi_dcmplt>
 8003bee:	b110      	cbz	r0, 8003bf6 <_printf_float+0x86>
 8003bf0:	232d      	movs	r3, #45	; 0x2d
 8003bf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bf6:	4b92      	ldr	r3, [pc, #584]	; (8003e40 <_printf_float+0x2d0>)
 8003bf8:	4892      	ldr	r0, [pc, #584]	; (8003e44 <_printf_float+0x2d4>)
 8003bfa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003bfe:	bf94      	ite	ls
 8003c00:	4698      	movls	r8, r3
 8003c02:	4680      	movhi	r8, r0
 8003c04:	2303      	movs	r3, #3
 8003c06:	f04f 0a00 	mov.w	sl, #0
 8003c0a:	6123      	str	r3, [r4, #16]
 8003c0c:	f02b 0304 	bic.w	r3, fp, #4
 8003c10:	6023      	str	r3, [r4, #0]
 8003c12:	4633      	mov	r3, r6
 8003c14:	4621      	mov	r1, r4
 8003c16:	4628      	mov	r0, r5
 8003c18:	9700      	str	r7, [sp, #0]
 8003c1a:	aa0f      	add	r2, sp, #60	; 0x3c
 8003c1c:	f000 f9d4 	bl	8003fc8 <_printf_common>
 8003c20:	3001      	adds	r0, #1
 8003c22:	f040 8090 	bne.w	8003d46 <_printf_float+0x1d6>
 8003c26:	f04f 30ff 	mov.w	r0, #4294967295
 8003c2a:	b011      	add	sp, #68	; 0x44
 8003c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c30:	4642      	mov	r2, r8
 8003c32:	4653      	mov	r3, sl
 8003c34:	4640      	mov	r0, r8
 8003c36:	4651      	mov	r1, sl
 8003c38:	f7fc fee8 	bl	8000a0c <__aeabi_dcmpun>
 8003c3c:	b148      	cbz	r0, 8003c52 <_printf_float+0xe2>
 8003c3e:	f1ba 0f00 	cmp.w	sl, #0
 8003c42:	bfb8      	it	lt
 8003c44:	232d      	movlt	r3, #45	; 0x2d
 8003c46:	4880      	ldr	r0, [pc, #512]	; (8003e48 <_printf_float+0x2d8>)
 8003c48:	bfb8      	it	lt
 8003c4a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003c4e:	4b7f      	ldr	r3, [pc, #508]	; (8003e4c <_printf_float+0x2dc>)
 8003c50:	e7d3      	b.n	8003bfa <_printf_float+0x8a>
 8003c52:	6863      	ldr	r3, [r4, #4]
 8003c54:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003c58:	1c5a      	adds	r2, r3, #1
 8003c5a:	d142      	bne.n	8003ce2 <_printf_float+0x172>
 8003c5c:	2306      	movs	r3, #6
 8003c5e:	6063      	str	r3, [r4, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	9206      	str	r2, [sp, #24]
 8003c64:	aa0e      	add	r2, sp, #56	; 0x38
 8003c66:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003c6a:	aa0d      	add	r2, sp, #52	; 0x34
 8003c6c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003c70:	9203      	str	r2, [sp, #12]
 8003c72:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003c76:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003c7a:	6023      	str	r3, [r4, #0]
 8003c7c:	6863      	ldr	r3, [r4, #4]
 8003c7e:	4642      	mov	r2, r8
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	4628      	mov	r0, r5
 8003c84:	4653      	mov	r3, sl
 8003c86:	910b      	str	r1, [sp, #44]	; 0x2c
 8003c88:	f7ff fed4 	bl	8003a34 <__cvt>
 8003c8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c8e:	4680      	mov	r8, r0
 8003c90:	2947      	cmp	r1, #71	; 0x47
 8003c92:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c94:	d108      	bne.n	8003ca8 <_printf_float+0x138>
 8003c96:	1cc8      	adds	r0, r1, #3
 8003c98:	db02      	blt.n	8003ca0 <_printf_float+0x130>
 8003c9a:	6863      	ldr	r3, [r4, #4]
 8003c9c:	4299      	cmp	r1, r3
 8003c9e:	dd40      	ble.n	8003d22 <_printf_float+0x1b2>
 8003ca0:	f1a9 0902 	sub.w	r9, r9, #2
 8003ca4:	fa5f f989 	uxtb.w	r9, r9
 8003ca8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003cac:	d81f      	bhi.n	8003cee <_printf_float+0x17e>
 8003cae:	464a      	mov	r2, r9
 8003cb0:	3901      	subs	r1, #1
 8003cb2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003cb6:	910d      	str	r1, [sp, #52]	; 0x34
 8003cb8:	f7ff ff1b 	bl	8003af2 <__exponent>
 8003cbc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003cbe:	4682      	mov	sl, r0
 8003cc0:	1813      	adds	r3, r2, r0
 8003cc2:	2a01      	cmp	r2, #1
 8003cc4:	6123      	str	r3, [r4, #16]
 8003cc6:	dc02      	bgt.n	8003cce <_printf_float+0x15e>
 8003cc8:	6822      	ldr	r2, [r4, #0]
 8003cca:	07d2      	lsls	r2, r2, #31
 8003ccc:	d501      	bpl.n	8003cd2 <_printf_float+0x162>
 8003cce:	3301      	adds	r3, #1
 8003cd0:	6123      	str	r3, [r4, #16]
 8003cd2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d09b      	beq.n	8003c12 <_printf_float+0xa2>
 8003cda:	232d      	movs	r3, #45	; 0x2d
 8003cdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ce0:	e797      	b.n	8003c12 <_printf_float+0xa2>
 8003ce2:	2947      	cmp	r1, #71	; 0x47
 8003ce4:	d1bc      	bne.n	8003c60 <_printf_float+0xf0>
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d1ba      	bne.n	8003c60 <_printf_float+0xf0>
 8003cea:	2301      	movs	r3, #1
 8003cec:	e7b7      	b.n	8003c5e <_printf_float+0xee>
 8003cee:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003cf2:	d118      	bne.n	8003d26 <_printf_float+0x1b6>
 8003cf4:	2900      	cmp	r1, #0
 8003cf6:	6863      	ldr	r3, [r4, #4]
 8003cf8:	dd0b      	ble.n	8003d12 <_printf_float+0x1a2>
 8003cfa:	6121      	str	r1, [r4, #16]
 8003cfc:	b913      	cbnz	r3, 8003d04 <_printf_float+0x194>
 8003cfe:	6822      	ldr	r2, [r4, #0]
 8003d00:	07d0      	lsls	r0, r2, #31
 8003d02:	d502      	bpl.n	8003d0a <_printf_float+0x19a>
 8003d04:	3301      	adds	r3, #1
 8003d06:	440b      	add	r3, r1
 8003d08:	6123      	str	r3, [r4, #16]
 8003d0a:	f04f 0a00 	mov.w	sl, #0
 8003d0e:	65a1      	str	r1, [r4, #88]	; 0x58
 8003d10:	e7df      	b.n	8003cd2 <_printf_float+0x162>
 8003d12:	b913      	cbnz	r3, 8003d1a <_printf_float+0x1aa>
 8003d14:	6822      	ldr	r2, [r4, #0]
 8003d16:	07d2      	lsls	r2, r2, #31
 8003d18:	d501      	bpl.n	8003d1e <_printf_float+0x1ae>
 8003d1a:	3302      	adds	r3, #2
 8003d1c:	e7f4      	b.n	8003d08 <_printf_float+0x198>
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e7f2      	b.n	8003d08 <_printf_float+0x198>
 8003d22:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003d26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d28:	4299      	cmp	r1, r3
 8003d2a:	db05      	blt.n	8003d38 <_printf_float+0x1c8>
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	6121      	str	r1, [r4, #16]
 8003d30:	07d8      	lsls	r0, r3, #31
 8003d32:	d5ea      	bpl.n	8003d0a <_printf_float+0x19a>
 8003d34:	1c4b      	adds	r3, r1, #1
 8003d36:	e7e7      	b.n	8003d08 <_printf_float+0x198>
 8003d38:	2900      	cmp	r1, #0
 8003d3a:	bfcc      	ite	gt
 8003d3c:	2201      	movgt	r2, #1
 8003d3e:	f1c1 0202 	rsble	r2, r1, #2
 8003d42:	4413      	add	r3, r2
 8003d44:	e7e0      	b.n	8003d08 <_printf_float+0x198>
 8003d46:	6823      	ldr	r3, [r4, #0]
 8003d48:	055a      	lsls	r2, r3, #21
 8003d4a:	d407      	bmi.n	8003d5c <_printf_float+0x1ec>
 8003d4c:	6923      	ldr	r3, [r4, #16]
 8003d4e:	4642      	mov	r2, r8
 8003d50:	4631      	mov	r1, r6
 8003d52:	4628      	mov	r0, r5
 8003d54:	47b8      	blx	r7
 8003d56:	3001      	adds	r0, #1
 8003d58:	d12b      	bne.n	8003db2 <_printf_float+0x242>
 8003d5a:	e764      	b.n	8003c26 <_printf_float+0xb6>
 8003d5c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003d60:	f240 80dd 	bls.w	8003f1e <_printf_float+0x3ae>
 8003d64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003d68:	2200      	movs	r2, #0
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	f7fc fe1c 	bl	80009a8 <__aeabi_dcmpeq>
 8003d70:	2800      	cmp	r0, #0
 8003d72:	d033      	beq.n	8003ddc <_printf_float+0x26c>
 8003d74:	2301      	movs	r3, #1
 8003d76:	4631      	mov	r1, r6
 8003d78:	4628      	mov	r0, r5
 8003d7a:	4a35      	ldr	r2, [pc, #212]	; (8003e50 <_printf_float+0x2e0>)
 8003d7c:	47b8      	blx	r7
 8003d7e:	3001      	adds	r0, #1
 8003d80:	f43f af51 	beq.w	8003c26 <_printf_float+0xb6>
 8003d84:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	db02      	blt.n	8003d92 <_printf_float+0x222>
 8003d8c:	6823      	ldr	r3, [r4, #0]
 8003d8e:	07d8      	lsls	r0, r3, #31
 8003d90:	d50f      	bpl.n	8003db2 <_printf_float+0x242>
 8003d92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003d96:	4631      	mov	r1, r6
 8003d98:	4628      	mov	r0, r5
 8003d9a:	47b8      	blx	r7
 8003d9c:	3001      	adds	r0, #1
 8003d9e:	f43f af42 	beq.w	8003c26 <_printf_float+0xb6>
 8003da2:	f04f 0800 	mov.w	r8, #0
 8003da6:	f104 091a 	add.w	r9, r4, #26
 8003daa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003dac:	3b01      	subs	r3, #1
 8003dae:	4543      	cmp	r3, r8
 8003db0:	dc09      	bgt.n	8003dc6 <_printf_float+0x256>
 8003db2:	6823      	ldr	r3, [r4, #0]
 8003db4:	079b      	lsls	r3, r3, #30
 8003db6:	f100 8102 	bmi.w	8003fbe <_printf_float+0x44e>
 8003dba:	68e0      	ldr	r0, [r4, #12]
 8003dbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003dbe:	4298      	cmp	r0, r3
 8003dc0:	bfb8      	it	lt
 8003dc2:	4618      	movlt	r0, r3
 8003dc4:	e731      	b.n	8003c2a <_printf_float+0xba>
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	464a      	mov	r2, r9
 8003dca:	4631      	mov	r1, r6
 8003dcc:	4628      	mov	r0, r5
 8003dce:	47b8      	blx	r7
 8003dd0:	3001      	adds	r0, #1
 8003dd2:	f43f af28 	beq.w	8003c26 <_printf_float+0xb6>
 8003dd6:	f108 0801 	add.w	r8, r8, #1
 8003dda:	e7e6      	b.n	8003daa <_printf_float+0x23a>
 8003ddc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	dc38      	bgt.n	8003e54 <_printf_float+0x2e4>
 8003de2:	2301      	movs	r3, #1
 8003de4:	4631      	mov	r1, r6
 8003de6:	4628      	mov	r0, r5
 8003de8:	4a19      	ldr	r2, [pc, #100]	; (8003e50 <_printf_float+0x2e0>)
 8003dea:	47b8      	blx	r7
 8003dec:	3001      	adds	r0, #1
 8003dee:	f43f af1a 	beq.w	8003c26 <_printf_float+0xb6>
 8003df2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003df6:	4313      	orrs	r3, r2
 8003df8:	d102      	bne.n	8003e00 <_printf_float+0x290>
 8003dfa:	6823      	ldr	r3, [r4, #0]
 8003dfc:	07d9      	lsls	r1, r3, #31
 8003dfe:	d5d8      	bpl.n	8003db2 <_printf_float+0x242>
 8003e00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003e04:	4631      	mov	r1, r6
 8003e06:	4628      	mov	r0, r5
 8003e08:	47b8      	blx	r7
 8003e0a:	3001      	adds	r0, #1
 8003e0c:	f43f af0b 	beq.w	8003c26 <_printf_float+0xb6>
 8003e10:	f04f 0900 	mov.w	r9, #0
 8003e14:	f104 0a1a 	add.w	sl, r4, #26
 8003e18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e1a:	425b      	negs	r3, r3
 8003e1c:	454b      	cmp	r3, r9
 8003e1e:	dc01      	bgt.n	8003e24 <_printf_float+0x2b4>
 8003e20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e22:	e794      	b.n	8003d4e <_printf_float+0x1de>
 8003e24:	2301      	movs	r3, #1
 8003e26:	4652      	mov	r2, sl
 8003e28:	4631      	mov	r1, r6
 8003e2a:	4628      	mov	r0, r5
 8003e2c:	47b8      	blx	r7
 8003e2e:	3001      	adds	r0, #1
 8003e30:	f43f aef9 	beq.w	8003c26 <_printf_float+0xb6>
 8003e34:	f109 0901 	add.w	r9, r9, #1
 8003e38:	e7ee      	b.n	8003e18 <_printf_float+0x2a8>
 8003e3a:	bf00      	nop
 8003e3c:	7fefffff 	.word	0x7fefffff
 8003e40:	080082c4 	.word	0x080082c4
 8003e44:	080082c8 	.word	0x080082c8
 8003e48:	080082d0 	.word	0x080082d0
 8003e4c:	080082cc 	.word	0x080082cc
 8003e50:	080082d4 	.word	0x080082d4
 8003e54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	bfa8      	it	ge
 8003e5c:	461a      	movge	r2, r3
 8003e5e:	2a00      	cmp	r2, #0
 8003e60:	4691      	mov	r9, r2
 8003e62:	dc37      	bgt.n	8003ed4 <_printf_float+0x364>
 8003e64:	f04f 0b00 	mov.w	fp, #0
 8003e68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e6c:	f104 021a 	add.w	r2, r4, #26
 8003e70:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003e74:	ebaa 0309 	sub.w	r3, sl, r9
 8003e78:	455b      	cmp	r3, fp
 8003e7a:	dc33      	bgt.n	8003ee4 <_printf_float+0x374>
 8003e7c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003e80:	429a      	cmp	r2, r3
 8003e82:	db3b      	blt.n	8003efc <_printf_float+0x38c>
 8003e84:	6823      	ldr	r3, [r4, #0]
 8003e86:	07da      	lsls	r2, r3, #31
 8003e88:	d438      	bmi.n	8003efc <_printf_float+0x38c>
 8003e8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e8c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003e8e:	eba2 030a 	sub.w	r3, r2, sl
 8003e92:	eba2 0901 	sub.w	r9, r2, r1
 8003e96:	4599      	cmp	r9, r3
 8003e98:	bfa8      	it	ge
 8003e9a:	4699      	movge	r9, r3
 8003e9c:	f1b9 0f00 	cmp.w	r9, #0
 8003ea0:	dc34      	bgt.n	8003f0c <_printf_float+0x39c>
 8003ea2:	f04f 0800 	mov.w	r8, #0
 8003ea6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003eaa:	f104 0a1a 	add.w	sl, r4, #26
 8003eae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003eb2:	1a9b      	subs	r3, r3, r2
 8003eb4:	eba3 0309 	sub.w	r3, r3, r9
 8003eb8:	4543      	cmp	r3, r8
 8003eba:	f77f af7a 	ble.w	8003db2 <_printf_float+0x242>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	4652      	mov	r2, sl
 8003ec2:	4631      	mov	r1, r6
 8003ec4:	4628      	mov	r0, r5
 8003ec6:	47b8      	blx	r7
 8003ec8:	3001      	adds	r0, #1
 8003eca:	f43f aeac 	beq.w	8003c26 <_printf_float+0xb6>
 8003ece:	f108 0801 	add.w	r8, r8, #1
 8003ed2:	e7ec      	b.n	8003eae <_printf_float+0x33e>
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	4631      	mov	r1, r6
 8003ed8:	4642      	mov	r2, r8
 8003eda:	4628      	mov	r0, r5
 8003edc:	47b8      	blx	r7
 8003ede:	3001      	adds	r0, #1
 8003ee0:	d1c0      	bne.n	8003e64 <_printf_float+0x2f4>
 8003ee2:	e6a0      	b.n	8003c26 <_printf_float+0xb6>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	4631      	mov	r1, r6
 8003ee8:	4628      	mov	r0, r5
 8003eea:	920b      	str	r2, [sp, #44]	; 0x2c
 8003eec:	47b8      	blx	r7
 8003eee:	3001      	adds	r0, #1
 8003ef0:	f43f ae99 	beq.w	8003c26 <_printf_float+0xb6>
 8003ef4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003ef6:	f10b 0b01 	add.w	fp, fp, #1
 8003efa:	e7b9      	b.n	8003e70 <_printf_float+0x300>
 8003efc:	4631      	mov	r1, r6
 8003efe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f02:	4628      	mov	r0, r5
 8003f04:	47b8      	blx	r7
 8003f06:	3001      	adds	r0, #1
 8003f08:	d1bf      	bne.n	8003e8a <_printf_float+0x31a>
 8003f0a:	e68c      	b.n	8003c26 <_printf_float+0xb6>
 8003f0c:	464b      	mov	r3, r9
 8003f0e:	4631      	mov	r1, r6
 8003f10:	4628      	mov	r0, r5
 8003f12:	eb08 020a 	add.w	r2, r8, sl
 8003f16:	47b8      	blx	r7
 8003f18:	3001      	adds	r0, #1
 8003f1a:	d1c2      	bne.n	8003ea2 <_printf_float+0x332>
 8003f1c:	e683      	b.n	8003c26 <_printf_float+0xb6>
 8003f1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003f20:	2a01      	cmp	r2, #1
 8003f22:	dc01      	bgt.n	8003f28 <_printf_float+0x3b8>
 8003f24:	07db      	lsls	r3, r3, #31
 8003f26:	d537      	bpl.n	8003f98 <_printf_float+0x428>
 8003f28:	2301      	movs	r3, #1
 8003f2a:	4642      	mov	r2, r8
 8003f2c:	4631      	mov	r1, r6
 8003f2e:	4628      	mov	r0, r5
 8003f30:	47b8      	blx	r7
 8003f32:	3001      	adds	r0, #1
 8003f34:	f43f ae77 	beq.w	8003c26 <_printf_float+0xb6>
 8003f38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003f3c:	4631      	mov	r1, r6
 8003f3e:	4628      	mov	r0, r5
 8003f40:	47b8      	blx	r7
 8003f42:	3001      	adds	r0, #1
 8003f44:	f43f ae6f 	beq.w	8003c26 <_printf_float+0xb6>
 8003f48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	2300      	movs	r3, #0
 8003f50:	f7fc fd2a 	bl	80009a8 <__aeabi_dcmpeq>
 8003f54:	b9d8      	cbnz	r0, 8003f8e <_printf_float+0x41e>
 8003f56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f58:	f108 0201 	add.w	r2, r8, #1
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	4631      	mov	r1, r6
 8003f60:	4628      	mov	r0, r5
 8003f62:	47b8      	blx	r7
 8003f64:	3001      	adds	r0, #1
 8003f66:	d10e      	bne.n	8003f86 <_printf_float+0x416>
 8003f68:	e65d      	b.n	8003c26 <_printf_float+0xb6>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	464a      	mov	r2, r9
 8003f6e:	4631      	mov	r1, r6
 8003f70:	4628      	mov	r0, r5
 8003f72:	47b8      	blx	r7
 8003f74:	3001      	adds	r0, #1
 8003f76:	f43f ae56 	beq.w	8003c26 <_printf_float+0xb6>
 8003f7a:	f108 0801 	add.w	r8, r8, #1
 8003f7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f80:	3b01      	subs	r3, #1
 8003f82:	4543      	cmp	r3, r8
 8003f84:	dcf1      	bgt.n	8003f6a <_printf_float+0x3fa>
 8003f86:	4653      	mov	r3, sl
 8003f88:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003f8c:	e6e0      	b.n	8003d50 <_printf_float+0x1e0>
 8003f8e:	f04f 0800 	mov.w	r8, #0
 8003f92:	f104 091a 	add.w	r9, r4, #26
 8003f96:	e7f2      	b.n	8003f7e <_printf_float+0x40e>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	4642      	mov	r2, r8
 8003f9c:	e7df      	b.n	8003f5e <_printf_float+0x3ee>
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	464a      	mov	r2, r9
 8003fa2:	4631      	mov	r1, r6
 8003fa4:	4628      	mov	r0, r5
 8003fa6:	47b8      	blx	r7
 8003fa8:	3001      	adds	r0, #1
 8003faa:	f43f ae3c 	beq.w	8003c26 <_printf_float+0xb6>
 8003fae:	f108 0801 	add.w	r8, r8, #1
 8003fb2:	68e3      	ldr	r3, [r4, #12]
 8003fb4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003fb6:	1a5b      	subs	r3, r3, r1
 8003fb8:	4543      	cmp	r3, r8
 8003fba:	dcf0      	bgt.n	8003f9e <_printf_float+0x42e>
 8003fbc:	e6fd      	b.n	8003dba <_printf_float+0x24a>
 8003fbe:	f04f 0800 	mov.w	r8, #0
 8003fc2:	f104 0919 	add.w	r9, r4, #25
 8003fc6:	e7f4      	b.n	8003fb2 <_printf_float+0x442>

08003fc8 <_printf_common>:
 8003fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fcc:	4616      	mov	r6, r2
 8003fce:	4699      	mov	r9, r3
 8003fd0:	688a      	ldr	r2, [r1, #8]
 8003fd2:	690b      	ldr	r3, [r1, #16]
 8003fd4:	4607      	mov	r7, r0
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	bfb8      	it	lt
 8003fda:	4613      	movlt	r3, r2
 8003fdc:	6033      	str	r3, [r6, #0]
 8003fde:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003fe2:	460c      	mov	r4, r1
 8003fe4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003fe8:	b10a      	cbz	r2, 8003fee <_printf_common+0x26>
 8003fea:	3301      	adds	r3, #1
 8003fec:	6033      	str	r3, [r6, #0]
 8003fee:	6823      	ldr	r3, [r4, #0]
 8003ff0:	0699      	lsls	r1, r3, #26
 8003ff2:	bf42      	ittt	mi
 8003ff4:	6833      	ldrmi	r3, [r6, #0]
 8003ff6:	3302      	addmi	r3, #2
 8003ff8:	6033      	strmi	r3, [r6, #0]
 8003ffa:	6825      	ldr	r5, [r4, #0]
 8003ffc:	f015 0506 	ands.w	r5, r5, #6
 8004000:	d106      	bne.n	8004010 <_printf_common+0x48>
 8004002:	f104 0a19 	add.w	sl, r4, #25
 8004006:	68e3      	ldr	r3, [r4, #12]
 8004008:	6832      	ldr	r2, [r6, #0]
 800400a:	1a9b      	subs	r3, r3, r2
 800400c:	42ab      	cmp	r3, r5
 800400e:	dc28      	bgt.n	8004062 <_printf_common+0x9a>
 8004010:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004014:	1e13      	subs	r3, r2, #0
 8004016:	6822      	ldr	r2, [r4, #0]
 8004018:	bf18      	it	ne
 800401a:	2301      	movne	r3, #1
 800401c:	0692      	lsls	r2, r2, #26
 800401e:	d42d      	bmi.n	800407c <_printf_common+0xb4>
 8004020:	4649      	mov	r1, r9
 8004022:	4638      	mov	r0, r7
 8004024:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004028:	47c0      	blx	r8
 800402a:	3001      	adds	r0, #1
 800402c:	d020      	beq.n	8004070 <_printf_common+0xa8>
 800402e:	6823      	ldr	r3, [r4, #0]
 8004030:	68e5      	ldr	r5, [r4, #12]
 8004032:	f003 0306 	and.w	r3, r3, #6
 8004036:	2b04      	cmp	r3, #4
 8004038:	bf18      	it	ne
 800403a:	2500      	movne	r5, #0
 800403c:	6832      	ldr	r2, [r6, #0]
 800403e:	f04f 0600 	mov.w	r6, #0
 8004042:	68a3      	ldr	r3, [r4, #8]
 8004044:	bf08      	it	eq
 8004046:	1aad      	subeq	r5, r5, r2
 8004048:	6922      	ldr	r2, [r4, #16]
 800404a:	bf08      	it	eq
 800404c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004050:	4293      	cmp	r3, r2
 8004052:	bfc4      	itt	gt
 8004054:	1a9b      	subgt	r3, r3, r2
 8004056:	18ed      	addgt	r5, r5, r3
 8004058:	341a      	adds	r4, #26
 800405a:	42b5      	cmp	r5, r6
 800405c:	d11a      	bne.n	8004094 <_printf_common+0xcc>
 800405e:	2000      	movs	r0, #0
 8004060:	e008      	b.n	8004074 <_printf_common+0xac>
 8004062:	2301      	movs	r3, #1
 8004064:	4652      	mov	r2, sl
 8004066:	4649      	mov	r1, r9
 8004068:	4638      	mov	r0, r7
 800406a:	47c0      	blx	r8
 800406c:	3001      	adds	r0, #1
 800406e:	d103      	bne.n	8004078 <_printf_common+0xb0>
 8004070:	f04f 30ff 	mov.w	r0, #4294967295
 8004074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004078:	3501      	adds	r5, #1
 800407a:	e7c4      	b.n	8004006 <_printf_common+0x3e>
 800407c:	2030      	movs	r0, #48	; 0x30
 800407e:	18e1      	adds	r1, r4, r3
 8004080:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004084:	1c5a      	adds	r2, r3, #1
 8004086:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800408a:	4422      	add	r2, r4
 800408c:	3302      	adds	r3, #2
 800408e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004092:	e7c5      	b.n	8004020 <_printf_common+0x58>
 8004094:	2301      	movs	r3, #1
 8004096:	4622      	mov	r2, r4
 8004098:	4649      	mov	r1, r9
 800409a:	4638      	mov	r0, r7
 800409c:	47c0      	blx	r8
 800409e:	3001      	adds	r0, #1
 80040a0:	d0e6      	beq.n	8004070 <_printf_common+0xa8>
 80040a2:	3601      	adds	r6, #1
 80040a4:	e7d9      	b.n	800405a <_printf_common+0x92>
	...

080040a8 <_printf_i>:
 80040a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040ac:	460c      	mov	r4, r1
 80040ae:	7e27      	ldrb	r7, [r4, #24]
 80040b0:	4691      	mov	r9, r2
 80040b2:	2f78      	cmp	r7, #120	; 0x78
 80040b4:	4680      	mov	r8, r0
 80040b6:	469a      	mov	sl, r3
 80040b8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80040ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80040be:	d807      	bhi.n	80040d0 <_printf_i+0x28>
 80040c0:	2f62      	cmp	r7, #98	; 0x62
 80040c2:	d80a      	bhi.n	80040da <_printf_i+0x32>
 80040c4:	2f00      	cmp	r7, #0
 80040c6:	f000 80d9 	beq.w	800427c <_printf_i+0x1d4>
 80040ca:	2f58      	cmp	r7, #88	; 0x58
 80040cc:	f000 80a4 	beq.w	8004218 <_printf_i+0x170>
 80040d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80040d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80040d8:	e03a      	b.n	8004150 <_printf_i+0xa8>
 80040da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80040de:	2b15      	cmp	r3, #21
 80040e0:	d8f6      	bhi.n	80040d0 <_printf_i+0x28>
 80040e2:	a001      	add	r0, pc, #4	; (adr r0, 80040e8 <_printf_i+0x40>)
 80040e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80040e8:	08004141 	.word	0x08004141
 80040ec:	08004155 	.word	0x08004155
 80040f0:	080040d1 	.word	0x080040d1
 80040f4:	080040d1 	.word	0x080040d1
 80040f8:	080040d1 	.word	0x080040d1
 80040fc:	080040d1 	.word	0x080040d1
 8004100:	08004155 	.word	0x08004155
 8004104:	080040d1 	.word	0x080040d1
 8004108:	080040d1 	.word	0x080040d1
 800410c:	080040d1 	.word	0x080040d1
 8004110:	080040d1 	.word	0x080040d1
 8004114:	08004263 	.word	0x08004263
 8004118:	08004185 	.word	0x08004185
 800411c:	08004245 	.word	0x08004245
 8004120:	080040d1 	.word	0x080040d1
 8004124:	080040d1 	.word	0x080040d1
 8004128:	08004285 	.word	0x08004285
 800412c:	080040d1 	.word	0x080040d1
 8004130:	08004185 	.word	0x08004185
 8004134:	080040d1 	.word	0x080040d1
 8004138:	080040d1 	.word	0x080040d1
 800413c:	0800424d 	.word	0x0800424d
 8004140:	680b      	ldr	r3, [r1, #0]
 8004142:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004146:	1d1a      	adds	r2, r3, #4
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	600a      	str	r2, [r1, #0]
 800414c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004150:	2301      	movs	r3, #1
 8004152:	e0a4      	b.n	800429e <_printf_i+0x1f6>
 8004154:	6825      	ldr	r5, [r4, #0]
 8004156:	6808      	ldr	r0, [r1, #0]
 8004158:	062e      	lsls	r6, r5, #24
 800415a:	f100 0304 	add.w	r3, r0, #4
 800415e:	d50a      	bpl.n	8004176 <_printf_i+0xce>
 8004160:	6805      	ldr	r5, [r0, #0]
 8004162:	600b      	str	r3, [r1, #0]
 8004164:	2d00      	cmp	r5, #0
 8004166:	da03      	bge.n	8004170 <_printf_i+0xc8>
 8004168:	232d      	movs	r3, #45	; 0x2d
 800416a:	426d      	negs	r5, r5
 800416c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004170:	230a      	movs	r3, #10
 8004172:	485e      	ldr	r0, [pc, #376]	; (80042ec <_printf_i+0x244>)
 8004174:	e019      	b.n	80041aa <_printf_i+0x102>
 8004176:	f015 0f40 	tst.w	r5, #64	; 0x40
 800417a:	6805      	ldr	r5, [r0, #0]
 800417c:	600b      	str	r3, [r1, #0]
 800417e:	bf18      	it	ne
 8004180:	b22d      	sxthne	r5, r5
 8004182:	e7ef      	b.n	8004164 <_printf_i+0xbc>
 8004184:	680b      	ldr	r3, [r1, #0]
 8004186:	6825      	ldr	r5, [r4, #0]
 8004188:	1d18      	adds	r0, r3, #4
 800418a:	6008      	str	r0, [r1, #0]
 800418c:	0628      	lsls	r0, r5, #24
 800418e:	d501      	bpl.n	8004194 <_printf_i+0xec>
 8004190:	681d      	ldr	r5, [r3, #0]
 8004192:	e002      	b.n	800419a <_printf_i+0xf2>
 8004194:	0669      	lsls	r1, r5, #25
 8004196:	d5fb      	bpl.n	8004190 <_printf_i+0xe8>
 8004198:	881d      	ldrh	r5, [r3, #0]
 800419a:	2f6f      	cmp	r7, #111	; 0x6f
 800419c:	bf0c      	ite	eq
 800419e:	2308      	moveq	r3, #8
 80041a0:	230a      	movne	r3, #10
 80041a2:	4852      	ldr	r0, [pc, #328]	; (80042ec <_printf_i+0x244>)
 80041a4:	2100      	movs	r1, #0
 80041a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80041aa:	6866      	ldr	r6, [r4, #4]
 80041ac:	2e00      	cmp	r6, #0
 80041ae:	bfa8      	it	ge
 80041b0:	6821      	ldrge	r1, [r4, #0]
 80041b2:	60a6      	str	r6, [r4, #8]
 80041b4:	bfa4      	itt	ge
 80041b6:	f021 0104 	bicge.w	r1, r1, #4
 80041ba:	6021      	strge	r1, [r4, #0]
 80041bc:	b90d      	cbnz	r5, 80041c2 <_printf_i+0x11a>
 80041be:	2e00      	cmp	r6, #0
 80041c0:	d04d      	beq.n	800425e <_printf_i+0x1b6>
 80041c2:	4616      	mov	r6, r2
 80041c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80041c8:	fb03 5711 	mls	r7, r3, r1, r5
 80041cc:	5dc7      	ldrb	r7, [r0, r7]
 80041ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80041d2:	462f      	mov	r7, r5
 80041d4:	42bb      	cmp	r3, r7
 80041d6:	460d      	mov	r5, r1
 80041d8:	d9f4      	bls.n	80041c4 <_printf_i+0x11c>
 80041da:	2b08      	cmp	r3, #8
 80041dc:	d10b      	bne.n	80041f6 <_printf_i+0x14e>
 80041de:	6823      	ldr	r3, [r4, #0]
 80041e0:	07df      	lsls	r7, r3, #31
 80041e2:	d508      	bpl.n	80041f6 <_printf_i+0x14e>
 80041e4:	6923      	ldr	r3, [r4, #16]
 80041e6:	6861      	ldr	r1, [r4, #4]
 80041e8:	4299      	cmp	r1, r3
 80041ea:	bfde      	ittt	le
 80041ec:	2330      	movle	r3, #48	; 0x30
 80041ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80041f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80041f6:	1b92      	subs	r2, r2, r6
 80041f8:	6122      	str	r2, [r4, #16]
 80041fa:	464b      	mov	r3, r9
 80041fc:	4621      	mov	r1, r4
 80041fe:	4640      	mov	r0, r8
 8004200:	f8cd a000 	str.w	sl, [sp]
 8004204:	aa03      	add	r2, sp, #12
 8004206:	f7ff fedf 	bl	8003fc8 <_printf_common>
 800420a:	3001      	adds	r0, #1
 800420c:	d14c      	bne.n	80042a8 <_printf_i+0x200>
 800420e:	f04f 30ff 	mov.w	r0, #4294967295
 8004212:	b004      	add	sp, #16
 8004214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004218:	4834      	ldr	r0, [pc, #208]	; (80042ec <_printf_i+0x244>)
 800421a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800421e:	680e      	ldr	r6, [r1, #0]
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	f856 5b04 	ldr.w	r5, [r6], #4
 8004226:	061f      	lsls	r7, r3, #24
 8004228:	600e      	str	r6, [r1, #0]
 800422a:	d514      	bpl.n	8004256 <_printf_i+0x1ae>
 800422c:	07d9      	lsls	r1, r3, #31
 800422e:	bf44      	itt	mi
 8004230:	f043 0320 	orrmi.w	r3, r3, #32
 8004234:	6023      	strmi	r3, [r4, #0]
 8004236:	b91d      	cbnz	r5, 8004240 <_printf_i+0x198>
 8004238:	6823      	ldr	r3, [r4, #0]
 800423a:	f023 0320 	bic.w	r3, r3, #32
 800423e:	6023      	str	r3, [r4, #0]
 8004240:	2310      	movs	r3, #16
 8004242:	e7af      	b.n	80041a4 <_printf_i+0xfc>
 8004244:	6823      	ldr	r3, [r4, #0]
 8004246:	f043 0320 	orr.w	r3, r3, #32
 800424a:	6023      	str	r3, [r4, #0]
 800424c:	2378      	movs	r3, #120	; 0x78
 800424e:	4828      	ldr	r0, [pc, #160]	; (80042f0 <_printf_i+0x248>)
 8004250:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004254:	e7e3      	b.n	800421e <_printf_i+0x176>
 8004256:	065e      	lsls	r6, r3, #25
 8004258:	bf48      	it	mi
 800425a:	b2ad      	uxthmi	r5, r5
 800425c:	e7e6      	b.n	800422c <_printf_i+0x184>
 800425e:	4616      	mov	r6, r2
 8004260:	e7bb      	b.n	80041da <_printf_i+0x132>
 8004262:	680b      	ldr	r3, [r1, #0]
 8004264:	6826      	ldr	r6, [r4, #0]
 8004266:	1d1d      	adds	r5, r3, #4
 8004268:	6960      	ldr	r0, [r4, #20]
 800426a:	600d      	str	r5, [r1, #0]
 800426c:	0635      	lsls	r5, r6, #24
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	d501      	bpl.n	8004276 <_printf_i+0x1ce>
 8004272:	6018      	str	r0, [r3, #0]
 8004274:	e002      	b.n	800427c <_printf_i+0x1d4>
 8004276:	0671      	lsls	r1, r6, #25
 8004278:	d5fb      	bpl.n	8004272 <_printf_i+0x1ca>
 800427a:	8018      	strh	r0, [r3, #0]
 800427c:	2300      	movs	r3, #0
 800427e:	4616      	mov	r6, r2
 8004280:	6123      	str	r3, [r4, #16]
 8004282:	e7ba      	b.n	80041fa <_printf_i+0x152>
 8004284:	680b      	ldr	r3, [r1, #0]
 8004286:	1d1a      	adds	r2, r3, #4
 8004288:	600a      	str	r2, [r1, #0]
 800428a:	681e      	ldr	r6, [r3, #0]
 800428c:	2100      	movs	r1, #0
 800428e:	4630      	mov	r0, r6
 8004290:	6862      	ldr	r2, [r4, #4]
 8004292:	f002 fb0b 	bl	80068ac <memchr>
 8004296:	b108      	cbz	r0, 800429c <_printf_i+0x1f4>
 8004298:	1b80      	subs	r0, r0, r6
 800429a:	6060      	str	r0, [r4, #4]
 800429c:	6863      	ldr	r3, [r4, #4]
 800429e:	6123      	str	r3, [r4, #16]
 80042a0:	2300      	movs	r3, #0
 80042a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042a6:	e7a8      	b.n	80041fa <_printf_i+0x152>
 80042a8:	4632      	mov	r2, r6
 80042aa:	4649      	mov	r1, r9
 80042ac:	4640      	mov	r0, r8
 80042ae:	6923      	ldr	r3, [r4, #16]
 80042b0:	47d0      	blx	sl
 80042b2:	3001      	adds	r0, #1
 80042b4:	d0ab      	beq.n	800420e <_printf_i+0x166>
 80042b6:	6823      	ldr	r3, [r4, #0]
 80042b8:	079b      	lsls	r3, r3, #30
 80042ba:	d413      	bmi.n	80042e4 <_printf_i+0x23c>
 80042bc:	68e0      	ldr	r0, [r4, #12]
 80042be:	9b03      	ldr	r3, [sp, #12]
 80042c0:	4298      	cmp	r0, r3
 80042c2:	bfb8      	it	lt
 80042c4:	4618      	movlt	r0, r3
 80042c6:	e7a4      	b.n	8004212 <_printf_i+0x16a>
 80042c8:	2301      	movs	r3, #1
 80042ca:	4632      	mov	r2, r6
 80042cc:	4649      	mov	r1, r9
 80042ce:	4640      	mov	r0, r8
 80042d0:	47d0      	blx	sl
 80042d2:	3001      	adds	r0, #1
 80042d4:	d09b      	beq.n	800420e <_printf_i+0x166>
 80042d6:	3501      	adds	r5, #1
 80042d8:	68e3      	ldr	r3, [r4, #12]
 80042da:	9903      	ldr	r1, [sp, #12]
 80042dc:	1a5b      	subs	r3, r3, r1
 80042de:	42ab      	cmp	r3, r5
 80042e0:	dcf2      	bgt.n	80042c8 <_printf_i+0x220>
 80042e2:	e7eb      	b.n	80042bc <_printf_i+0x214>
 80042e4:	2500      	movs	r5, #0
 80042e6:	f104 0619 	add.w	r6, r4, #25
 80042ea:	e7f5      	b.n	80042d8 <_printf_i+0x230>
 80042ec:	080082d6 	.word	0x080082d6
 80042f0:	080082e7 	.word	0x080082e7

080042f4 <_scanf_float>:
 80042f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042f8:	b087      	sub	sp, #28
 80042fa:	9303      	str	r3, [sp, #12]
 80042fc:	688b      	ldr	r3, [r1, #8]
 80042fe:	4617      	mov	r7, r2
 8004300:	1e5a      	subs	r2, r3, #1
 8004302:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004306:	bf85      	ittet	hi
 8004308:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800430c:	195b      	addhi	r3, r3, r5
 800430e:	2300      	movls	r3, #0
 8004310:	9302      	strhi	r3, [sp, #8]
 8004312:	bf88      	it	hi
 8004314:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004318:	468b      	mov	fp, r1
 800431a:	f04f 0500 	mov.w	r5, #0
 800431e:	bf8c      	ite	hi
 8004320:	608b      	strhi	r3, [r1, #8]
 8004322:	9302      	strls	r3, [sp, #8]
 8004324:	680b      	ldr	r3, [r1, #0]
 8004326:	4680      	mov	r8, r0
 8004328:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800432c:	f84b 3b1c 	str.w	r3, [fp], #28
 8004330:	460c      	mov	r4, r1
 8004332:	465e      	mov	r6, fp
 8004334:	46aa      	mov	sl, r5
 8004336:	46a9      	mov	r9, r5
 8004338:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800433c:	9501      	str	r5, [sp, #4]
 800433e:	68a2      	ldr	r2, [r4, #8]
 8004340:	b152      	cbz	r2, 8004358 <_scanf_float+0x64>
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	2b4e      	cmp	r3, #78	; 0x4e
 8004348:	d864      	bhi.n	8004414 <_scanf_float+0x120>
 800434a:	2b40      	cmp	r3, #64	; 0x40
 800434c:	d83c      	bhi.n	80043c8 <_scanf_float+0xd4>
 800434e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004352:	b2c8      	uxtb	r0, r1
 8004354:	280e      	cmp	r0, #14
 8004356:	d93a      	bls.n	80043ce <_scanf_float+0xda>
 8004358:	f1b9 0f00 	cmp.w	r9, #0
 800435c:	d003      	beq.n	8004366 <_scanf_float+0x72>
 800435e:	6823      	ldr	r3, [r4, #0]
 8004360:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004364:	6023      	str	r3, [r4, #0]
 8004366:	f10a 3aff 	add.w	sl, sl, #4294967295
 800436a:	f1ba 0f01 	cmp.w	sl, #1
 800436e:	f200 8113 	bhi.w	8004598 <_scanf_float+0x2a4>
 8004372:	455e      	cmp	r6, fp
 8004374:	f200 8105 	bhi.w	8004582 <_scanf_float+0x28e>
 8004378:	2501      	movs	r5, #1
 800437a:	4628      	mov	r0, r5
 800437c:	b007      	add	sp, #28
 800437e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004382:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004386:	2a0d      	cmp	r2, #13
 8004388:	d8e6      	bhi.n	8004358 <_scanf_float+0x64>
 800438a:	a101      	add	r1, pc, #4	; (adr r1, 8004390 <_scanf_float+0x9c>)
 800438c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004390:	080044cf 	.word	0x080044cf
 8004394:	08004359 	.word	0x08004359
 8004398:	08004359 	.word	0x08004359
 800439c:	08004359 	.word	0x08004359
 80043a0:	0800452f 	.word	0x0800452f
 80043a4:	08004507 	.word	0x08004507
 80043a8:	08004359 	.word	0x08004359
 80043ac:	08004359 	.word	0x08004359
 80043b0:	080044dd 	.word	0x080044dd
 80043b4:	08004359 	.word	0x08004359
 80043b8:	08004359 	.word	0x08004359
 80043bc:	08004359 	.word	0x08004359
 80043c0:	08004359 	.word	0x08004359
 80043c4:	08004495 	.word	0x08004495
 80043c8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80043cc:	e7db      	b.n	8004386 <_scanf_float+0x92>
 80043ce:	290e      	cmp	r1, #14
 80043d0:	d8c2      	bhi.n	8004358 <_scanf_float+0x64>
 80043d2:	a001      	add	r0, pc, #4	; (adr r0, 80043d8 <_scanf_float+0xe4>)
 80043d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80043d8:	08004487 	.word	0x08004487
 80043dc:	08004359 	.word	0x08004359
 80043e0:	08004487 	.word	0x08004487
 80043e4:	0800451b 	.word	0x0800451b
 80043e8:	08004359 	.word	0x08004359
 80043ec:	08004435 	.word	0x08004435
 80043f0:	08004471 	.word	0x08004471
 80043f4:	08004471 	.word	0x08004471
 80043f8:	08004471 	.word	0x08004471
 80043fc:	08004471 	.word	0x08004471
 8004400:	08004471 	.word	0x08004471
 8004404:	08004471 	.word	0x08004471
 8004408:	08004471 	.word	0x08004471
 800440c:	08004471 	.word	0x08004471
 8004410:	08004471 	.word	0x08004471
 8004414:	2b6e      	cmp	r3, #110	; 0x6e
 8004416:	d809      	bhi.n	800442c <_scanf_float+0x138>
 8004418:	2b60      	cmp	r3, #96	; 0x60
 800441a:	d8b2      	bhi.n	8004382 <_scanf_float+0x8e>
 800441c:	2b54      	cmp	r3, #84	; 0x54
 800441e:	d077      	beq.n	8004510 <_scanf_float+0x21c>
 8004420:	2b59      	cmp	r3, #89	; 0x59
 8004422:	d199      	bne.n	8004358 <_scanf_float+0x64>
 8004424:	2d07      	cmp	r5, #7
 8004426:	d197      	bne.n	8004358 <_scanf_float+0x64>
 8004428:	2508      	movs	r5, #8
 800442a:	e029      	b.n	8004480 <_scanf_float+0x18c>
 800442c:	2b74      	cmp	r3, #116	; 0x74
 800442e:	d06f      	beq.n	8004510 <_scanf_float+0x21c>
 8004430:	2b79      	cmp	r3, #121	; 0x79
 8004432:	e7f6      	b.n	8004422 <_scanf_float+0x12e>
 8004434:	6821      	ldr	r1, [r4, #0]
 8004436:	05c8      	lsls	r0, r1, #23
 8004438:	d51a      	bpl.n	8004470 <_scanf_float+0x17c>
 800443a:	9b02      	ldr	r3, [sp, #8]
 800443c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004440:	6021      	str	r1, [r4, #0]
 8004442:	f109 0901 	add.w	r9, r9, #1
 8004446:	b11b      	cbz	r3, 8004450 <_scanf_float+0x15c>
 8004448:	3b01      	subs	r3, #1
 800444a:	3201      	adds	r2, #1
 800444c:	9302      	str	r3, [sp, #8]
 800444e:	60a2      	str	r2, [r4, #8]
 8004450:	68a3      	ldr	r3, [r4, #8]
 8004452:	3b01      	subs	r3, #1
 8004454:	60a3      	str	r3, [r4, #8]
 8004456:	6923      	ldr	r3, [r4, #16]
 8004458:	3301      	adds	r3, #1
 800445a:	6123      	str	r3, [r4, #16]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	3b01      	subs	r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	607b      	str	r3, [r7, #4]
 8004464:	f340 8084 	ble.w	8004570 <_scanf_float+0x27c>
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	3301      	adds	r3, #1
 800446c:	603b      	str	r3, [r7, #0]
 800446e:	e766      	b.n	800433e <_scanf_float+0x4a>
 8004470:	eb1a 0f05 	cmn.w	sl, r5
 8004474:	f47f af70 	bne.w	8004358 <_scanf_float+0x64>
 8004478:	6822      	ldr	r2, [r4, #0]
 800447a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800447e:	6022      	str	r2, [r4, #0]
 8004480:	f806 3b01 	strb.w	r3, [r6], #1
 8004484:	e7e4      	b.n	8004450 <_scanf_float+0x15c>
 8004486:	6822      	ldr	r2, [r4, #0]
 8004488:	0610      	lsls	r0, r2, #24
 800448a:	f57f af65 	bpl.w	8004358 <_scanf_float+0x64>
 800448e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004492:	e7f4      	b.n	800447e <_scanf_float+0x18a>
 8004494:	f1ba 0f00 	cmp.w	sl, #0
 8004498:	d10e      	bne.n	80044b8 <_scanf_float+0x1c4>
 800449a:	f1b9 0f00 	cmp.w	r9, #0
 800449e:	d10e      	bne.n	80044be <_scanf_float+0x1ca>
 80044a0:	6822      	ldr	r2, [r4, #0]
 80044a2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80044a6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80044aa:	d108      	bne.n	80044be <_scanf_float+0x1ca>
 80044ac:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80044b0:	f04f 0a01 	mov.w	sl, #1
 80044b4:	6022      	str	r2, [r4, #0]
 80044b6:	e7e3      	b.n	8004480 <_scanf_float+0x18c>
 80044b8:	f1ba 0f02 	cmp.w	sl, #2
 80044bc:	d055      	beq.n	800456a <_scanf_float+0x276>
 80044be:	2d01      	cmp	r5, #1
 80044c0:	d002      	beq.n	80044c8 <_scanf_float+0x1d4>
 80044c2:	2d04      	cmp	r5, #4
 80044c4:	f47f af48 	bne.w	8004358 <_scanf_float+0x64>
 80044c8:	3501      	adds	r5, #1
 80044ca:	b2ed      	uxtb	r5, r5
 80044cc:	e7d8      	b.n	8004480 <_scanf_float+0x18c>
 80044ce:	f1ba 0f01 	cmp.w	sl, #1
 80044d2:	f47f af41 	bne.w	8004358 <_scanf_float+0x64>
 80044d6:	f04f 0a02 	mov.w	sl, #2
 80044da:	e7d1      	b.n	8004480 <_scanf_float+0x18c>
 80044dc:	b97d      	cbnz	r5, 80044fe <_scanf_float+0x20a>
 80044de:	f1b9 0f00 	cmp.w	r9, #0
 80044e2:	f47f af3c 	bne.w	800435e <_scanf_float+0x6a>
 80044e6:	6822      	ldr	r2, [r4, #0]
 80044e8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80044ec:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80044f0:	f47f af39 	bne.w	8004366 <_scanf_float+0x72>
 80044f4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80044f8:	2501      	movs	r5, #1
 80044fa:	6022      	str	r2, [r4, #0]
 80044fc:	e7c0      	b.n	8004480 <_scanf_float+0x18c>
 80044fe:	2d03      	cmp	r5, #3
 8004500:	d0e2      	beq.n	80044c8 <_scanf_float+0x1d4>
 8004502:	2d05      	cmp	r5, #5
 8004504:	e7de      	b.n	80044c4 <_scanf_float+0x1d0>
 8004506:	2d02      	cmp	r5, #2
 8004508:	f47f af26 	bne.w	8004358 <_scanf_float+0x64>
 800450c:	2503      	movs	r5, #3
 800450e:	e7b7      	b.n	8004480 <_scanf_float+0x18c>
 8004510:	2d06      	cmp	r5, #6
 8004512:	f47f af21 	bne.w	8004358 <_scanf_float+0x64>
 8004516:	2507      	movs	r5, #7
 8004518:	e7b2      	b.n	8004480 <_scanf_float+0x18c>
 800451a:	6822      	ldr	r2, [r4, #0]
 800451c:	0591      	lsls	r1, r2, #22
 800451e:	f57f af1b 	bpl.w	8004358 <_scanf_float+0x64>
 8004522:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004526:	6022      	str	r2, [r4, #0]
 8004528:	f8cd 9004 	str.w	r9, [sp, #4]
 800452c:	e7a8      	b.n	8004480 <_scanf_float+0x18c>
 800452e:	6822      	ldr	r2, [r4, #0]
 8004530:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004534:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004538:	d006      	beq.n	8004548 <_scanf_float+0x254>
 800453a:	0550      	lsls	r0, r2, #21
 800453c:	f57f af0c 	bpl.w	8004358 <_scanf_float+0x64>
 8004540:	f1b9 0f00 	cmp.w	r9, #0
 8004544:	f43f af0f 	beq.w	8004366 <_scanf_float+0x72>
 8004548:	0591      	lsls	r1, r2, #22
 800454a:	bf58      	it	pl
 800454c:	9901      	ldrpl	r1, [sp, #4]
 800454e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004552:	bf58      	it	pl
 8004554:	eba9 0101 	subpl.w	r1, r9, r1
 8004558:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800455c:	f04f 0900 	mov.w	r9, #0
 8004560:	bf58      	it	pl
 8004562:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004566:	6022      	str	r2, [r4, #0]
 8004568:	e78a      	b.n	8004480 <_scanf_float+0x18c>
 800456a:	f04f 0a03 	mov.w	sl, #3
 800456e:	e787      	b.n	8004480 <_scanf_float+0x18c>
 8004570:	4639      	mov	r1, r7
 8004572:	4640      	mov	r0, r8
 8004574:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004578:	4798      	blx	r3
 800457a:	2800      	cmp	r0, #0
 800457c:	f43f aedf 	beq.w	800433e <_scanf_float+0x4a>
 8004580:	e6ea      	b.n	8004358 <_scanf_float+0x64>
 8004582:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004586:	463a      	mov	r2, r7
 8004588:	4640      	mov	r0, r8
 800458a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800458e:	4798      	blx	r3
 8004590:	6923      	ldr	r3, [r4, #16]
 8004592:	3b01      	subs	r3, #1
 8004594:	6123      	str	r3, [r4, #16]
 8004596:	e6ec      	b.n	8004372 <_scanf_float+0x7e>
 8004598:	1e6b      	subs	r3, r5, #1
 800459a:	2b06      	cmp	r3, #6
 800459c:	d825      	bhi.n	80045ea <_scanf_float+0x2f6>
 800459e:	2d02      	cmp	r5, #2
 80045a0:	d836      	bhi.n	8004610 <_scanf_float+0x31c>
 80045a2:	455e      	cmp	r6, fp
 80045a4:	f67f aee8 	bls.w	8004378 <_scanf_float+0x84>
 80045a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80045ac:	463a      	mov	r2, r7
 80045ae:	4640      	mov	r0, r8
 80045b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80045b4:	4798      	blx	r3
 80045b6:	6923      	ldr	r3, [r4, #16]
 80045b8:	3b01      	subs	r3, #1
 80045ba:	6123      	str	r3, [r4, #16]
 80045bc:	e7f1      	b.n	80045a2 <_scanf_float+0x2ae>
 80045be:	9802      	ldr	r0, [sp, #8]
 80045c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80045c4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80045c8:	463a      	mov	r2, r7
 80045ca:	9002      	str	r0, [sp, #8]
 80045cc:	4640      	mov	r0, r8
 80045ce:	4798      	blx	r3
 80045d0:	6923      	ldr	r3, [r4, #16]
 80045d2:	3b01      	subs	r3, #1
 80045d4:	6123      	str	r3, [r4, #16]
 80045d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80045da:	fa5f fa8a 	uxtb.w	sl, sl
 80045de:	f1ba 0f02 	cmp.w	sl, #2
 80045e2:	d1ec      	bne.n	80045be <_scanf_float+0x2ca>
 80045e4:	3d03      	subs	r5, #3
 80045e6:	b2ed      	uxtb	r5, r5
 80045e8:	1b76      	subs	r6, r6, r5
 80045ea:	6823      	ldr	r3, [r4, #0]
 80045ec:	05da      	lsls	r2, r3, #23
 80045ee:	d52f      	bpl.n	8004650 <_scanf_float+0x35c>
 80045f0:	055b      	lsls	r3, r3, #21
 80045f2:	d510      	bpl.n	8004616 <_scanf_float+0x322>
 80045f4:	455e      	cmp	r6, fp
 80045f6:	f67f aebf 	bls.w	8004378 <_scanf_float+0x84>
 80045fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80045fe:	463a      	mov	r2, r7
 8004600:	4640      	mov	r0, r8
 8004602:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004606:	4798      	blx	r3
 8004608:	6923      	ldr	r3, [r4, #16]
 800460a:	3b01      	subs	r3, #1
 800460c:	6123      	str	r3, [r4, #16]
 800460e:	e7f1      	b.n	80045f4 <_scanf_float+0x300>
 8004610:	46aa      	mov	sl, r5
 8004612:	9602      	str	r6, [sp, #8]
 8004614:	e7df      	b.n	80045d6 <_scanf_float+0x2e2>
 8004616:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800461a:	6923      	ldr	r3, [r4, #16]
 800461c:	2965      	cmp	r1, #101	; 0x65
 800461e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004622:	f106 35ff 	add.w	r5, r6, #4294967295
 8004626:	6123      	str	r3, [r4, #16]
 8004628:	d00c      	beq.n	8004644 <_scanf_float+0x350>
 800462a:	2945      	cmp	r1, #69	; 0x45
 800462c:	d00a      	beq.n	8004644 <_scanf_float+0x350>
 800462e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004632:	463a      	mov	r2, r7
 8004634:	4640      	mov	r0, r8
 8004636:	4798      	blx	r3
 8004638:	6923      	ldr	r3, [r4, #16]
 800463a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800463e:	3b01      	subs	r3, #1
 8004640:	1eb5      	subs	r5, r6, #2
 8004642:	6123      	str	r3, [r4, #16]
 8004644:	463a      	mov	r2, r7
 8004646:	4640      	mov	r0, r8
 8004648:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800464c:	4798      	blx	r3
 800464e:	462e      	mov	r6, r5
 8004650:	6825      	ldr	r5, [r4, #0]
 8004652:	f015 0510 	ands.w	r5, r5, #16
 8004656:	d159      	bne.n	800470c <_scanf_float+0x418>
 8004658:	7035      	strb	r5, [r6, #0]
 800465a:	6823      	ldr	r3, [r4, #0]
 800465c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004660:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004664:	d11c      	bne.n	80046a0 <_scanf_float+0x3ac>
 8004666:	9b01      	ldr	r3, [sp, #4]
 8004668:	454b      	cmp	r3, r9
 800466a:	eba3 0209 	sub.w	r2, r3, r9
 800466e:	d124      	bne.n	80046ba <_scanf_float+0x3c6>
 8004670:	2200      	movs	r2, #0
 8004672:	4659      	mov	r1, fp
 8004674:	4640      	mov	r0, r8
 8004676:	f000 fe8b 	bl	8005390 <_strtod_r>
 800467a:	f8d4 c000 	ldr.w	ip, [r4]
 800467e:	9b03      	ldr	r3, [sp, #12]
 8004680:	f01c 0f02 	tst.w	ip, #2
 8004684:	4606      	mov	r6, r0
 8004686:	460f      	mov	r7, r1
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	d021      	beq.n	80046d0 <_scanf_float+0x3dc>
 800468c:	9903      	ldr	r1, [sp, #12]
 800468e:	1d1a      	adds	r2, r3, #4
 8004690:	600a      	str	r2, [r1, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	e9c3 6700 	strd	r6, r7, [r3]
 8004698:	68e3      	ldr	r3, [r4, #12]
 800469a:	3301      	adds	r3, #1
 800469c:	60e3      	str	r3, [r4, #12]
 800469e:	e66c      	b.n	800437a <_scanf_float+0x86>
 80046a0:	9b04      	ldr	r3, [sp, #16]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d0e4      	beq.n	8004670 <_scanf_float+0x37c>
 80046a6:	9905      	ldr	r1, [sp, #20]
 80046a8:	230a      	movs	r3, #10
 80046aa:	462a      	mov	r2, r5
 80046ac:	4640      	mov	r0, r8
 80046ae:	3101      	adds	r1, #1
 80046b0:	f000 fefa 	bl	80054a8 <_strtol_r>
 80046b4:	9b04      	ldr	r3, [sp, #16]
 80046b6:	9e05      	ldr	r6, [sp, #20]
 80046b8:	1ac2      	subs	r2, r0, r3
 80046ba:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80046be:	429e      	cmp	r6, r3
 80046c0:	bf28      	it	cs
 80046c2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80046c6:	4630      	mov	r0, r6
 80046c8:	4911      	ldr	r1, [pc, #68]	; (8004710 <_scanf_float+0x41c>)
 80046ca:	f000 f829 	bl	8004720 <siprintf>
 80046ce:	e7cf      	b.n	8004670 <_scanf_float+0x37c>
 80046d0:	f01c 0f04 	tst.w	ip, #4
 80046d4:	f103 0e04 	add.w	lr, r3, #4
 80046d8:	d003      	beq.n	80046e2 <_scanf_float+0x3ee>
 80046da:	9903      	ldr	r1, [sp, #12]
 80046dc:	f8c1 e000 	str.w	lr, [r1]
 80046e0:	e7d7      	b.n	8004692 <_scanf_float+0x39e>
 80046e2:	9a03      	ldr	r2, [sp, #12]
 80046e4:	f8c2 e000 	str.w	lr, [r2]
 80046e8:	f8d3 8000 	ldr.w	r8, [r3]
 80046ec:	4602      	mov	r2, r0
 80046ee:	460b      	mov	r3, r1
 80046f0:	f7fc f98c 	bl	8000a0c <__aeabi_dcmpun>
 80046f4:	b128      	cbz	r0, 8004702 <_scanf_float+0x40e>
 80046f6:	4807      	ldr	r0, [pc, #28]	; (8004714 <_scanf_float+0x420>)
 80046f8:	f000 f80e 	bl	8004718 <nanf>
 80046fc:	f8c8 0000 	str.w	r0, [r8]
 8004700:	e7ca      	b.n	8004698 <_scanf_float+0x3a4>
 8004702:	4630      	mov	r0, r6
 8004704:	4639      	mov	r1, r7
 8004706:	f7fc f9df 	bl	8000ac8 <__aeabi_d2f>
 800470a:	e7f7      	b.n	80046fc <_scanf_float+0x408>
 800470c:	2500      	movs	r5, #0
 800470e:	e634      	b.n	800437a <_scanf_float+0x86>
 8004710:	080082f8 	.word	0x080082f8
 8004714:	08008710 	.word	0x08008710

08004718 <nanf>:
 8004718:	4800      	ldr	r0, [pc, #0]	; (800471c <nanf+0x4>)
 800471a:	4770      	bx	lr
 800471c:	7fc00000 	.word	0x7fc00000

08004720 <siprintf>:
 8004720:	b40e      	push	{r1, r2, r3}
 8004722:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004726:	b500      	push	{lr}
 8004728:	b09c      	sub	sp, #112	; 0x70
 800472a:	ab1d      	add	r3, sp, #116	; 0x74
 800472c:	9002      	str	r0, [sp, #8]
 800472e:	9006      	str	r0, [sp, #24]
 8004730:	9107      	str	r1, [sp, #28]
 8004732:	9104      	str	r1, [sp, #16]
 8004734:	4808      	ldr	r0, [pc, #32]	; (8004758 <siprintf+0x38>)
 8004736:	4909      	ldr	r1, [pc, #36]	; (800475c <siprintf+0x3c>)
 8004738:	f853 2b04 	ldr.w	r2, [r3], #4
 800473c:	9105      	str	r1, [sp, #20]
 800473e:	6800      	ldr	r0, [r0, #0]
 8004740:	a902      	add	r1, sp, #8
 8004742:	9301      	str	r3, [sp, #4]
 8004744:	f002 fe96 	bl	8007474 <_svfiprintf_r>
 8004748:	2200      	movs	r2, #0
 800474a:	9b02      	ldr	r3, [sp, #8]
 800474c:	701a      	strb	r2, [r3, #0]
 800474e:	b01c      	add	sp, #112	; 0x70
 8004750:	f85d eb04 	ldr.w	lr, [sp], #4
 8004754:	b003      	add	sp, #12
 8004756:	4770      	bx	lr
 8004758:	2000000c 	.word	0x2000000c
 800475c:	ffff0208 	.word	0xffff0208

08004760 <sulp>:
 8004760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004764:	460f      	mov	r7, r1
 8004766:	4690      	mov	r8, r2
 8004768:	f002 fc2c 	bl	8006fc4 <__ulp>
 800476c:	4604      	mov	r4, r0
 800476e:	460d      	mov	r5, r1
 8004770:	f1b8 0f00 	cmp.w	r8, #0
 8004774:	d011      	beq.n	800479a <sulp+0x3a>
 8004776:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800477a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800477e:	2b00      	cmp	r3, #0
 8004780:	dd0b      	ble.n	800479a <sulp+0x3a>
 8004782:	2400      	movs	r4, #0
 8004784:	051b      	lsls	r3, r3, #20
 8004786:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800478a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800478e:	4622      	mov	r2, r4
 8004790:	462b      	mov	r3, r5
 8004792:	f7fb fea1 	bl	80004d8 <__aeabi_dmul>
 8004796:	4604      	mov	r4, r0
 8004798:	460d      	mov	r5, r1
 800479a:	4620      	mov	r0, r4
 800479c:	4629      	mov	r1, r5
 800479e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047a2:	0000      	movs	r0, r0
 80047a4:	0000      	movs	r0, r0
	...

080047a8 <_strtod_l>:
 80047a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ac:	469b      	mov	fp, r3
 80047ae:	2300      	movs	r3, #0
 80047b0:	b0a1      	sub	sp, #132	; 0x84
 80047b2:	931c      	str	r3, [sp, #112]	; 0x70
 80047b4:	4ba1      	ldr	r3, [pc, #644]	; (8004a3c <_strtod_l+0x294>)
 80047b6:	4682      	mov	sl, r0
 80047b8:	681f      	ldr	r7, [r3, #0]
 80047ba:	460e      	mov	r6, r1
 80047bc:	4638      	mov	r0, r7
 80047be:	9217      	str	r2, [sp, #92]	; 0x5c
 80047c0:	f7fb fcc6 	bl	8000150 <strlen>
 80047c4:	f04f 0800 	mov.w	r8, #0
 80047c8:	4604      	mov	r4, r0
 80047ca:	f04f 0900 	mov.w	r9, #0
 80047ce:	961b      	str	r6, [sp, #108]	; 0x6c
 80047d0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80047d2:	781a      	ldrb	r2, [r3, #0]
 80047d4:	2a2b      	cmp	r2, #43	; 0x2b
 80047d6:	d04c      	beq.n	8004872 <_strtod_l+0xca>
 80047d8:	d83a      	bhi.n	8004850 <_strtod_l+0xa8>
 80047da:	2a0d      	cmp	r2, #13
 80047dc:	d833      	bhi.n	8004846 <_strtod_l+0x9e>
 80047de:	2a08      	cmp	r2, #8
 80047e0:	d833      	bhi.n	800484a <_strtod_l+0xa2>
 80047e2:	2a00      	cmp	r2, #0
 80047e4:	d03d      	beq.n	8004862 <_strtod_l+0xba>
 80047e6:	2300      	movs	r3, #0
 80047e8:	930c      	str	r3, [sp, #48]	; 0x30
 80047ea:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80047ec:	782b      	ldrb	r3, [r5, #0]
 80047ee:	2b30      	cmp	r3, #48	; 0x30
 80047f0:	f040 80af 	bne.w	8004952 <_strtod_l+0x1aa>
 80047f4:	786b      	ldrb	r3, [r5, #1]
 80047f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80047fa:	2b58      	cmp	r3, #88	; 0x58
 80047fc:	d16c      	bne.n	80048d8 <_strtod_l+0x130>
 80047fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004800:	4650      	mov	r0, sl
 8004802:	9301      	str	r3, [sp, #4]
 8004804:	ab1c      	add	r3, sp, #112	; 0x70
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	4a8d      	ldr	r2, [pc, #564]	; (8004a40 <_strtod_l+0x298>)
 800480a:	f8cd b008 	str.w	fp, [sp, #8]
 800480e:	ab1d      	add	r3, sp, #116	; 0x74
 8004810:	a91b      	add	r1, sp, #108	; 0x6c
 8004812:	f001 fd2f 	bl	8006274 <__gethex>
 8004816:	f010 0607 	ands.w	r6, r0, #7
 800481a:	4604      	mov	r4, r0
 800481c:	d005      	beq.n	800482a <_strtod_l+0x82>
 800481e:	2e06      	cmp	r6, #6
 8004820:	d129      	bne.n	8004876 <_strtod_l+0xce>
 8004822:	2300      	movs	r3, #0
 8004824:	3501      	adds	r5, #1
 8004826:	951b      	str	r5, [sp, #108]	; 0x6c
 8004828:	930c      	str	r3, [sp, #48]	; 0x30
 800482a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800482c:	2b00      	cmp	r3, #0
 800482e:	f040 8596 	bne.w	800535e <_strtod_l+0xbb6>
 8004832:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004834:	b1d3      	cbz	r3, 800486c <_strtod_l+0xc4>
 8004836:	4642      	mov	r2, r8
 8004838:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800483c:	4610      	mov	r0, r2
 800483e:	4619      	mov	r1, r3
 8004840:	b021      	add	sp, #132	; 0x84
 8004842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004846:	2a20      	cmp	r2, #32
 8004848:	d1cd      	bne.n	80047e6 <_strtod_l+0x3e>
 800484a:	3301      	adds	r3, #1
 800484c:	931b      	str	r3, [sp, #108]	; 0x6c
 800484e:	e7bf      	b.n	80047d0 <_strtod_l+0x28>
 8004850:	2a2d      	cmp	r2, #45	; 0x2d
 8004852:	d1c8      	bne.n	80047e6 <_strtod_l+0x3e>
 8004854:	2201      	movs	r2, #1
 8004856:	920c      	str	r2, [sp, #48]	; 0x30
 8004858:	1c5a      	adds	r2, r3, #1
 800485a:	921b      	str	r2, [sp, #108]	; 0x6c
 800485c:	785b      	ldrb	r3, [r3, #1]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1c3      	bne.n	80047ea <_strtod_l+0x42>
 8004862:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004864:	961b      	str	r6, [sp, #108]	; 0x6c
 8004866:	2b00      	cmp	r3, #0
 8004868:	f040 8577 	bne.w	800535a <_strtod_l+0xbb2>
 800486c:	4642      	mov	r2, r8
 800486e:	464b      	mov	r3, r9
 8004870:	e7e4      	b.n	800483c <_strtod_l+0x94>
 8004872:	2200      	movs	r2, #0
 8004874:	e7ef      	b.n	8004856 <_strtod_l+0xae>
 8004876:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004878:	b13a      	cbz	r2, 800488a <_strtod_l+0xe2>
 800487a:	2135      	movs	r1, #53	; 0x35
 800487c:	a81e      	add	r0, sp, #120	; 0x78
 800487e:	f002 fca5 	bl	80071cc <__copybits>
 8004882:	4650      	mov	r0, sl
 8004884:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004886:	f002 f86d 	bl	8006964 <_Bfree>
 800488a:	3e01      	subs	r6, #1
 800488c:	2e05      	cmp	r6, #5
 800488e:	d807      	bhi.n	80048a0 <_strtod_l+0xf8>
 8004890:	e8df f006 	tbb	[pc, r6]
 8004894:	1d180b0e 	.word	0x1d180b0e
 8004898:	030e      	.short	0x030e
 800489a:	f04f 0900 	mov.w	r9, #0
 800489e:	46c8      	mov	r8, r9
 80048a0:	0721      	lsls	r1, r4, #28
 80048a2:	d5c2      	bpl.n	800482a <_strtod_l+0x82>
 80048a4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80048a8:	e7bf      	b.n	800482a <_strtod_l+0x82>
 80048aa:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 80048ae:	e7f7      	b.n	80048a0 <_strtod_l+0xf8>
 80048b0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80048b2:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 80048b6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80048ba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80048be:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80048c2:	e7ed      	b.n	80048a0 <_strtod_l+0xf8>
 80048c4:	f04f 0800 	mov.w	r8, #0
 80048c8:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004a44 <_strtod_l+0x29c>
 80048cc:	e7e8      	b.n	80048a0 <_strtod_l+0xf8>
 80048ce:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80048d2:	f04f 38ff 	mov.w	r8, #4294967295
 80048d6:	e7e3      	b.n	80048a0 <_strtod_l+0xf8>
 80048d8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80048da:	1c5a      	adds	r2, r3, #1
 80048dc:	921b      	str	r2, [sp, #108]	; 0x6c
 80048de:	785b      	ldrb	r3, [r3, #1]
 80048e0:	2b30      	cmp	r3, #48	; 0x30
 80048e2:	d0f9      	beq.n	80048d8 <_strtod_l+0x130>
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d0a0      	beq.n	800482a <_strtod_l+0x82>
 80048e8:	2301      	movs	r3, #1
 80048ea:	9307      	str	r3, [sp, #28]
 80048ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80048ee:	220a      	movs	r2, #10
 80048f0:	9308      	str	r3, [sp, #32]
 80048f2:	2300      	movs	r3, #0
 80048f4:	469b      	mov	fp, r3
 80048f6:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80048fa:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80048fc:	7805      	ldrb	r5, [r0, #0]
 80048fe:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8004902:	b2d9      	uxtb	r1, r3
 8004904:	2909      	cmp	r1, #9
 8004906:	d926      	bls.n	8004956 <_strtod_l+0x1ae>
 8004908:	4622      	mov	r2, r4
 800490a:	4639      	mov	r1, r7
 800490c:	f002 fec8 	bl	80076a0 <strncmp>
 8004910:	2800      	cmp	r0, #0
 8004912:	d032      	beq.n	800497a <_strtod_l+0x1d2>
 8004914:	2000      	movs	r0, #0
 8004916:	462b      	mov	r3, r5
 8004918:	465c      	mov	r4, fp
 800491a:	4602      	mov	r2, r0
 800491c:	9004      	str	r0, [sp, #16]
 800491e:	2b65      	cmp	r3, #101	; 0x65
 8004920:	d001      	beq.n	8004926 <_strtod_l+0x17e>
 8004922:	2b45      	cmp	r3, #69	; 0x45
 8004924:	d113      	bne.n	800494e <_strtod_l+0x1a6>
 8004926:	b91c      	cbnz	r4, 8004930 <_strtod_l+0x188>
 8004928:	9b07      	ldr	r3, [sp, #28]
 800492a:	4303      	orrs	r3, r0
 800492c:	d099      	beq.n	8004862 <_strtod_l+0xba>
 800492e:	2400      	movs	r4, #0
 8004930:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004932:	1c73      	adds	r3, r6, #1
 8004934:	931b      	str	r3, [sp, #108]	; 0x6c
 8004936:	7873      	ldrb	r3, [r6, #1]
 8004938:	2b2b      	cmp	r3, #43	; 0x2b
 800493a:	d078      	beq.n	8004a2e <_strtod_l+0x286>
 800493c:	2b2d      	cmp	r3, #45	; 0x2d
 800493e:	d07b      	beq.n	8004a38 <_strtod_l+0x290>
 8004940:	2700      	movs	r7, #0
 8004942:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004946:	2909      	cmp	r1, #9
 8004948:	f240 8082 	bls.w	8004a50 <_strtod_l+0x2a8>
 800494c:	961b      	str	r6, [sp, #108]	; 0x6c
 800494e:	2500      	movs	r5, #0
 8004950:	e09e      	b.n	8004a90 <_strtod_l+0x2e8>
 8004952:	2300      	movs	r3, #0
 8004954:	e7c9      	b.n	80048ea <_strtod_l+0x142>
 8004956:	f1bb 0f08 	cmp.w	fp, #8
 800495a:	bfd5      	itete	le
 800495c:	9906      	ldrle	r1, [sp, #24]
 800495e:	9905      	ldrgt	r1, [sp, #20]
 8004960:	fb02 3301 	mlale	r3, r2, r1, r3
 8004964:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004968:	f100 0001 	add.w	r0, r0, #1
 800496c:	bfd4      	ite	le
 800496e:	9306      	strle	r3, [sp, #24]
 8004970:	9305      	strgt	r3, [sp, #20]
 8004972:	f10b 0b01 	add.w	fp, fp, #1
 8004976:	901b      	str	r0, [sp, #108]	; 0x6c
 8004978:	e7bf      	b.n	80048fa <_strtod_l+0x152>
 800497a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800497c:	191a      	adds	r2, r3, r4
 800497e:	921b      	str	r2, [sp, #108]	; 0x6c
 8004980:	5d1b      	ldrb	r3, [r3, r4]
 8004982:	f1bb 0f00 	cmp.w	fp, #0
 8004986:	d036      	beq.n	80049f6 <_strtod_l+0x24e>
 8004988:	465c      	mov	r4, fp
 800498a:	9004      	str	r0, [sp, #16]
 800498c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8004990:	2a09      	cmp	r2, #9
 8004992:	d912      	bls.n	80049ba <_strtod_l+0x212>
 8004994:	2201      	movs	r2, #1
 8004996:	e7c2      	b.n	800491e <_strtod_l+0x176>
 8004998:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800499a:	3001      	adds	r0, #1
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	921b      	str	r2, [sp, #108]	; 0x6c
 80049a0:	785b      	ldrb	r3, [r3, #1]
 80049a2:	2b30      	cmp	r3, #48	; 0x30
 80049a4:	d0f8      	beq.n	8004998 <_strtod_l+0x1f0>
 80049a6:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80049aa:	2a08      	cmp	r2, #8
 80049ac:	f200 84dc 	bhi.w	8005368 <_strtod_l+0xbc0>
 80049b0:	9004      	str	r0, [sp, #16]
 80049b2:	2000      	movs	r0, #0
 80049b4:	4604      	mov	r4, r0
 80049b6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80049b8:	9208      	str	r2, [sp, #32]
 80049ba:	3b30      	subs	r3, #48	; 0x30
 80049bc:	f100 0201 	add.w	r2, r0, #1
 80049c0:	d013      	beq.n	80049ea <_strtod_l+0x242>
 80049c2:	9904      	ldr	r1, [sp, #16]
 80049c4:	1905      	adds	r5, r0, r4
 80049c6:	4411      	add	r1, r2
 80049c8:	9104      	str	r1, [sp, #16]
 80049ca:	4622      	mov	r2, r4
 80049cc:	210a      	movs	r1, #10
 80049ce:	42aa      	cmp	r2, r5
 80049d0:	d113      	bne.n	80049fa <_strtod_l+0x252>
 80049d2:	1822      	adds	r2, r4, r0
 80049d4:	2a08      	cmp	r2, #8
 80049d6:	f104 0401 	add.w	r4, r4, #1
 80049da:	4404      	add	r4, r0
 80049dc:	dc1b      	bgt.n	8004a16 <_strtod_l+0x26e>
 80049de:	220a      	movs	r2, #10
 80049e0:	9906      	ldr	r1, [sp, #24]
 80049e2:	fb02 3301 	mla	r3, r2, r1, r3
 80049e6:	9306      	str	r3, [sp, #24]
 80049e8:	2200      	movs	r2, #0
 80049ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80049ec:	4610      	mov	r0, r2
 80049ee:	1c59      	adds	r1, r3, #1
 80049f0:	911b      	str	r1, [sp, #108]	; 0x6c
 80049f2:	785b      	ldrb	r3, [r3, #1]
 80049f4:	e7ca      	b.n	800498c <_strtod_l+0x1e4>
 80049f6:	4658      	mov	r0, fp
 80049f8:	e7d3      	b.n	80049a2 <_strtod_l+0x1fa>
 80049fa:	2a08      	cmp	r2, #8
 80049fc:	dc04      	bgt.n	8004a08 <_strtod_l+0x260>
 80049fe:	9f06      	ldr	r7, [sp, #24]
 8004a00:	434f      	muls	r7, r1
 8004a02:	9706      	str	r7, [sp, #24]
 8004a04:	3201      	adds	r2, #1
 8004a06:	e7e2      	b.n	80049ce <_strtod_l+0x226>
 8004a08:	1c57      	adds	r7, r2, #1
 8004a0a:	2f10      	cmp	r7, #16
 8004a0c:	bfde      	ittt	le
 8004a0e:	9f05      	ldrle	r7, [sp, #20]
 8004a10:	434f      	mulle	r7, r1
 8004a12:	9705      	strle	r7, [sp, #20]
 8004a14:	e7f6      	b.n	8004a04 <_strtod_l+0x25c>
 8004a16:	2c10      	cmp	r4, #16
 8004a18:	bfdf      	itttt	le
 8004a1a:	220a      	movle	r2, #10
 8004a1c:	9905      	ldrle	r1, [sp, #20]
 8004a1e:	fb02 3301 	mlale	r3, r2, r1, r3
 8004a22:	9305      	strle	r3, [sp, #20]
 8004a24:	e7e0      	b.n	80049e8 <_strtod_l+0x240>
 8004a26:	2300      	movs	r3, #0
 8004a28:	2201      	movs	r2, #1
 8004a2a:	9304      	str	r3, [sp, #16]
 8004a2c:	e77c      	b.n	8004928 <_strtod_l+0x180>
 8004a2e:	2700      	movs	r7, #0
 8004a30:	1cb3      	adds	r3, r6, #2
 8004a32:	931b      	str	r3, [sp, #108]	; 0x6c
 8004a34:	78b3      	ldrb	r3, [r6, #2]
 8004a36:	e784      	b.n	8004942 <_strtod_l+0x19a>
 8004a38:	2701      	movs	r7, #1
 8004a3a:	e7f9      	b.n	8004a30 <_strtod_l+0x288>
 8004a3c:	08008550 	.word	0x08008550
 8004a40:	08008300 	.word	0x08008300
 8004a44:	7ff00000 	.word	0x7ff00000
 8004a48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004a4a:	1c59      	adds	r1, r3, #1
 8004a4c:	911b      	str	r1, [sp, #108]	; 0x6c
 8004a4e:	785b      	ldrb	r3, [r3, #1]
 8004a50:	2b30      	cmp	r3, #48	; 0x30
 8004a52:	d0f9      	beq.n	8004a48 <_strtod_l+0x2a0>
 8004a54:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8004a58:	2908      	cmp	r1, #8
 8004a5a:	f63f af78 	bhi.w	800494e <_strtod_l+0x1a6>
 8004a5e:	f04f 0e0a 	mov.w	lr, #10
 8004a62:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8004a66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004a68:	9309      	str	r3, [sp, #36]	; 0x24
 8004a6a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004a6c:	1c59      	adds	r1, r3, #1
 8004a6e:	911b      	str	r1, [sp, #108]	; 0x6c
 8004a70:	785b      	ldrb	r3, [r3, #1]
 8004a72:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8004a76:	2d09      	cmp	r5, #9
 8004a78:	d935      	bls.n	8004ae6 <_strtod_l+0x33e>
 8004a7a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004a7c:	1b49      	subs	r1, r1, r5
 8004a7e:	2908      	cmp	r1, #8
 8004a80:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8004a84:	dc02      	bgt.n	8004a8c <_strtod_l+0x2e4>
 8004a86:	4565      	cmp	r5, ip
 8004a88:	bfa8      	it	ge
 8004a8a:	4665      	movge	r5, ip
 8004a8c:	b107      	cbz	r7, 8004a90 <_strtod_l+0x2e8>
 8004a8e:	426d      	negs	r5, r5
 8004a90:	2c00      	cmp	r4, #0
 8004a92:	d14c      	bne.n	8004b2e <_strtod_l+0x386>
 8004a94:	9907      	ldr	r1, [sp, #28]
 8004a96:	4301      	orrs	r1, r0
 8004a98:	f47f aec7 	bne.w	800482a <_strtod_l+0x82>
 8004a9c:	2a00      	cmp	r2, #0
 8004a9e:	f47f aee0 	bne.w	8004862 <_strtod_l+0xba>
 8004aa2:	2b69      	cmp	r3, #105	; 0x69
 8004aa4:	d026      	beq.n	8004af4 <_strtod_l+0x34c>
 8004aa6:	dc23      	bgt.n	8004af0 <_strtod_l+0x348>
 8004aa8:	2b49      	cmp	r3, #73	; 0x49
 8004aaa:	d023      	beq.n	8004af4 <_strtod_l+0x34c>
 8004aac:	2b4e      	cmp	r3, #78	; 0x4e
 8004aae:	f47f aed8 	bne.w	8004862 <_strtod_l+0xba>
 8004ab2:	499c      	ldr	r1, [pc, #624]	; (8004d24 <_strtod_l+0x57c>)
 8004ab4:	a81b      	add	r0, sp, #108	; 0x6c
 8004ab6:	f001 fe2b 	bl	8006710 <__match>
 8004aba:	2800      	cmp	r0, #0
 8004abc:	f43f aed1 	beq.w	8004862 <_strtod_l+0xba>
 8004ac0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	2b28      	cmp	r3, #40	; 0x28
 8004ac6:	d12c      	bne.n	8004b22 <_strtod_l+0x37a>
 8004ac8:	4997      	ldr	r1, [pc, #604]	; (8004d28 <_strtod_l+0x580>)
 8004aca:	aa1e      	add	r2, sp, #120	; 0x78
 8004acc:	a81b      	add	r0, sp, #108	; 0x6c
 8004ace:	f001 fe33 	bl	8006738 <__hexnan>
 8004ad2:	2805      	cmp	r0, #5
 8004ad4:	d125      	bne.n	8004b22 <_strtod_l+0x37a>
 8004ad6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004ad8:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8004adc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8004ae0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8004ae4:	e6a1      	b.n	800482a <_strtod_l+0x82>
 8004ae6:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8004aea:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8004aee:	e7bc      	b.n	8004a6a <_strtod_l+0x2c2>
 8004af0:	2b6e      	cmp	r3, #110	; 0x6e
 8004af2:	e7dc      	b.n	8004aae <_strtod_l+0x306>
 8004af4:	498d      	ldr	r1, [pc, #564]	; (8004d2c <_strtod_l+0x584>)
 8004af6:	a81b      	add	r0, sp, #108	; 0x6c
 8004af8:	f001 fe0a 	bl	8006710 <__match>
 8004afc:	2800      	cmp	r0, #0
 8004afe:	f43f aeb0 	beq.w	8004862 <_strtod_l+0xba>
 8004b02:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004b04:	498a      	ldr	r1, [pc, #552]	; (8004d30 <_strtod_l+0x588>)
 8004b06:	3b01      	subs	r3, #1
 8004b08:	a81b      	add	r0, sp, #108	; 0x6c
 8004b0a:	931b      	str	r3, [sp, #108]	; 0x6c
 8004b0c:	f001 fe00 	bl	8006710 <__match>
 8004b10:	b910      	cbnz	r0, 8004b18 <_strtod_l+0x370>
 8004b12:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004b14:	3301      	adds	r3, #1
 8004b16:	931b      	str	r3, [sp, #108]	; 0x6c
 8004b18:	f04f 0800 	mov.w	r8, #0
 8004b1c:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8004d40 <_strtod_l+0x598>
 8004b20:	e683      	b.n	800482a <_strtod_l+0x82>
 8004b22:	4884      	ldr	r0, [pc, #528]	; (8004d34 <_strtod_l+0x58c>)
 8004b24:	f002 fda6 	bl	8007674 <nan>
 8004b28:	4680      	mov	r8, r0
 8004b2a:	4689      	mov	r9, r1
 8004b2c:	e67d      	b.n	800482a <_strtod_l+0x82>
 8004b2e:	9b04      	ldr	r3, [sp, #16]
 8004b30:	f1bb 0f00 	cmp.w	fp, #0
 8004b34:	bf08      	it	eq
 8004b36:	46a3      	moveq	fp, r4
 8004b38:	1aeb      	subs	r3, r5, r3
 8004b3a:	2c10      	cmp	r4, #16
 8004b3c:	9806      	ldr	r0, [sp, #24]
 8004b3e:	4626      	mov	r6, r4
 8004b40:	9307      	str	r3, [sp, #28]
 8004b42:	bfa8      	it	ge
 8004b44:	2610      	movge	r6, #16
 8004b46:	f7fb fc4d 	bl	80003e4 <__aeabi_ui2d>
 8004b4a:	2c09      	cmp	r4, #9
 8004b4c:	4680      	mov	r8, r0
 8004b4e:	4689      	mov	r9, r1
 8004b50:	dd13      	ble.n	8004b7a <_strtod_l+0x3d2>
 8004b52:	4b79      	ldr	r3, [pc, #484]	; (8004d38 <_strtod_l+0x590>)
 8004b54:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004b58:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004b5c:	f7fb fcbc 	bl	80004d8 <__aeabi_dmul>
 8004b60:	4680      	mov	r8, r0
 8004b62:	9805      	ldr	r0, [sp, #20]
 8004b64:	4689      	mov	r9, r1
 8004b66:	f7fb fc3d 	bl	80003e4 <__aeabi_ui2d>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	4640      	mov	r0, r8
 8004b70:	4649      	mov	r1, r9
 8004b72:	f7fb fafb 	bl	800016c <__adddf3>
 8004b76:	4680      	mov	r8, r0
 8004b78:	4689      	mov	r9, r1
 8004b7a:	2c0f      	cmp	r4, #15
 8004b7c:	dc36      	bgt.n	8004bec <_strtod_l+0x444>
 8004b7e:	9b07      	ldr	r3, [sp, #28]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	f43f ae52 	beq.w	800482a <_strtod_l+0x82>
 8004b86:	dd22      	ble.n	8004bce <_strtod_l+0x426>
 8004b88:	2b16      	cmp	r3, #22
 8004b8a:	dc09      	bgt.n	8004ba0 <_strtod_l+0x3f8>
 8004b8c:	4c6a      	ldr	r4, [pc, #424]	; (8004d38 <_strtod_l+0x590>)
 8004b8e:	4642      	mov	r2, r8
 8004b90:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8004b94:	464b      	mov	r3, r9
 8004b96:	e9d4 0100 	ldrd	r0, r1, [r4]
 8004b9a:	f7fb fc9d 	bl	80004d8 <__aeabi_dmul>
 8004b9e:	e7c3      	b.n	8004b28 <_strtod_l+0x380>
 8004ba0:	9a07      	ldr	r2, [sp, #28]
 8004ba2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	db20      	blt.n	8004bec <_strtod_l+0x444>
 8004baa:	4d63      	ldr	r5, [pc, #396]	; (8004d38 <_strtod_l+0x590>)
 8004bac:	f1c4 040f 	rsb	r4, r4, #15
 8004bb0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8004bb4:	4642      	mov	r2, r8
 8004bb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004bba:	464b      	mov	r3, r9
 8004bbc:	f7fb fc8c 	bl	80004d8 <__aeabi_dmul>
 8004bc0:	9b07      	ldr	r3, [sp, #28]
 8004bc2:	1b1c      	subs	r4, r3, r4
 8004bc4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8004bc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004bcc:	e7e5      	b.n	8004b9a <_strtod_l+0x3f2>
 8004bce:	9b07      	ldr	r3, [sp, #28]
 8004bd0:	3316      	adds	r3, #22
 8004bd2:	db0b      	blt.n	8004bec <_strtod_l+0x444>
 8004bd4:	9b04      	ldr	r3, [sp, #16]
 8004bd6:	4a58      	ldr	r2, [pc, #352]	; (8004d38 <_strtod_l+0x590>)
 8004bd8:	1b5d      	subs	r5, r3, r5
 8004bda:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8004bde:	4640      	mov	r0, r8
 8004be0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004be4:	4649      	mov	r1, r9
 8004be6:	f7fb fda1 	bl	800072c <__aeabi_ddiv>
 8004bea:	e79d      	b.n	8004b28 <_strtod_l+0x380>
 8004bec:	9b07      	ldr	r3, [sp, #28]
 8004bee:	1ba6      	subs	r6, r4, r6
 8004bf0:	441e      	add	r6, r3
 8004bf2:	2e00      	cmp	r6, #0
 8004bf4:	dd71      	ble.n	8004cda <_strtod_l+0x532>
 8004bf6:	f016 030f 	ands.w	r3, r6, #15
 8004bfa:	d00a      	beq.n	8004c12 <_strtod_l+0x46a>
 8004bfc:	494e      	ldr	r1, [pc, #312]	; (8004d38 <_strtod_l+0x590>)
 8004bfe:	4642      	mov	r2, r8
 8004c00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004c04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c08:	464b      	mov	r3, r9
 8004c0a:	f7fb fc65 	bl	80004d8 <__aeabi_dmul>
 8004c0e:	4680      	mov	r8, r0
 8004c10:	4689      	mov	r9, r1
 8004c12:	f036 060f 	bics.w	r6, r6, #15
 8004c16:	d050      	beq.n	8004cba <_strtod_l+0x512>
 8004c18:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8004c1c:	dd27      	ble.n	8004c6e <_strtod_l+0x4c6>
 8004c1e:	f04f 0b00 	mov.w	fp, #0
 8004c22:	f8cd b010 	str.w	fp, [sp, #16]
 8004c26:	f8cd b020 	str.w	fp, [sp, #32]
 8004c2a:	f8cd b018 	str.w	fp, [sp, #24]
 8004c2e:	2322      	movs	r3, #34	; 0x22
 8004c30:	f04f 0800 	mov.w	r8, #0
 8004c34:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8004d40 <_strtod_l+0x598>
 8004c38:	f8ca 3000 	str.w	r3, [sl]
 8004c3c:	9b08      	ldr	r3, [sp, #32]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	f43f adf3 	beq.w	800482a <_strtod_l+0x82>
 8004c44:	4650      	mov	r0, sl
 8004c46:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004c48:	f001 fe8c 	bl	8006964 <_Bfree>
 8004c4c:	4650      	mov	r0, sl
 8004c4e:	9906      	ldr	r1, [sp, #24]
 8004c50:	f001 fe88 	bl	8006964 <_Bfree>
 8004c54:	4650      	mov	r0, sl
 8004c56:	9904      	ldr	r1, [sp, #16]
 8004c58:	f001 fe84 	bl	8006964 <_Bfree>
 8004c5c:	4650      	mov	r0, sl
 8004c5e:	9908      	ldr	r1, [sp, #32]
 8004c60:	f001 fe80 	bl	8006964 <_Bfree>
 8004c64:	4659      	mov	r1, fp
 8004c66:	4650      	mov	r0, sl
 8004c68:	f001 fe7c 	bl	8006964 <_Bfree>
 8004c6c:	e5dd      	b.n	800482a <_strtod_l+0x82>
 8004c6e:	2300      	movs	r3, #0
 8004c70:	4640      	mov	r0, r8
 8004c72:	4649      	mov	r1, r9
 8004c74:	461f      	mov	r7, r3
 8004c76:	1136      	asrs	r6, r6, #4
 8004c78:	2e01      	cmp	r6, #1
 8004c7a:	dc21      	bgt.n	8004cc0 <_strtod_l+0x518>
 8004c7c:	b10b      	cbz	r3, 8004c82 <_strtod_l+0x4da>
 8004c7e:	4680      	mov	r8, r0
 8004c80:	4689      	mov	r9, r1
 8004c82:	4b2e      	ldr	r3, [pc, #184]	; (8004d3c <_strtod_l+0x594>)
 8004c84:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8004c88:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8004c8c:	4642      	mov	r2, r8
 8004c8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c92:	464b      	mov	r3, r9
 8004c94:	f7fb fc20 	bl	80004d8 <__aeabi_dmul>
 8004c98:	4b29      	ldr	r3, [pc, #164]	; (8004d40 <_strtod_l+0x598>)
 8004c9a:	460a      	mov	r2, r1
 8004c9c:	400b      	ands	r3, r1
 8004c9e:	4929      	ldr	r1, [pc, #164]	; (8004d44 <_strtod_l+0x59c>)
 8004ca0:	4680      	mov	r8, r0
 8004ca2:	428b      	cmp	r3, r1
 8004ca4:	d8bb      	bhi.n	8004c1e <_strtod_l+0x476>
 8004ca6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004caa:	428b      	cmp	r3, r1
 8004cac:	bf86      	itte	hi
 8004cae:	f04f 38ff 	movhi.w	r8, #4294967295
 8004cb2:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8004d48 <_strtod_l+0x5a0>
 8004cb6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8004cba:	2300      	movs	r3, #0
 8004cbc:	9305      	str	r3, [sp, #20]
 8004cbe:	e07e      	b.n	8004dbe <_strtod_l+0x616>
 8004cc0:	07f2      	lsls	r2, r6, #31
 8004cc2:	d507      	bpl.n	8004cd4 <_strtod_l+0x52c>
 8004cc4:	4b1d      	ldr	r3, [pc, #116]	; (8004d3c <_strtod_l+0x594>)
 8004cc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cce:	f7fb fc03 	bl	80004d8 <__aeabi_dmul>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	3701      	adds	r7, #1
 8004cd6:	1076      	asrs	r6, r6, #1
 8004cd8:	e7ce      	b.n	8004c78 <_strtod_l+0x4d0>
 8004cda:	d0ee      	beq.n	8004cba <_strtod_l+0x512>
 8004cdc:	4276      	negs	r6, r6
 8004cde:	f016 020f 	ands.w	r2, r6, #15
 8004ce2:	d00a      	beq.n	8004cfa <_strtod_l+0x552>
 8004ce4:	4b14      	ldr	r3, [pc, #80]	; (8004d38 <_strtod_l+0x590>)
 8004ce6:	4640      	mov	r0, r8
 8004ce8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004cec:	4649      	mov	r1, r9
 8004cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf2:	f7fb fd1b 	bl	800072c <__aeabi_ddiv>
 8004cf6:	4680      	mov	r8, r0
 8004cf8:	4689      	mov	r9, r1
 8004cfa:	1136      	asrs	r6, r6, #4
 8004cfc:	d0dd      	beq.n	8004cba <_strtod_l+0x512>
 8004cfe:	2e1f      	cmp	r6, #31
 8004d00:	dd24      	ble.n	8004d4c <_strtod_l+0x5a4>
 8004d02:	f04f 0b00 	mov.w	fp, #0
 8004d06:	f8cd b010 	str.w	fp, [sp, #16]
 8004d0a:	f8cd b020 	str.w	fp, [sp, #32]
 8004d0e:	f8cd b018 	str.w	fp, [sp, #24]
 8004d12:	2322      	movs	r3, #34	; 0x22
 8004d14:	f04f 0800 	mov.w	r8, #0
 8004d18:	f04f 0900 	mov.w	r9, #0
 8004d1c:	f8ca 3000 	str.w	r3, [sl]
 8004d20:	e78c      	b.n	8004c3c <_strtod_l+0x494>
 8004d22:	bf00      	nop
 8004d24:	080082d1 	.word	0x080082d1
 8004d28:	08008314 	.word	0x08008314
 8004d2c:	080082c9 	.word	0x080082c9
 8004d30:	08008454 	.word	0x08008454
 8004d34:	08008710 	.word	0x08008710
 8004d38:	080085f0 	.word	0x080085f0
 8004d3c:	080085c8 	.word	0x080085c8
 8004d40:	7ff00000 	.word	0x7ff00000
 8004d44:	7ca00000 	.word	0x7ca00000
 8004d48:	7fefffff 	.word	0x7fefffff
 8004d4c:	f016 0310 	ands.w	r3, r6, #16
 8004d50:	bf18      	it	ne
 8004d52:	236a      	movne	r3, #106	; 0x6a
 8004d54:	4640      	mov	r0, r8
 8004d56:	9305      	str	r3, [sp, #20]
 8004d58:	4649      	mov	r1, r9
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	4fb2      	ldr	r7, [pc, #712]	; (8005028 <_strtod_l+0x880>)
 8004d5e:	07f2      	lsls	r2, r6, #31
 8004d60:	d504      	bpl.n	8004d6c <_strtod_l+0x5c4>
 8004d62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d66:	f7fb fbb7 	bl	80004d8 <__aeabi_dmul>
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	1076      	asrs	r6, r6, #1
 8004d6e:	f107 0708 	add.w	r7, r7, #8
 8004d72:	d1f4      	bne.n	8004d5e <_strtod_l+0x5b6>
 8004d74:	b10b      	cbz	r3, 8004d7a <_strtod_l+0x5d2>
 8004d76:	4680      	mov	r8, r0
 8004d78:	4689      	mov	r9, r1
 8004d7a:	9b05      	ldr	r3, [sp, #20]
 8004d7c:	b1bb      	cbz	r3, 8004dae <_strtod_l+0x606>
 8004d7e:	f3c9 530a 	ubfx	r3, r9, #20, #11
 8004d82:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	4649      	mov	r1, r9
 8004d8a:	dd10      	ble.n	8004dae <_strtod_l+0x606>
 8004d8c:	2b1f      	cmp	r3, #31
 8004d8e:	f340 812b 	ble.w	8004fe8 <_strtod_l+0x840>
 8004d92:	2b34      	cmp	r3, #52	; 0x34
 8004d94:	bfd8      	it	le
 8004d96:	f04f 32ff 	movle.w	r2, #4294967295
 8004d9a:	f04f 0800 	mov.w	r8, #0
 8004d9e:	bfcf      	iteee	gt
 8004da0:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8004da4:	3b20      	suble	r3, #32
 8004da6:	fa02 f303 	lslle.w	r3, r2, r3
 8004daa:	ea03 0901 	andle.w	r9, r3, r1
 8004dae:	2200      	movs	r2, #0
 8004db0:	2300      	movs	r3, #0
 8004db2:	4640      	mov	r0, r8
 8004db4:	4649      	mov	r1, r9
 8004db6:	f7fb fdf7 	bl	80009a8 <__aeabi_dcmpeq>
 8004dba:	2800      	cmp	r0, #0
 8004dbc:	d1a1      	bne.n	8004d02 <_strtod_l+0x55a>
 8004dbe:	9b06      	ldr	r3, [sp, #24]
 8004dc0:	465a      	mov	r2, fp
 8004dc2:	9300      	str	r3, [sp, #0]
 8004dc4:	4650      	mov	r0, sl
 8004dc6:	4623      	mov	r3, r4
 8004dc8:	9908      	ldr	r1, [sp, #32]
 8004dca:	f001 fe37 	bl	8006a3c <__s2b>
 8004dce:	9008      	str	r0, [sp, #32]
 8004dd0:	2800      	cmp	r0, #0
 8004dd2:	f43f af24 	beq.w	8004c1e <_strtod_l+0x476>
 8004dd6:	9b04      	ldr	r3, [sp, #16]
 8004dd8:	f04f 0b00 	mov.w	fp, #0
 8004ddc:	1b5d      	subs	r5, r3, r5
 8004dde:	9b07      	ldr	r3, [sp, #28]
 8004de0:	f8cd b010 	str.w	fp, [sp, #16]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	bfb4      	ite	lt
 8004de8:	462b      	movlt	r3, r5
 8004dea:	2300      	movge	r3, #0
 8004dec:	930e      	str	r3, [sp, #56]	; 0x38
 8004dee:	9b07      	ldr	r3, [sp, #28]
 8004df0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004df4:	9316      	str	r3, [sp, #88]	; 0x58
 8004df6:	9b08      	ldr	r3, [sp, #32]
 8004df8:	4650      	mov	r0, sl
 8004dfa:	6859      	ldr	r1, [r3, #4]
 8004dfc:	f001 fd72 	bl	80068e4 <_Balloc>
 8004e00:	9006      	str	r0, [sp, #24]
 8004e02:	2800      	cmp	r0, #0
 8004e04:	f43f af13 	beq.w	8004c2e <_strtod_l+0x486>
 8004e08:	9b08      	ldr	r3, [sp, #32]
 8004e0a:	300c      	adds	r0, #12
 8004e0c:	691a      	ldr	r2, [r3, #16]
 8004e0e:	f103 010c 	add.w	r1, r3, #12
 8004e12:	3202      	adds	r2, #2
 8004e14:	0092      	lsls	r2, r2, #2
 8004e16:	f001 fd57 	bl	80068c8 <memcpy>
 8004e1a:	ab1e      	add	r3, sp, #120	; 0x78
 8004e1c:	9301      	str	r3, [sp, #4]
 8004e1e:	ab1d      	add	r3, sp, #116	; 0x74
 8004e20:	9300      	str	r3, [sp, #0]
 8004e22:	4642      	mov	r2, r8
 8004e24:	464b      	mov	r3, r9
 8004e26:	4650      	mov	r0, sl
 8004e28:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8004e2c:	f002 f944 	bl	80070b8 <__d2b>
 8004e30:	901c      	str	r0, [sp, #112]	; 0x70
 8004e32:	2800      	cmp	r0, #0
 8004e34:	f43f aefb 	beq.w	8004c2e <_strtod_l+0x486>
 8004e38:	2101      	movs	r1, #1
 8004e3a:	4650      	mov	r0, sl
 8004e3c:	f001 fe96 	bl	8006b6c <__i2b>
 8004e40:	4603      	mov	r3, r0
 8004e42:	9004      	str	r0, [sp, #16]
 8004e44:	2800      	cmp	r0, #0
 8004e46:	f43f aef2 	beq.w	8004c2e <_strtod_l+0x486>
 8004e4a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004e4c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004e4e:	2d00      	cmp	r5, #0
 8004e50:	bfab      	itete	ge
 8004e52:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004e54:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8004e56:	18ee      	addge	r6, r5, r3
 8004e58:	1b5c      	sublt	r4, r3, r5
 8004e5a:	9b05      	ldr	r3, [sp, #20]
 8004e5c:	bfa8      	it	ge
 8004e5e:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8004e60:	eba5 0503 	sub.w	r5, r5, r3
 8004e64:	4415      	add	r5, r2
 8004e66:	4b71      	ldr	r3, [pc, #452]	; (800502c <_strtod_l+0x884>)
 8004e68:	f105 35ff 	add.w	r5, r5, #4294967295
 8004e6c:	bfb8      	it	lt
 8004e6e:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004e70:	429d      	cmp	r5, r3
 8004e72:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004e76:	f280 80c9 	bge.w	800500c <_strtod_l+0x864>
 8004e7a:	1b5b      	subs	r3, r3, r5
 8004e7c:	2b1f      	cmp	r3, #31
 8004e7e:	f04f 0701 	mov.w	r7, #1
 8004e82:	eba2 0203 	sub.w	r2, r2, r3
 8004e86:	f300 80b6 	bgt.w	8004ff6 <_strtod_l+0x84e>
 8004e8a:	2500      	movs	r5, #0
 8004e8c:	fa07 f303 	lsl.w	r3, r7, r3
 8004e90:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e92:	18b7      	adds	r7, r6, r2
 8004e94:	9b05      	ldr	r3, [sp, #20]
 8004e96:	42be      	cmp	r6, r7
 8004e98:	4414      	add	r4, r2
 8004e9a:	441c      	add	r4, r3
 8004e9c:	4633      	mov	r3, r6
 8004e9e:	bfa8      	it	ge
 8004ea0:	463b      	movge	r3, r7
 8004ea2:	42a3      	cmp	r3, r4
 8004ea4:	bfa8      	it	ge
 8004ea6:	4623      	movge	r3, r4
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	bfc2      	ittt	gt
 8004eac:	1aff      	subgt	r7, r7, r3
 8004eae:	1ae4      	subgt	r4, r4, r3
 8004eb0:	1af6      	subgt	r6, r6, r3
 8004eb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	dd17      	ble.n	8004ee8 <_strtod_l+0x740>
 8004eb8:	461a      	mov	r2, r3
 8004eba:	4650      	mov	r0, sl
 8004ebc:	9904      	ldr	r1, [sp, #16]
 8004ebe:	f001 ff0f 	bl	8006ce0 <__pow5mult>
 8004ec2:	9004      	str	r0, [sp, #16]
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	f43f aeb2 	beq.w	8004c2e <_strtod_l+0x486>
 8004eca:	4601      	mov	r1, r0
 8004ecc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004ece:	4650      	mov	r0, sl
 8004ed0:	f001 fe62 	bl	8006b98 <__multiply>
 8004ed4:	9009      	str	r0, [sp, #36]	; 0x24
 8004ed6:	2800      	cmp	r0, #0
 8004ed8:	f43f aea9 	beq.w	8004c2e <_strtod_l+0x486>
 8004edc:	4650      	mov	r0, sl
 8004ede:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004ee0:	f001 fd40 	bl	8006964 <_Bfree>
 8004ee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ee6:	931c      	str	r3, [sp, #112]	; 0x70
 8004ee8:	2f00      	cmp	r7, #0
 8004eea:	f300 8093 	bgt.w	8005014 <_strtod_l+0x86c>
 8004eee:	9b07      	ldr	r3, [sp, #28]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	dd08      	ble.n	8004f06 <_strtod_l+0x75e>
 8004ef4:	4650      	mov	r0, sl
 8004ef6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004ef8:	9906      	ldr	r1, [sp, #24]
 8004efa:	f001 fef1 	bl	8006ce0 <__pow5mult>
 8004efe:	9006      	str	r0, [sp, #24]
 8004f00:	2800      	cmp	r0, #0
 8004f02:	f43f ae94 	beq.w	8004c2e <_strtod_l+0x486>
 8004f06:	2c00      	cmp	r4, #0
 8004f08:	dd08      	ble.n	8004f1c <_strtod_l+0x774>
 8004f0a:	4622      	mov	r2, r4
 8004f0c:	4650      	mov	r0, sl
 8004f0e:	9906      	ldr	r1, [sp, #24]
 8004f10:	f001 ff40 	bl	8006d94 <__lshift>
 8004f14:	9006      	str	r0, [sp, #24]
 8004f16:	2800      	cmp	r0, #0
 8004f18:	f43f ae89 	beq.w	8004c2e <_strtod_l+0x486>
 8004f1c:	2e00      	cmp	r6, #0
 8004f1e:	dd08      	ble.n	8004f32 <_strtod_l+0x78a>
 8004f20:	4632      	mov	r2, r6
 8004f22:	4650      	mov	r0, sl
 8004f24:	9904      	ldr	r1, [sp, #16]
 8004f26:	f001 ff35 	bl	8006d94 <__lshift>
 8004f2a:	9004      	str	r0, [sp, #16]
 8004f2c:	2800      	cmp	r0, #0
 8004f2e:	f43f ae7e 	beq.w	8004c2e <_strtod_l+0x486>
 8004f32:	4650      	mov	r0, sl
 8004f34:	9a06      	ldr	r2, [sp, #24]
 8004f36:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004f38:	f001 ffb4 	bl	8006ea4 <__mdiff>
 8004f3c:	4683      	mov	fp, r0
 8004f3e:	2800      	cmp	r0, #0
 8004f40:	f43f ae75 	beq.w	8004c2e <_strtod_l+0x486>
 8004f44:	2400      	movs	r4, #0
 8004f46:	68c3      	ldr	r3, [r0, #12]
 8004f48:	9904      	ldr	r1, [sp, #16]
 8004f4a:	60c4      	str	r4, [r0, #12]
 8004f4c:	930d      	str	r3, [sp, #52]	; 0x34
 8004f4e:	f001 ff8d 	bl	8006e6c <__mcmp>
 8004f52:	42a0      	cmp	r0, r4
 8004f54:	da70      	bge.n	8005038 <_strtod_l+0x890>
 8004f56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f58:	ea53 0308 	orrs.w	r3, r3, r8
 8004f5c:	f040 8096 	bne.w	800508c <_strtod_l+0x8e4>
 8004f60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f040 8091 	bne.w	800508c <_strtod_l+0x8e4>
 8004f6a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004f6e:	0d1b      	lsrs	r3, r3, #20
 8004f70:	051b      	lsls	r3, r3, #20
 8004f72:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004f76:	f240 8089 	bls.w	800508c <_strtod_l+0x8e4>
 8004f7a:	f8db 3014 	ldr.w	r3, [fp, #20]
 8004f7e:	b923      	cbnz	r3, 8004f8a <_strtod_l+0x7e2>
 8004f80:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	f340 8081 	ble.w	800508c <_strtod_l+0x8e4>
 8004f8a:	4659      	mov	r1, fp
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	4650      	mov	r0, sl
 8004f90:	f001 ff00 	bl	8006d94 <__lshift>
 8004f94:	9904      	ldr	r1, [sp, #16]
 8004f96:	4683      	mov	fp, r0
 8004f98:	f001 ff68 	bl	8006e6c <__mcmp>
 8004f9c:	2800      	cmp	r0, #0
 8004f9e:	dd75      	ble.n	800508c <_strtod_l+0x8e4>
 8004fa0:	9905      	ldr	r1, [sp, #20]
 8004fa2:	464b      	mov	r3, r9
 8004fa4:	4a22      	ldr	r2, [pc, #136]	; (8005030 <_strtod_l+0x888>)
 8004fa6:	2900      	cmp	r1, #0
 8004fa8:	f000 8091 	beq.w	80050ce <_strtod_l+0x926>
 8004fac:	ea02 0109 	and.w	r1, r2, r9
 8004fb0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004fb4:	f300 808b 	bgt.w	80050ce <_strtod_l+0x926>
 8004fb8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004fbc:	f77f aea9 	ble.w	8004d12 <_strtod_l+0x56a>
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	4a1c      	ldr	r2, [pc, #112]	; (8005034 <_strtod_l+0x88c>)
 8004fc4:	4640      	mov	r0, r8
 8004fc6:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8004fca:	4649      	mov	r1, r9
 8004fcc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8004fd0:	f7fb fa82 	bl	80004d8 <__aeabi_dmul>
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	4303      	orrs	r3, r0
 8004fd8:	bf08      	it	eq
 8004fda:	2322      	moveq	r3, #34	; 0x22
 8004fdc:	4680      	mov	r8, r0
 8004fde:	4689      	mov	r9, r1
 8004fe0:	bf08      	it	eq
 8004fe2:	f8ca 3000 	streq.w	r3, [sl]
 8004fe6:	e62d      	b.n	8004c44 <_strtod_l+0x49c>
 8004fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff0:	ea03 0808 	and.w	r8, r3, r8
 8004ff4:	e6db      	b.n	8004dae <_strtod_l+0x606>
 8004ff6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8004ffa:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8004ffe:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8005002:	35e2      	adds	r5, #226	; 0xe2
 8005004:	fa07 f505 	lsl.w	r5, r7, r5
 8005008:	970f      	str	r7, [sp, #60]	; 0x3c
 800500a:	e742      	b.n	8004e92 <_strtod_l+0x6ea>
 800500c:	2301      	movs	r3, #1
 800500e:	2500      	movs	r5, #0
 8005010:	930f      	str	r3, [sp, #60]	; 0x3c
 8005012:	e73e      	b.n	8004e92 <_strtod_l+0x6ea>
 8005014:	463a      	mov	r2, r7
 8005016:	4650      	mov	r0, sl
 8005018:	991c      	ldr	r1, [sp, #112]	; 0x70
 800501a:	f001 febb 	bl	8006d94 <__lshift>
 800501e:	901c      	str	r0, [sp, #112]	; 0x70
 8005020:	2800      	cmp	r0, #0
 8005022:	f47f af64 	bne.w	8004eee <_strtod_l+0x746>
 8005026:	e602      	b.n	8004c2e <_strtod_l+0x486>
 8005028:	08008328 	.word	0x08008328
 800502c:	fffffc02 	.word	0xfffffc02
 8005030:	7ff00000 	.word	0x7ff00000
 8005034:	39500000 	.word	0x39500000
 8005038:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800503c:	d166      	bne.n	800510c <_strtod_l+0x964>
 800503e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005040:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005044:	b35a      	cbz	r2, 800509e <_strtod_l+0x8f6>
 8005046:	4a9c      	ldr	r2, [pc, #624]	; (80052b8 <_strtod_l+0xb10>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d12c      	bne.n	80050a6 <_strtod_l+0x8fe>
 800504c:	9b05      	ldr	r3, [sp, #20]
 800504e:	4640      	mov	r0, r8
 8005050:	b303      	cbz	r3, 8005094 <_strtod_l+0x8ec>
 8005052:	464b      	mov	r3, r9
 8005054:	4a99      	ldr	r2, [pc, #612]	; (80052bc <_strtod_l+0xb14>)
 8005056:	f04f 31ff 	mov.w	r1, #4294967295
 800505a:	401a      	ands	r2, r3
 800505c:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005060:	d81b      	bhi.n	800509a <_strtod_l+0x8f2>
 8005062:	0d12      	lsrs	r2, r2, #20
 8005064:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005068:	fa01 f303 	lsl.w	r3, r1, r3
 800506c:	4298      	cmp	r0, r3
 800506e:	d11a      	bne.n	80050a6 <_strtod_l+0x8fe>
 8005070:	4b93      	ldr	r3, [pc, #588]	; (80052c0 <_strtod_l+0xb18>)
 8005072:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005074:	429a      	cmp	r2, r3
 8005076:	d102      	bne.n	800507e <_strtod_l+0x8d6>
 8005078:	3001      	adds	r0, #1
 800507a:	f43f add8 	beq.w	8004c2e <_strtod_l+0x486>
 800507e:	f04f 0800 	mov.w	r8, #0
 8005082:	4b8e      	ldr	r3, [pc, #568]	; (80052bc <_strtod_l+0xb14>)
 8005084:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005086:	401a      	ands	r2, r3
 8005088:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800508c:	9b05      	ldr	r3, [sp, #20]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d196      	bne.n	8004fc0 <_strtod_l+0x818>
 8005092:	e5d7      	b.n	8004c44 <_strtod_l+0x49c>
 8005094:	f04f 33ff 	mov.w	r3, #4294967295
 8005098:	e7e8      	b.n	800506c <_strtod_l+0x8c4>
 800509a:	460b      	mov	r3, r1
 800509c:	e7e6      	b.n	800506c <_strtod_l+0x8c4>
 800509e:	ea53 0308 	orrs.w	r3, r3, r8
 80050a2:	f43f af7d 	beq.w	8004fa0 <_strtod_l+0x7f8>
 80050a6:	b1e5      	cbz	r5, 80050e2 <_strtod_l+0x93a>
 80050a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050aa:	421d      	tst	r5, r3
 80050ac:	d0ee      	beq.n	800508c <_strtod_l+0x8e4>
 80050ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050b0:	4640      	mov	r0, r8
 80050b2:	4649      	mov	r1, r9
 80050b4:	9a05      	ldr	r2, [sp, #20]
 80050b6:	b1c3      	cbz	r3, 80050ea <_strtod_l+0x942>
 80050b8:	f7ff fb52 	bl	8004760 <sulp>
 80050bc:	4602      	mov	r2, r0
 80050be:	460b      	mov	r3, r1
 80050c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80050c4:	f7fb f852 	bl	800016c <__adddf3>
 80050c8:	4680      	mov	r8, r0
 80050ca:	4689      	mov	r9, r1
 80050cc:	e7de      	b.n	800508c <_strtod_l+0x8e4>
 80050ce:	4013      	ands	r3, r2
 80050d0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80050d4:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80050d8:	f04f 38ff 	mov.w	r8, #4294967295
 80050dc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80050e0:	e7d4      	b.n	800508c <_strtod_l+0x8e4>
 80050e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050e4:	ea13 0f08 	tst.w	r3, r8
 80050e8:	e7e0      	b.n	80050ac <_strtod_l+0x904>
 80050ea:	f7ff fb39 	bl	8004760 <sulp>
 80050ee:	4602      	mov	r2, r0
 80050f0:	460b      	mov	r3, r1
 80050f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80050f6:	f7fb f837 	bl	8000168 <__aeabi_dsub>
 80050fa:	2200      	movs	r2, #0
 80050fc:	2300      	movs	r3, #0
 80050fe:	4680      	mov	r8, r0
 8005100:	4689      	mov	r9, r1
 8005102:	f7fb fc51 	bl	80009a8 <__aeabi_dcmpeq>
 8005106:	2800      	cmp	r0, #0
 8005108:	d0c0      	beq.n	800508c <_strtod_l+0x8e4>
 800510a:	e602      	b.n	8004d12 <_strtod_l+0x56a>
 800510c:	4658      	mov	r0, fp
 800510e:	9904      	ldr	r1, [sp, #16]
 8005110:	f002 f82e 	bl	8007170 <__ratio>
 8005114:	2200      	movs	r2, #0
 8005116:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800511a:	4606      	mov	r6, r0
 800511c:	460f      	mov	r7, r1
 800511e:	f7fb fc57 	bl	80009d0 <__aeabi_dcmple>
 8005122:	2800      	cmp	r0, #0
 8005124:	d075      	beq.n	8005212 <_strtod_l+0xa6a>
 8005126:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005128:	2b00      	cmp	r3, #0
 800512a:	d047      	beq.n	80051bc <_strtod_l+0xa14>
 800512c:	2600      	movs	r6, #0
 800512e:	4f65      	ldr	r7, [pc, #404]	; (80052c4 <_strtod_l+0xb1c>)
 8005130:	4d64      	ldr	r5, [pc, #400]	; (80052c4 <_strtod_l+0xb1c>)
 8005132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005134:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005138:	0d1b      	lsrs	r3, r3, #20
 800513a:	051b      	lsls	r3, r3, #20
 800513c:	930f      	str	r3, [sp, #60]	; 0x3c
 800513e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005140:	4b61      	ldr	r3, [pc, #388]	; (80052c8 <_strtod_l+0xb20>)
 8005142:	429a      	cmp	r2, r3
 8005144:	f040 80c8 	bne.w	80052d8 <_strtod_l+0xb30>
 8005148:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800514c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005152:	4640      	mov	r0, r8
 8005154:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8005158:	4649      	mov	r1, r9
 800515a:	f001 ff33 	bl	8006fc4 <__ulp>
 800515e:	4602      	mov	r2, r0
 8005160:	460b      	mov	r3, r1
 8005162:	4630      	mov	r0, r6
 8005164:	4639      	mov	r1, r7
 8005166:	f7fb f9b7 	bl	80004d8 <__aeabi_dmul>
 800516a:	4642      	mov	r2, r8
 800516c:	464b      	mov	r3, r9
 800516e:	f7fa fffd 	bl	800016c <__adddf3>
 8005172:	460b      	mov	r3, r1
 8005174:	4951      	ldr	r1, [pc, #324]	; (80052bc <_strtod_l+0xb14>)
 8005176:	4a55      	ldr	r2, [pc, #340]	; (80052cc <_strtod_l+0xb24>)
 8005178:	4019      	ands	r1, r3
 800517a:	4291      	cmp	r1, r2
 800517c:	4680      	mov	r8, r0
 800517e:	d95e      	bls.n	800523e <_strtod_l+0xa96>
 8005180:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005182:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005186:	4293      	cmp	r3, r2
 8005188:	d103      	bne.n	8005192 <_strtod_l+0x9ea>
 800518a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800518c:	3301      	adds	r3, #1
 800518e:	f43f ad4e 	beq.w	8004c2e <_strtod_l+0x486>
 8005192:	f04f 38ff 	mov.w	r8, #4294967295
 8005196:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80052c0 <_strtod_l+0xb18>
 800519a:	4650      	mov	r0, sl
 800519c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800519e:	f001 fbe1 	bl	8006964 <_Bfree>
 80051a2:	4650      	mov	r0, sl
 80051a4:	9906      	ldr	r1, [sp, #24]
 80051a6:	f001 fbdd 	bl	8006964 <_Bfree>
 80051aa:	4650      	mov	r0, sl
 80051ac:	9904      	ldr	r1, [sp, #16]
 80051ae:	f001 fbd9 	bl	8006964 <_Bfree>
 80051b2:	4659      	mov	r1, fp
 80051b4:	4650      	mov	r0, sl
 80051b6:	f001 fbd5 	bl	8006964 <_Bfree>
 80051ba:	e61c      	b.n	8004df6 <_strtod_l+0x64e>
 80051bc:	f1b8 0f00 	cmp.w	r8, #0
 80051c0:	d119      	bne.n	80051f6 <_strtod_l+0xa4e>
 80051c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051c8:	b9e3      	cbnz	r3, 8005204 <_strtod_l+0xa5c>
 80051ca:	2200      	movs	r2, #0
 80051cc:	4630      	mov	r0, r6
 80051ce:	4639      	mov	r1, r7
 80051d0:	4b3c      	ldr	r3, [pc, #240]	; (80052c4 <_strtod_l+0xb1c>)
 80051d2:	f7fb fbf3 	bl	80009bc <__aeabi_dcmplt>
 80051d6:	b9c8      	cbnz	r0, 800520c <_strtod_l+0xa64>
 80051d8:	2200      	movs	r2, #0
 80051da:	4630      	mov	r0, r6
 80051dc:	4639      	mov	r1, r7
 80051de:	4b3c      	ldr	r3, [pc, #240]	; (80052d0 <_strtod_l+0xb28>)
 80051e0:	f7fb f97a 	bl	80004d8 <__aeabi_dmul>
 80051e4:	4604      	mov	r4, r0
 80051e6:	460d      	mov	r5, r1
 80051e8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80051ec:	9418      	str	r4, [sp, #96]	; 0x60
 80051ee:	9319      	str	r3, [sp, #100]	; 0x64
 80051f0:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 80051f4:	e79d      	b.n	8005132 <_strtod_l+0x98a>
 80051f6:	f1b8 0f01 	cmp.w	r8, #1
 80051fa:	d103      	bne.n	8005204 <_strtod_l+0xa5c>
 80051fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f43f ad87 	beq.w	8004d12 <_strtod_l+0x56a>
 8005204:	2600      	movs	r6, #0
 8005206:	2400      	movs	r4, #0
 8005208:	4f32      	ldr	r7, [pc, #200]	; (80052d4 <_strtod_l+0xb2c>)
 800520a:	e791      	b.n	8005130 <_strtod_l+0x988>
 800520c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800520e:	4d30      	ldr	r5, [pc, #192]	; (80052d0 <_strtod_l+0xb28>)
 8005210:	e7ea      	b.n	80051e8 <_strtod_l+0xa40>
 8005212:	4b2f      	ldr	r3, [pc, #188]	; (80052d0 <_strtod_l+0xb28>)
 8005214:	2200      	movs	r2, #0
 8005216:	4630      	mov	r0, r6
 8005218:	4639      	mov	r1, r7
 800521a:	f7fb f95d 	bl	80004d8 <__aeabi_dmul>
 800521e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005220:	4604      	mov	r4, r0
 8005222:	460d      	mov	r5, r1
 8005224:	b933      	cbnz	r3, 8005234 <_strtod_l+0xa8c>
 8005226:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800522a:	9010      	str	r0, [sp, #64]	; 0x40
 800522c:	9311      	str	r3, [sp, #68]	; 0x44
 800522e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005232:	e77e      	b.n	8005132 <_strtod_l+0x98a>
 8005234:	4602      	mov	r2, r0
 8005236:	460b      	mov	r3, r1
 8005238:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800523c:	e7f7      	b.n	800522e <_strtod_l+0xa86>
 800523e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005242:	9b05      	ldr	r3, [sp, #20]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d1a8      	bne.n	800519a <_strtod_l+0x9f2>
 8005248:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800524c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800524e:	0d1b      	lsrs	r3, r3, #20
 8005250:	051b      	lsls	r3, r3, #20
 8005252:	429a      	cmp	r2, r3
 8005254:	d1a1      	bne.n	800519a <_strtod_l+0x9f2>
 8005256:	4620      	mov	r0, r4
 8005258:	4629      	mov	r1, r5
 800525a:	f7fb fc85 	bl	8000b68 <__aeabi_d2lz>
 800525e:	f7fb f90d 	bl	800047c <__aeabi_l2d>
 8005262:	4602      	mov	r2, r0
 8005264:	460b      	mov	r3, r1
 8005266:	4620      	mov	r0, r4
 8005268:	4629      	mov	r1, r5
 800526a:	f7fa ff7d 	bl	8000168 <__aeabi_dsub>
 800526e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005270:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005274:	ea43 0308 	orr.w	r3, r3, r8
 8005278:	4313      	orrs	r3, r2
 800527a:	4604      	mov	r4, r0
 800527c:	460d      	mov	r5, r1
 800527e:	d066      	beq.n	800534e <_strtod_l+0xba6>
 8005280:	a309      	add	r3, pc, #36	; (adr r3, 80052a8 <_strtod_l+0xb00>)
 8005282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005286:	f7fb fb99 	bl	80009bc <__aeabi_dcmplt>
 800528a:	2800      	cmp	r0, #0
 800528c:	f47f acda 	bne.w	8004c44 <_strtod_l+0x49c>
 8005290:	a307      	add	r3, pc, #28	; (adr r3, 80052b0 <_strtod_l+0xb08>)
 8005292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005296:	4620      	mov	r0, r4
 8005298:	4629      	mov	r1, r5
 800529a:	f7fb fbad 	bl	80009f8 <__aeabi_dcmpgt>
 800529e:	2800      	cmp	r0, #0
 80052a0:	f43f af7b 	beq.w	800519a <_strtod_l+0x9f2>
 80052a4:	e4ce      	b.n	8004c44 <_strtod_l+0x49c>
 80052a6:	bf00      	nop
 80052a8:	94a03595 	.word	0x94a03595
 80052ac:	3fdfffff 	.word	0x3fdfffff
 80052b0:	35afe535 	.word	0x35afe535
 80052b4:	3fe00000 	.word	0x3fe00000
 80052b8:	000fffff 	.word	0x000fffff
 80052bc:	7ff00000 	.word	0x7ff00000
 80052c0:	7fefffff 	.word	0x7fefffff
 80052c4:	3ff00000 	.word	0x3ff00000
 80052c8:	7fe00000 	.word	0x7fe00000
 80052cc:	7c9fffff 	.word	0x7c9fffff
 80052d0:	3fe00000 	.word	0x3fe00000
 80052d4:	bff00000 	.word	0xbff00000
 80052d8:	9b05      	ldr	r3, [sp, #20]
 80052da:	b313      	cbz	r3, 8005322 <_strtod_l+0xb7a>
 80052dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80052e2:	d81e      	bhi.n	8005322 <_strtod_l+0xb7a>
 80052e4:	a326      	add	r3, pc, #152	; (adr r3, 8005380 <_strtod_l+0xbd8>)
 80052e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ea:	4620      	mov	r0, r4
 80052ec:	4629      	mov	r1, r5
 80052ee:	f7fb fb6f 	bl	80009d0 <__aeabi_dcmple>
 80052f2:	b190      	cbz	r0, 800531a <_strtod_l+0xb72>
 80052f4:	4629      	mov	r1, r5
 80052f6:	4620      	mov	r0, r4
 80052f8:	f7fb fbc6 	bl	8000a88 <__aeabi_d2uiz>
 80052fc:	2801      	cmp	r0, #1
 80052fe:	bf38      	it	cc
 8005300:	2001      	movcc	r0, #1
 8005302:	f7fb f86f 	bl	80003e4 <__aeabi_ui2d>
 8005306:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005308:	4604      	mov	r4, r0
 800530a:	460d      	mov	r5, r1
 800530c:	b9d3      	cbnz	r3, 8005344 <_strtod_l+0xb9c>
 800530e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005312:	9012      	str	r0, [sp, #72]	; 0x48
 8005314:	9313      	str	r3, [sp, #76]	; 0x4c
 8005316:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800531a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800531c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005320:	1a9f      	subs	r7, r3, r2
 8005322:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005326:	f001 fe4d 	bl	8006fc4 <__ulp>
 800532a:	4602      	mov	r2, r0
 800532c:	460b      	mov	r3, r1
 800532e:	4630      	mov	r0, r6
 8005330:	4639      	mov	r1, r7
 8005332:	f7fb f8d1 	bl	80004d8 <__aeabi_dmul>
 8005336:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800533a:	f7fa ff17 	bl	800016c <__adddf3>
 800533e:	4680      	mov	r8, r0
 8005340:	4689      	mov	r9, r1
 8005342:	e77e      	b.n	8005242 <_strtod_l+0xa9a>
 8005344:	4602      	mov	r2, r0
 8005346:	460b      	mov	r3, r1
 8005348:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800534c:	e7e3      	b.n	8005316 <_strtod_l+0xb6e>
 800534e:	a30e      	add	r3, pc, #56	; (adr r3, 8005388 <_strtod_l+0xbe0>)
 8005350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005354:	f7fb fb32 	bl	80009bc <__aeabi_dcmplt>
 8005358:	e7a1      	b.n	800529e <_strtod_l+0xaf6>
 800535a:	2300      	movs	r3, #0
 800535c:	930c      	str	r3, [sp, #48]	; 0x30
 800535e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005360:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005362:	6013      	str	r3, [r2, #0]
 8005364:	f7ff ba65 	b.w	8004832 <_strtod_l+0x8a>
 8005368:	2b65      	cmp	r3, #101	; 0x65
 800536a:	f43f ab5c 	beq.w	8004a26 <_strtod_l+0x27e>
 800536e:	2b45      	cmp	r3, #69	; 0x45
 8005370:	f43f ab59 	beq.w	8004a26 <_strtod_l+0x27e>
 8005374:	2201      	movs	r2, #1
 8005376:	f7ff bb8d 	b.w	8004a94 <_strtod_l+0x2ec>
 800537a:	bf00      	nop
 800537c:	f3af 8000 	nop.w
 8005380:	ffc00000 	.word	0xffc00000
 8005384:	41dfffff 	.word	0x41dfffff
 8005388:	94a03595 	.word	0x94a03595
 800538c:	3fcfffff 	.word	0x3fcfffff

08005390 <_strtod_r>:
 8005390:	4b01      	ldr	r3, [pc, #4]	; (8005398 <_strtod_r+0x8>)
 8005392:	f7ff ba09 	b.w	80047a8 <_strtod_l>
 8005396:	bf00      	nop
 8005398:	20000074 	.word	0x20000074

0800539c <_strtol_l.isra.0>:
 800539c:	2b01      	cmp	r3, #1
 800539e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053a2:	4686      	mov	lr, r0
 80053a4:	d001      	beq.n	80053aa <_strtol_l.isra.0+0xe>
 80053a6:	2b24      	cmp	r3, #36	; 0x24
 80053a8:	d906      	bls.n	80053b8 <_strtol_l.isra.0+0x1c>
 80053aa:	f7fe fb11 	bl	80039d0 <__errno>
 80053ae:	2316      	movs	r3, #22
 80053b0:	6003      	str	r3, [r0, #0]
 80053b2:	2000      	movs	r0, #0
 80053b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053b8:	468c      	mov	ip, r1
 80053ba:	4e3a      	ldr	r6, [pc, #232]	; (80054a4 <_strtol_l.isra.0+0x108>)
 80053bc:	4660      	mov	r0, ip
 80053be:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80053c2:	5da5      	ldrb	r5, [r4, r6]
 80053c4:	f015 0508 	ands.w	r5, r5, #8
 80053c8:	d1f8      	bne.n	80053bc <_strtol_l.isra.0+0x20>
 80053ca:	2c2d      	cmp	r4, #45	; 0x2d
 80053cc:	d133      	bne.n	8005436 <_strtol_l.isra.0+0x9a>
 80053ce:	f04f 0801 	mov.w	r8, #1
 80053d2:	f89c 4000 	ldrb.w	r4, [ip]
 80053d6:	f100 0c02 	add.w	ip, r0, #2
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d05d      	beq.n	800549a <_strtol_l.isra.0+0xfe>
 80053de:	2b10      	cmp	r3, #16
 80053e0:	d10c      	bne.n	80053fc <_strtol_l.isra.0+0x60>
 80053e2:	2c30      	cmp	r4, #48	; 0x30
 80053e4:	d10a      	bne.n	80053fc <_strtol_l.isra.0+0x60>
 80053e6:	f89c 0000 	ldrb.w	r0, [ip]
 80053ea:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80053ee:	2858      	cmp	r0, #88	; 0x58
 80053f0:	d14e      	bne.n	8005490 <_strtol_l.isra.0+0xf4>
 80053f2:	2310      	movs	r3, #16
 80053f4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80053f8:	f10c 0c02 	add.w	ip, ip, #2
 80053fc:	2500      	movs	r5, #0
 80053fe:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8005402:	3f01      	subs	r7, #1
 8005404:	fbb7 f9f3 	udiv	r9, r7, r3
 8005408:	4628      	mov	r0, r5
 800540a:	fb03 7a19 	mls	sl, r3, r9, r7
 800540e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8005412:	2e09      	cmp	r6, #9
 8005414:	d818      	bhi.n	8005448 <_strtol_l.isra.0+0xac>
 8005416:	4634      	mov	r4, r6
 8005418:	42a3      	cmp	r3, r4
 800541a:	dd24      	ble.n	8005466 <_strtol_l.isra.0+0xca>
 800541c:	2d00      	cmp	r5, #0
 800541e:	db1f      	blt.n	8005460 <_strtol_l.isra.0+0xc4>
 8005420:	4581      	cmp	r9, r0
 8005422:	d31d      	bcc.n	8005460 <_strtol_l.isra.0+0xc4>
 8005424:	d101      	bne.n	800542a <_strtol_l.isra.0+0x8e>
 8005426:	45a2      	cmp	sl, r4
 8005428:	db1a      	blt.n	8005460 <_strtol_l.isra.0+0xc4>
 800542a:	2501      	movs	r5, #1
 800542c:	fb00 4003 	mla	r0, r0, r3, r4
 8005430:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8005434:	e7eb      	b.n	800540e <_strtol_l.isra.0+0x72>
 8005436:	2c2b      	cmp	r4, #43	; 0x2b
 8005438:	bf08      	it	eq
 800543a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800543e:	46a8      	mov	r8, r5
 8005440:	bf08      	it	eq
 8005442:	f100 0c02 	addeq.w	ip, r0, #2
 8005446:	e7c8      	b.n	80053da <_strtol_l.isra.0+0x3e>
 8005448:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800544c:	2e19      	cmp	r6, #25
 800544e:	d801      	bhi.n	8005454 <_strtol_l.isra.0+0xb8>
 8005450:	3c37      	subs	r4, #55	; 0x37
 8005452:	e7e1      	b.n	8005418 <_strtol_l.isra.0+0x7c>
 8005454:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8005458:	2e19      	cmp	r6, #25
 800545a:	d804      	bhi.n	8005466 <_strtol_l.isra.0+0xca>
 800545c:	3c57      	subs	r4, #87	; 0x57
 800545e:	e7db      	b.n	8005418 <_strtol_l.isra.0+0x7c>
 8005460:	f04f 35ff 	mov.w	r5, #4294967295
 8005464:	e7e4      	b.n	8005430 <_strtol_l.isra.0+0x94>
 8005466:	2d00      	cmp	r5, #0
 8005468:	da08      	bge.n	800547c <_strtol_l.isra.0+0xe0>
 800546a:	2322      	movs	r3, #34	; 0x22
 800546c:	4638      	mov	r0, r7
 800546e:	f8ce 3000 	str.w	r3, [lr]
 8005472:	2a00      	cmp	r2, #0
 8005474:	d09e      	beq.n	80053b4 <_strtol_l.isra.0+0x18>
 8005476:	f10c 31ff 	add.w	r1, ip, #4294967295
 800547a:	e007      	b.n	800548c <_strtol_l.isra.0+0xf0>
 800547c:	f1b8 0f00 	cmp.w	r8, #0
 8005480:	d000      	beq.n	8005484 <_strtol_l.isra.0+0xe8>
 8005482:	4240      	negs	r0, r0
 8005484:	2a00      	cmp	r2, #0
 8005486:	d095      	beq.n	80053b4 <_strtol_l.isra.0+0x18>
 8005488:	2d00      	cmp	r5, #0
 800548a:	d1f4      	bne.n	8005476 <_strtol_l.isra.0+0xda>
 800548c:	6011      	str	r1, [r2, #0]
 800548e:	e791      	b.n	80053b4 <_strtol_l.isra.0+0x18>
 8005490:	2430      	movs	r4, #48	; 0x30
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1b2      	bne.n	80053fc <_strtol_l.isra.0+0x60>
 8005496:	2308      	movs	r3, #8
 8005498:	e7b0      	b.n	80053fc <_strtol_l.isra.0+0x60>
 800549a:	2c30      	cmp	r4, #48	; 0x30
 800549c:	d0a3      	beq.n	80053e6 <_strtol_l.isra.0+0x4a>
 800549e:	230a      	movs	r3, #10
 80054a0:	e7ac      	b.n	80053fc <_strtol_l.isra.0+0x60>
 80054a2:	bf00      	nop
 80054a4:	08008351 	.word	0x08008351

080054a8 <_strtol_r>:
 80054a8:	f7ff bf78 	b.w	800539c <_strtol_l.isra.0>

080054ac <quorem>:
 80054ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054b0:	6903      	ldr	r3, [r0, #16]
 80054b2:	690c      	ldr	r4, [r1, #16]
 80054b4:	4607      	mov	r7, r0
 80054b6:	42a3      	cmp	r3, r4
 80054b8:	f2c0 8083 	blt.w	80055c2 <quorem+0x116>
 80054bc:	3c01      	subs	r4, #1
 80054be:	f100 0514 	add.w	r5, r0, #20
 80054c2:	f101 0814 	add.w	r8, r1, #20
 80054c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054ca:	9301      	str	r3, [sp, #4]
 80054cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054d4:	3301      	adds	r3, #1
 80054d6:	429a      	cmp	r2, r3
 80054d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80054dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80054e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054e4:	d332      	bcc.n	800554c <quorem+0xa0>
 80054e6:	f04f 0e00 	mov.w	lr, #0
 80054ea:	4640      	mov	r0, r8
 80054ec:	46ac      	mov	ip, r5
 80054ee:	46f2      	mov	sl, lr
 80054f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80054f4:	b293      	uxth	r3, r2
 80054f6:	fb06 e303 	mla	r3, r6, r3, lr
 80054fa:	0c12      	lsrs	r2, r2, #16
 80054fc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005500:	fb06 e202 	mla	r2, r6, r2, lr
 8005504:	b29b      	uxth	r3, r3
 8005506:	ebaa 0303 	sub.w	r3, sl, r3
 800550a:	f8dc a000 	ldr.w	sl, [ip]
 800550e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005512:	fa1f fa8a 	uxth.w	sl, sl
 8005516:	4453      	add	r3, sl
 8005518:	fa1f fa82 	uxth.w	sl, r2
 800551c:	f8dc 2000 	ldr.w	r2, [ip]
 8005520:	4581      	cmp	r9, r0
 8005522:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005526:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800552a:	b29b      	uxth	r3, r3
 800552c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005530:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005534:	f84c 3b04 	str.w	r3, [ip], #4
 8005538:	d2da      	bcs.n	80054f0 <quorem+0x44>
 800553a:	f855 300b 	ldr.w	r3, [r5, fp]
 800553e:	b92b      	cbnz	r3, 800554c <quorem+0xa0>
 8005540:	9b01      	ldr	r3, [sp, #4]
 8005542:	3b04      	subs	r3, #4
 8005544:	429d      	cmp	r5, r3
 8005546:	461a      	mov	r2, r3
 8005548:	d32f      	bcc.n	80055aa <quorem+0xfe>
 800554a:	613c      	str	r4, [r7, #16]
 800554c:	4638      	mov	r0, r7
 800554e:	f001 fc8d 	bl	8006e6c <__mcmp>
 8005552:	2800      	cmp	r0, #0
 8005554:	db25      	blt.n	80055a2 <quorem+0xf6>
 8005556:	4628      	mov	r0, r5
 8005558:	f04f 0c00 	mov.w	ip, #0
 800555c:	3601      	adds	r6, #1
 800555e:	f858 1b04 	ldr.w	r1, [r8], #4
 8005562:	f8d0 e000 	ldr.w	lr, [r0]
 8005566:	b28b      	uxth	r3, r1
 8005568:	ebac 0303 	sub.w	r3, ip, r3
 800556c:	fa1f f28e 	uxth.w	r2, lr
 8005570:	4413      	add	r3, r2
 8005572:	0c0a      	lsrs	r2, r1, #16
 8005574:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005578:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800557c:	b29b      	uxth	r3, r3
 800557e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005582:	45c1      	cmp	r9, r8
 8005584:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005588:	f840 3b04 	str.w	r3, [r0], #4
 800558c:	d2e7      	bcs.n	800555e <quorem+0xb2>
 800558e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005592:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005596:	b922      	cbnz	r2, 80055a2 <quorem+0xf6>
 8005598:	3b04      	subs	r3, #4
 800559a:	429d      	cmp	r5, r3
 800559c:	461a      	mov	r2, r3
 800559e:	d30a      	bcc.n	80055b6 <quorem+0x10a>
 80055a0:	613c      	str	r4, [r7, #16]
 80055a2:	4630      	mov	r0, r6
 80055a4:	b003      	add	sp, #12
 80055a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055aa:	6812      	ldr	r2, [r2, #0]
 80055ac:	3b04      	subs	r3, #4
 80055ae:	2a00      	cmp	r2, #0
 80055b0:	d1cb      	bne.n	800554a <quorem+0x9e>
 80055b2:	3c01      	subs	r4, #1
 80055b4:	e7c6      	b.n	8005544 <quorem+0x98>
 80055b6:	6812      	ldr	r2, [r2, #0]
 80055b8:	3b04      	subs	r3, #4
 80055ba:	2a00      	cmp	r2, #0
 80055bc:	d1f0      	bne.n	80055a0 <quorem+0xf4>
 80055be:	3c01      	subs	r4, #1
 80055c0:	e7eb      	b.n	800559a <quorem+0xee>
 80055c2:	2000      	movs	r0, #0
 80055c4:	e7ee      	b.n	80055a4 <quorem+0xf8>
	...

080055c8 <_dtoa_r>:
 80055c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055cc:	4616      	mov	r6, r2
 80055ce:	461f      	mov	r7, r3
 80055d0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80055d2:	b099      	sub	sp, #100	; 0x64
 80055d4:	4605      	mov	r5, r0
 80055d6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80055da:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80055de:	b974      	cbnz	r4, 80055fe <_dtoa_r+0x36>
 80055e0:	2010      	movs	r0, #16
 80055e2:	f001 f949 	bl	8006878 <malloc>
 80055e6:	4602      	mov	r2, r0
 80055e8:	6268      	str	r0, [r5, #36]	; 0x24
 80055ea:	b920      	cbnz	r0, 80055f6 <_dtoa_r+0x2e>
 80055ec:	21ea      	movs	r1, #234	; 0xea
 80055ee:	4bae      	ldr	r3, [pc, #696]	; (80058a8 <_dtoa_r+0x2e0>)
 80055f0:	48ae      	ldr	r0, [pc, #696]	; (80058ac <_dtoa_r+0x2e4>)
 80055f2:	f002 f875 	bl	80076e0 <__assert_func>
 80055f6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80055fa:	6004      	str	r4, [r0, #0]
 80055fc:	60c4      	str	r4, [r0, #12]
 80055fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005600:	6819      	ldr	r1, [r3, #0]
 8005602:	b151      	cbz	r1, 800561a <_dtoa_r+0x52>
 8005604:	685a      	ldr	r2, [r3, #4]
 8005606:	2301      	movs	r3, #1
 8005608:	4093      	lsls	r3, r2
 800560a:	604a      	str	r2, [r1, #4]
 800560c:	608b      	str	r3, [r1, #8]
 800560e:	4628      	mov	r0, r5
 8005610:	f001 f9a8 	bl	8006964 <_Bfree>
 8005614:	2200      	movs	r2, #0
 8005616:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005618:	601a      	str	r2, [r3, #0]
 800561a:	1e3b      	subs	r3, r7, #0
 800561c:	bfaf      	iteee	ge
 800561e:	2300      	movge	r3, #0
 8005620:	2201      	movlt	r2, #1
 8005622:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005626:	9305      	strlt	r3, [sp, #20]
 8005628:	bfa8      	it	ge
 800562a:	f8c8 3000 	strge.w	r3, [r8]
 800562e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005632:	4b9f      	ldr	r3, [pc, #636]	; (80058b0 <_dtoa_r+0x2e8>)
 8005634:	bfb8      	it	lt
 8005636:	f8c8 2000 	strlt.w	r2, [r8]
 800563a:	ea33 0309 	bics.w	r3, r3, r9
 800563e:	d119      	bne.n	8005674 <_dtoa_r+0xac>
 8005640:	f242 730f 	movw	r3, #9999	; 0x270f
 8005644:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005646:	6013      	str	r3, [r2, #0]
 8005648:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800564c:	4333      	orrs	r3, r6
 800564e:	f000 8580 	beq.w	8006152 <_dtoa_r+0xb8a>
 8005652:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005654:	b953      	cbnz	r3, 800566c <_dtoa_r+0xa4>
 8005656:	4b97      	ldr	r3, [pc, #604]	; (80058b4 <_dtoa_r+0x2ec>)
 8005658:	e022      	b.n	80056a0 <_dtoa_r+0xd8>
 800565a:	4b97      	ldr	r3, [pc, #604]	; (80058b8 <_dtoa_r+0x2f0>)
 800565c:	9308      	str	r3, [sp, #32]
 800565e:	3308      	adds	r3, #8
 8005660:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005662:	6013      	str	r3, [r2, #0]
 8005664:	9808      	ldr	r0, [sp, #32]
 8005666:	b019      	add	sp, #100	; 0x64
 8005668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800566c:	4b91      	ldr	r3, [pc, #580]	; (80058b4 <_dtoa_r+0x2ec>)
 800566e:	9308      	str	r3, [sp, #32]
 8005670:	3303      	adds	r3, #3
 8005672:	e7f5      	b.n	8005660 <_dtoa_r+0x98>
 8005674:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005678:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800567c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005680:	2200      	movs	r2, #0
 8005682:	2300      	movs	r3, #0
 8005684:	f7fb f990 	bl	80009a8 <__aeabi_dcmpeq>
 8005688:	4680      	mov	r8, r0
 800568a:	b158      	cbz	r0, 80056a4 <_dtoa_r+0xdc>
 800568c:	2301      	movs	r3, #1
 800568e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005690:	6013      	str	r3, [r2, #0]
 8005692:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 8559 	beq.w	800614c <_dtoa_r+0xb84>
 800569a:	4888      	ldr	r0, [pc, #544]	; (80058bc <_dtoa_r+0x2f4>)
 800569c:	6018      	str	r0, [r3, #0]
 800569e:	1e43      	subs	r3, r0, #1
 80056a0:	9308      	str	r3, [sp, #32]
 80056a2:	e7df      	b.n	8005664 <_dtoa_r+0x9c>
 80056a4:	ab16      	add	r3, sp, #88	; 0x58
 80056a6:	9301      	str	r3, [sp, #4]
 80056a8:	ab17      	add	r3, sp, #92	; 0x5c
 80056aa:	9300      	str	r3, [sp, #0]
 80056ac:	4628      	mov	r0, r5
 80056ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80056b2:	f001 fd01 	bl	80070b8 <__d2b>
 80056b6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80056ba:	4682      	mov	sl, r0
 80056bc:	2c00      	cmp	r4, #0
 80056be:	d07e      	beq.n	80057be <_dtoa_r+0x1f6>
 80056c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80056c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056c6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80056ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056ce:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80056d2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80056d6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80056da:	2200      	movs	r2, #0
 80056dc:	4b78      	ldr	r3, [pc, #480]	; (80058c0 <_dtoa_r+0x2f8>)
 80056de:	f7fa fd43 	bl	8000168 <__aeabi_dsub>
 80056e2:	a36b      	add	r3, pc, #428	; (adr r3, 8005890 <_dtoa_r+0x2c8>)
 80056e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e8:	f7fa fef6 	bl	80004d8 <__aeabi_dmul>
 80056ec:	a36a      	add	r3, pc, #424	; (adr r3, 8005898 <_dtoa_r+0x2d0>)
 80056ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f2:	f7fa fd3b 	bl	800016c <__adddf3>
 80056f6:	4606      	mov	r6, r0
 80056f8:	4620      	mov	r0, r4
 80056fa:	460f      	mov	r7, r1
 80056fc:	f7fa fe82 	bl	8000404 <__aeabi_i2d>
 8005700:	a367      	add	r3, pc, #412	; (adr r3, 80058a0 <_dtoa_r+0x2d8>)
 8005702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005706:	f7fa fee7 	bl	80004d8 <__aeabi_dmul>
 800570a:	4602      	mov	r2, r0
 800570c:	460b      	mov	r3, r1
 800570e:	4630      	mov	r0, r6
 8005710:	4639      	mov	r1, r7
 8005712:	f7fa fd2b 	bl	800016c <__adddf3>
 8005716:	4606      	mov	r6, r0
 8005718:	460f      	mov	r7, r1
 800571a:	f7fb f98d 	bl	8000a38 <__aeabi_d2iz>
 800571e:	2200      	movs	r2, #0
 8005720:	4681      	mov	r9, r0
 8005722:	2300      	movs	r3, #0
 8005724:	4630      	mov	r0, r6
 8005726:	4639      	mov	r1, r7
 8005728:	f7fb f948 	bl	80009bc <__aeabi_dcmplt>
 800572c:	b148      	cbz	r0, 8005742 <_dtoa_r+0x17a>
 800572e:	4648      	mov	r0, r9
 8005730:	f7fa fe68 	bl	8000404 <__aeabi_i2d>
 8005734:	4632      	mov	r2, r6
 8005736:	463b      	mov	r3, r7
 8005738:	f7fb f936 	bl	80009a8 <__aeabi_dcmpeq>
 800573c:	b908      	cbnz	r0, 8005742 <_dtoa_r+0x17a>
 800573e:	f109 39ff 	add.w	r9, r9, #4294967295
 8005742:	f1b9 0f16 	cmp.w	r9, #22
 8005746:	d857      	bhi.n	80057f8 <_dtoa_r+0x230>
 8005748:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800574c:	4b5d      	ldr	r3, [pc, #372]	; (80058c4 <_dtoa_r+0x2fc>)
 800574e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005756:	f7fb f931 	bl	80009bc <__aeabi_dcmplt>
 800575a:	2800      	cmp	r0, #0
 800575c:	d04e      	beq.n	80057fc <_dtoa_r+0x234>
 800575e:	2300      	movs	r3, #0
 8005760:	f109 39ff 	add.w	r9, r9, #4294967295
 8005764:	930f      	str	r3, [sp, #60]	; 0x3c
 8005766:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005768:	1b1c      	subs	r4, r3, r4
 800576a:	1e63      	subs	r3, r4, #1
 800576c:	9309      	str	r3, [sp, #36]	; 0x24
 800576e:	bf49      	itett	mi
 8005770:	f1c4 0301 	rsbmi	r3, r4, #1
 8005774:	2300      	movpl	r3, #0
 8005776:	9306      	strmi	r3, [sp, #24]
 8005778:	2300      	movmi	r3, #0
 800577a:	bf54      	ite	pl
 800577c:	9306      	strpl	r3, [sp, #24]
 800577e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005780:	f1b9 0f00 	cmp.w	r9, #0
 8005784:	db3c      	blt.n	8005800 <_dtoa_r+0x238>
 8005786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005788:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800578c:	444b      	add	r3, r9
 800578e:	9309      	str	r3, [sp, #36]	; 0x24
 8005790:	2300      	movs	r3, #0
 8005792:	930a      	str	r3, [sp, #40]	; 0x28
 8005794:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005796:	2b09      	cmp	r3, #9
 8005798:	d86c      	bhi.n	8005874 <_dtoa_r+0x2ac>
 800579a:	2b05      	cmp	r3, #5
 800579c:	bfc4      	itt	gt
 800579e:	3b04      	subgt	r3, #4
 80057a0:	9322      	strgt	r3, [sp, #136]	; 0x88
 80057a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80057a4:	bfc8      	it	gt
 80057a6:	2400      	movgt	r4, #0
 80057a8:	f1a3 0302 	sub.w	r3, r3, #2
 80057ac:	bfd8      	it	le
 80057ae:	2401      	movle	r4, #1
 80057b0:	2b03      	cmp	r3, #3
 80057b2:	f200 808b 	bhi.w	80058cc <_dtoa_r+0x304>
 80057b6:	e8df f003 	tbb	[pc, r3]
 80057ba:	4f2d      	.short	0x4f2d
 80057bc:	5b4d      	.short	0x5b4d
 80057be:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80057c2:	441c      	add	r4, r3
 80057c4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80057c8:	2b20      	cmp	r3, #32
 80057ca:	bfc3      	ittte	gt
 80057cc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80057d0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80057d4:	fa09 f303 	lslgt.w	r3, r9, r3
 80057d8:	f1c3 0320 	rsble	r3, r3, #32
 80057dc:	bfc6      	itte	gt
 80057de:	fa26 f000 	lsrgt.w	r0, r6, r0
 80057e2:	4318      	orrgt	r0, r3
 80057e4:	fa06 f003 	lslle.w	r0, r6, r3
 80057e8:	f7fa fdfc 	bl	80003e4 <__aeabi_ui2d>
 80057ec:	2301      	movs	r3, #1
 80057ee:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80057f2:	3c01      	subs	r4, #1
 80057f4:	9313      	str	r3, [sp, #76]	; 0x4c
 80057f6:	e770      	b.n	80056da <_dtoa_r+0x112>
 80057f8:	2301      	movs	r3, #1
 80057fa:	e7b3      	b.n	8005764 <_dtoa_r+0x19c>
 80057fc:	900f      	str	r0, [sp, #60]	; 0x3c
 80057fe:	e7b2      	b.n	8005766 <_dtoa_r+0x19e>
 8005800:	9b06      	ldr	r3, [sp, #24]
 8005802:	eba3 0309 	sub.w	r3, r3, r9
 8005806:	9306      	str	r3, [sp, #24]
 8005808:	f1c9 0300 	rsb	r3, r9, #0
 800580c:	930a      	str	r3, [sp, #40]	; 0x28
 800580e:	2300      	movs	r3, #0
 8005810:	930e      	str	r3, [sp, #56]	; 0x38
 8005812:	e7bf      	b.n	8005794 <_dtoa_r+0x1cc>
 8005814:	2300      	movs	r3, #0
 8005816:	930b      	str	r3, [sp, #44]	; 0x2c
 8005818:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800581a:	2b00      	cmp	r3, #0
 800581c:	dc59      	bgt.n	80058d2 <_dtoa_r+0x30a>
 800581e:	f04f 0b01 	mov.w	fp, #1
 8005822:	465b      	mov	r3, fp
 8005824:	f8cd b008 	str.w	fp, [sp, #8]
 8005828:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800582c:	2200      	movs	r2, #0
 800582e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005830:	6042      	str	r2, [r0, #4]
 8005832:	2204      	movs	r2, #4
 8005834:	f102 0614 	add.w	r6, r2, #20
 8005838:	429e      	cmp	r6, r3
 800583a:	6841      	ldr	r1, [r0, #4]
 800583c:	d94f      	bls.n	80058de <_dtoa_r+0x316>
 800583e:	4628      	mov	r0, r5
 8005840:	f001 f850 	bl	80068e4 <_Balloc>
 8005844:	9008      	str	r0, [sp, #32]
 8005846:	2800      	cmp	r0, #0
 8005848:	d14d      	bne.n	80058e6 <_dtoa_r+0x31e>
 800584a:	4602      	mov	r2, r0
 800584c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005850:	4b1d      	ldr	r3, [pc, #116]	; (80058c8 <_dtoa_r+0x300>)
 8005852:	e6cd      	b.n	80055f0 <_dtoa_r+0x28>
 8005854:	2301      	movs	r3, #1
 8005856:	e7de      	b.n	8005816 <_dtoa_r+0x24e>
 8005858:	2300      	movs	r3, #0
 800585a:	930b      	str	r3, [sp, #44]	; 0x2c
 800585c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800585e:	eb09 0b03 	add.w	fp, r9, r3
 8005862:	f10b 0301 	add.w	r3, fp, #1
 8005866:	2b01      	cmp	r3, #1
 8005868:	9302      	str	r3, [sp, #8]
 800586a:	bfb8      	it	lt
 800586c:	2301      	movlt	r3, #1
 800586e:	e7dd      	b.n	800582c <_dtoa_r+0x264>
 8005870:	2301      	movs	r3, #1
 8005872:	e7f2      	b.n	800585a <_dtoa_r+0x292>
 8005874:	2401      	movs	r4, #1
 8005876:	2300      	movs	r3, #0
 8005878:	940b      	str	r4, [sp, #44]	; 0x2c
 800587a:	9322      	str	r3, [sp, #136]	; 0x88
 800587c:	f04f 3bff 	mov.w	fp, #4294967295
 8005880:	2200      	movs	r2, #0
 8005882:	2312      	movs	r3, #18
 8005884:	f8cd b008 	str.w	fp, [sp, #8]
 8005888:	9223      	str	r2, [sp, #140]	; 0x8c
 800588a:	e7cf      	b.n	800582c <_dtoa_r+0x264>
 800588c:	f3af 8000 	nop.w
 8005890:	636f4361 	.word	0x636f4361
 8005894:	3fd287a7 	.word	0x3fd287a7
 8005898:	8b60c8b3 	.word	0x8b60c8b3
 800589c:	3fc68a28 	.word	0x3fc68a28
 80058a0:	509f79fb 	.word	0x509f79fb
 80058a4:	3fd34413 	.word	0x3fd34413
 80058a8:	0800845e 	.word	0x0800845e
 80058ac:	08008475 	.word	0x08008475
 80058b0:	7ff00000 	.word	0x7ff00000
 80058b4:	0800845a 	.word	0x0800845a
 80058b8:	08008451 	.word	0x08008451
 80058bc:	080082d5 	.word	0x080082d5
 80058c0:	3ff80000 	.word	0x3ff80000
 80058c4:	080085f0 	.word	0x080085f0
 80058c8:	080084d4 	.word	0x080084d4
 80058cc:	2301      	movs	r3, #1
 80058ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80058d0:	e7d4      	b.n	800587c <_dtoa_r+0x2b4>
 80058d2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80058d6:	465b      	mov	r3, fp
 80058d8:	f8cd b008 	str.w	fp, [sp, #8]
 80058dc:	e7a6      	b.n	800582c <_dtoa_r+0x264>
 80058de:	3101      	adds	r1, #1
 80058e0:	6041      	str	r1, [r0, #4]
 80058e2:	0052      	lsls	r2, r2, #1
 80058e4:	e7a6      	b.n	8005834 <_dtoa_r+0x26c>
 80058e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80058e8:	9a08      	ldr	r2, [sp, #32]
 80058ea:	601a      	str	r2, [r3, #0]
 80058ec:	9b02      	ldr	r3, [sp, #8]
 80058ee:	2b0e      	cmp	r3, #14
 80058f0:	f200 80a8 	bhi.w	8005a44 <_dtoa_r+0x47c>
 80058f4:	2c00      	cmp	r4, #0
 80058f6:	f000 80a5 	beq.w	8005a44 <_dtoa_r+0x47c>
 80058fa:	f1b9 0f00 	cmp.w	r9, #0
 80058fe:	dd34      	ble.n	800596a <_dtoa_r+0x3a2>
 8005900:	4a9a      	ldr	r2, [pc, #616]	; (8005b6c <_dtoa_r+0x5a4>)
 8005902:	f009 030f 	and.w	r3, r9, #15
 8005906:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800590a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800590e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005912:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005916:	ea4f 1429 	mov.w	r4, r9, asr #4
 800591a:	d016      	beq.n	800594a <_dtoa_r+0x382>
 800591c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005920:	4b93      	ldr	r3, [pc, #588]	; (8005b70 <_dtoa_r+0x5a8>)
 8005922:	2703      	movs	r7, #3
 8005924:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005928:	f7fa ff00 	bl	800072c <__aeabi_ddiv>
 800592c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005930:	f004 040f 	and.w	r4, r4, #15
 8005934:	4e8e      	ldr	r6, [pc, #568]	; (8005b70 <_dtoa_r+0x5a8>)
 8005936:	b954      	cbnz	r4, 800594e <_dtoa_r+0x386>
 8005938:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800593c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005940:	f7fa fef4 	bl	800072c <__aeabi_ddiv>
 8005944:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005948:	e029      	b.n	800599e <_dtoa_r+0x3d6>
 800594a:	2702      	movs	r7, #2
 800594c:	e7f2      	b.n	8005934 <_dtoa_r+0x36c>
 800594e:	07e1      	lsls	r1, r4, #31
 8005950:	d508      	bpl.n	8005964 <_dtoa_r+0x39c>
 8005952:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005956:	e9d6 2300 	ldrd	r2, r3, [r6]
 800595a:	f7fa fdbd 	bl	80004d8 <__aeabi_dmul>
 800595e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005962:	3701      	adds	r7, #1
 8005964:	1064      	asrs	r4, r4, #1
 8005966:	3608      	adds	r6, #8
 8005968:	e7e5      	b.n	8005936 <_dtoa_r+0x36e>
 800596a:	f000 80a5 	beq.w	8005ab8 <_dtoa_r+0x4f0>
 800596e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005972:	f1c9 0400 	rsb	r4, r9, #0
 8005976:	4b7d      	ldr	r3, [pc, #500]	; (8005b6c <_dtoa_r+0x5a4>)
 8005978:	f004 020f 	and.w	r2, r4, #15
 800597c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005984:	f7fa fda8 	bl	80004d8 <__aeabi_dmul>
 8005988:	2702      	movs	r7, #2
 800598a:	2300      	movs	r3, #0
 800598c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005990:	4e77      	ldr	r6, [pc, #476]	; (8005b70 <_dtoa_r+0x5a8>)
 8005992:	1124      	asrs	r4, r4, #4
 8005994:	2c00      	cmp	r4, #0
 8005996:	f040 8084 	bne.w	8005aa2 <_dtoa_r+0x4da>
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1d2      	bne.n	8005944 <_dtoa_r+0x37c>
 800599e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 808b 	beq.w	8005abc <_dtoa_r+0x4f4>
 80059a6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80059aa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80059ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80059b2:	2200      	movs	r2, #0
 80059b4:	4b6f      	ldr	r3, [pc, #444]	; (8005b74 <_dtoa_r+0x5ac>)
 80059b6:	f7fb f801 	bl	80009bc <__aeabi_dcmplt>
 80059ba:	2800      	cmp	r0, #0
 80059bc:	d07e      	beq.n	8005abc <_dtoa_r+0x4f4>
 80059be:	9b02      	ldr	r3, [sp, #8]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d07b      	beq.n	8005abc <_dtoa_r+0x4f4>
 80059c4:	f1bb 0f00 	cmp.w	fp, #0
 80059c8:	dd38      	ble.n	8005a3c <_dtoa_r+0x474>
 80059ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80059ce:	2200      	movs	r2, #0
 80059d0:	4b69      	ldr	r3, [pc, #420]	; (8005b78 <_dtoa_r+0x5b0>)
 80059d2:	f7fa fd81 	bl	80004d8 <__aeabi_dmul>
 80059d6:	465c      	mov	r4, fp
 80059d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059dc:	f109 38ff 	add.w	r8, r9, #4294967295
 80059e0:	3701      	adds	r7, #1
 80059e2:	4638      	mov	r0, r7
 80059e4:	f7fa fd0e 	bl	8000404 <__aeabi_i2d>
 80059e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059ec:	f7fa fd74 	bl	80004d8 <__aeabi_dmul>
 80059f0:	2200      	movs	r2, #0
 80059f2:	4b62      	ldr	r3, [pc, #392]	; (8005b7c <_dtoa_r+0x5b4>)
 80059f4:	f7fa fbba 	bl	800016c <__adddf3>
 80059f8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80059fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005a00:	9611      	str	r6, [sp, #68]	; 0x44
 8005a02:	2c00      	cmp	r4, #0
 8005a04:	d15d      	bne.n	8005ac2 <_dtoa_r+0x4fa>
 8005a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	4b5c      	ldr	r3, [pc, #368]	; (8005b80 <_dtoa_r+0x5b8>)
 8005a0e:	f7fa fbab 	bl	8000168 <__aeabi_dsub>
 8005a12:	4602      	mov	r2, r0
 8005a14:	460b      	mov	r3, r1
 8005a16:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a1a:	4633      	mov	r3, r6
 8005a1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a1e:	f7fa ffeb 	bl	80009f8 <__aeabi_dcmpgt>
 8005a22:	2800      	cmp	r0, #0
 8005a24:	f040 829e 	bne.w	8005f64 <_dtoa_r+0x99c>
 8005a28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005a2e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005a32:	f7fa ffc3 	bl	80009bc <__aeabi_dcmplt>
 8005a36:	2800      	cmp	r0, #0
 8005a38:	f040 8292 	bne.w	8005f60 <_dtoa_r+0x998>
 8005a3c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005a40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005a44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	f2c0 8153 	blt.w	8005cf2 <_dtoa_r+0x72a>
 8005a4c:	f1b9 0f0e 	cmp.w	r9, #14
 8005a50:	f300 814f 	bgt.w	8005cf2 <_dtoa_r+0x72a>
 8005a54:	4b45      	ldr	r3, [pc, #276]	; (8005b6c <_dtoa_r+0x5a4>)
 8005a56:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005a5a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a5e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005a62:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f280 80db 	bge.w	8005c20 <_dtoa_r+0x658>
 8005a6a:	9b02      	ldr	r3, [sp, #8]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f300 80d7 	bgt.w	8005c20 <_dtoa_r+0x658>
 8005a72:	f040 8274 	bne.w	8005f5e <_dtoa_r+0x996>
 8005a76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	4b40      	ldr	r3, [pc, #256]	; (8005b80 <_dtoa_r+0x5b8>)
 8005a7e:	f7fa fd2b 	bl	80004d8 <__aeabi_dmul>
 8005a82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a86:	f7fa ffad 	bl	80009e4 <__aeabi_dcmpge>
 8005a8a:	9c02      	ldr	r4, [sp, #8]
 8005a8c:	4626      	mov	r6, r4
 8005a8e:	2800      	cmp	r0, #0
 8005a90:	f040 824a 	bne.w	8005f28 <_dtoa_r+0x960>
 8005a94:	2331      	movs	r3, #49	; 0x31
 8005a96:	9f08      	ldr	r7, [sp, #32]
 8005a98:	f109 0901 	add.w	r9, r9, #1
 8005a9c:	f807 3b01 	strb.w	r3, [r7], #1
 8005aa0:	e246      	b.n	8005f30 <_dtoa_r+0x968>
 8005aa2:	07e2      	lsls	r2, r4, #31
 8005aa4:	d505      	bpl.n	8005ab2 <_dtoa_r+0x4ea>
 8005aa6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005aaa:	f7fa fd15 	bl	80004d8 <__aeabi_dmul>
 8005aae:	2301      	movs	r3, #1
 8005ab0:	3701      	adds	r7, #1
 8005ab2:	1064      	asrs	r4, r4, #1
 8005ab4:	3608      	adds	r6, #8
 8005ab6:	e76d      	b.n	8005994 <_dtoa_r+0x3cc>
 8005ab8:	2702      	movs	r7, #2
 8005aba:	e770      	b.n	800599e <_dtoa_r+0x3d6>
 8005abc:	46c8      	mov	r8, r9
 8005abe:	9c02      	ldr	r4, [sp, #8]
 8005ac0:	e78f      	b.n	80059e2 <_dtoa_r+0x41a>
 8005ac2:	9908      	ldr	r1, [sp, #32]
 8005ac4:	4b29      	ldr	r3, [pc, #164]	; (8005b6c <_dtoa_r+0x5a4>)
 8005ac6:	4421      	add	r1, r4
 8005ac8:	9112      	str	r1, [sp, #72]	; 0x48
 8005aca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005acc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ad0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005ad4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ad8:	2900      	cmp	r1, #0
 8005ada:	d055      	beq.n	8005b88 <_dtoa_r+0x5c0>
 8005adc:	2000      	movs	r0, #0
 8005ade:	4929      	ldr	r1, [pc, #164]	; (8005b84 <_dtoa_r+0x5bc>)
 8005ae0:	f7fa fe24 	bl	800072c <__aeabi_ddiv>
 8005ae4:	463b      	mov	r3, r7
 8005ae6:	4632      	mov	r2, r6
 8005ae8:	f7fa fb3e 	bl	8000168 <__aeabi_dsub>
 8005aec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005af0:	9f08      	ldr	r7, [sp, #32]
 8005af2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005af6:	f7fa ff9f 	bl	8000a38 <__aeabi_d2iz>
 8005afa:	4604      	mov	r4, r0
 8005afc:	f7fa fc82 	bl	8000404 <__aeabi_i2d>
 8005b00:	4602      	mov	r2, r0
 8005b02:	460b      	mov	r3, r1
 8005b04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b08:	f7fa fb2e 	bl	8000168 <__aeabi_dsub>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	3430      	adds	r4, #48	; 0x30
 8005b12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b1a:	f807 4b01 	strb.w	r4, [r7], #1
 8005b1e:	f7fa ff4d 	bl	80009bc <__aeabi_dcmplt>
 8005b22:	2800      	cmp	r0, #0
 8005b24:	d174      	bne.n	8005c10 <_dtoa_r+0x648>
 8005b26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b2a:	2000      	movs	r0, #0
 8005b2c:	4911      	ldr	r1, [pc, #68]	; (8005b74 <_dtoa_r+0x5ac>)
 8005b2e:	f7fa fb1b 	bl	8000168 <__aeabi_dsub>
 8005b32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b36:	f7fa ff41 	bl	80009bc <__aeabi_dcmplt>
 8005b3a:	2800      	cmp	r0, #0
 8005b3c:	f040 80b6 	bne.w	8005cac <_dtoa_r+0x6e4>
 8005b40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b42:	429f      	cmp	r7, r3
 8005b44:	f43f af7a 	beq.w	8005a3c <_dtoa_r+0x474>
 8005b48:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	4b0a      	ldr	r3, [pc, #40]	; (8005b78 <_dtoa_r+0x5b0>)
 8005b50:	f7fa fcc2 	bl	80004d8 <__aeabi_dmul>
 8005b54:	2200      	movs	r2, #0
 8005b56:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b5e:	4b06      	ldr	r3, [pc, #24]	; (8005b78 <_dtoa_r+0x5b0>)
 8005b60:	f7fa fcba 	bl	80004d8 <__aeabi_dmul>
 8005b64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b68:	e7c3      	b.n	8005af2 <_dtoa_r+0x52a>
 8005b6a:	bf00      	nop
 8005b6c:	080085f0 	.word	0x080085f0
 8005b70:	080085c8 	.word	0x080085c8
 8005b74:	3ff00000 	.word	0x3ff00000
 8005b78:	40240000 	.word	0x40240000
 8005b7c:	401c0000 	.word	0x401c0000
 8005b80:	40140000 	.word	0x40140000
 8005b84:	3fe00000 	.word	0x3fe00000
 8005b88:	4630      	mov	r0, r6
 8005b8a:	4639      	mov	r1, r7
 8005b8c:	f7fa fca4 	bl	80004d8 <__aeabi_dmul>
 8005b90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b92:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005b96:	9c08      	ldr	r4, [sp, #32]
 8005b98:	9314      	str	r3, [sp, #80]	; 0x50
 8005b9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b9e:	f7fa ff4b 	bl	8000a38 <__aeabi_d2iz>
 8005ba2:	9015      	str	r0, [sp, #84]	; 0x54
 8005ba4:	f7fa fc2e 	bl	8000404 <__aeabi_i2d>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bb0:	f7fa fada 	bl	8000168 <__aeabi_dsub>
 8005bb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005bb6:	4606      	mov	r6, r0
 8005bb8:	3330      	adds	r3, #48	; 0x30
 8005bba:	f804 3b01 	strb.w	r3, [r4], #1
 8005bbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005bc0:	460f      	mov	r7, r1
 8005bc2:	429c      	cmp	r4, r3
 8005bc4:	f04f 0200 	mov.w	r2, #0
 8005bc8:	d124      	bne.n	8005c14 <_dtoa_r+0x64c>
 8005bca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005bce:	4bb3      	ldr	r3, [pc, #716]	; (8005e9c <_dtoa_r+0x8d4>)
 8005bd0:	f7fa facc 	bl	800016c <__adddf3>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4630      	mov	r0, r6
 8005bda:	4639      	mov	r1, r7
 8005bdc:	f7fa ff0c 	bl	80009f8 <__aeabi_dcmpgt>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	d162      	bne.n	8005caa <_dtoa_r+0x6e2>
 8005be4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005be8:	2000      	movs	r0, #0
 8005bea:	49ac      	ldr	r1, [pc, #688]	; (8005e9c <_dtoa_r+0x8d4>)
 8005bec:	f7fa fabc 	bl	8000168 <__aeabi_dsub>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	460b      	mov	r3, r1
 8005bf4:	4630      	mov	r0, r6
 8005bf6:	4639      	mov	r1, r7
 8005bf8:	f7fa fee0 	bl	80009bc <__aeabi_dcmplt>
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	f43f af1d 	beq.w	8005a3c <_dtoa_r+0x474>
 8005c02:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005c04:	1e7b      	subs	r3, r7, #1
 8005c06:	9314      	str	r3, [sp, #80]	; 0x50
 8005c08:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005c0c:	2b30      	cmp	r3, #48	; 0x30
 8005c0e:	d0f8      	beq.n	8005c02 <_dtoa_r+0x63a>
 8005c10:	46c1      	mov	r9, r8
 8005c12:	e03a      	b.n	8005c8a <_dtoa_r+0x6c2>
 8005c14:	4ba2      	ldr	r3, [pc, #648]	; (8005ea0 <_dtoa_r+0x8d8>)
 8005c16:	f7fa fc5f 	bl	80004d8 <__aeabi_dmul>
 8005c1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c1e:	e7bc      	b.n	8005b9a <_dtoa_r+0x5d2>
 8005c20:	9f08      	ldr	r7, [sp, #32]
 8005c22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c2a:	f7fa fd7f 	bl	800072c <__aeabi_ddiv>
 8005c2e:	f7fa ff03 	bl	8000a38 <__aeabi_d2iz>
 8005c32:	4604      	mov	r4, r0
 8005c34:	f7fa fbe6 	bl	8000404 <__aeabi_i2d>
 8005c38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c3c:	f7fa fc4c 	bl	80004d8 <__aeabi_dmul>
 8005c40:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8005c44:	460b      	mov	r3, r1
 8005c46:	4602      	mov	r2, r0
 8005c48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c4c:	f7fa fa8c 	bl	8000168 <__aeabi_dsub>
 8005c50:	f807 6b01 	strb.w	r6, [r7], #1
 8005c54:	9e08      	ldr	r6, [sp, #32]
 8005c56:	9b02      	ldr	r3, [sp, #8]
 8005c58:	1bbe      	subs	r6, r7, r6
 8005c5a:	42b3      	cmp	r3, r6
 8005c5c:	d13a      	bne.n	8005cd4 <_dtoa_r+0x70c>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	460b      	mov	r3, r1
 8005c62:	f7fa fa83 	bl	800016c <__adddf3>
 8005c66:	4602      	mov	r2, r0
 8005c68:	460b      	mov	r3, r1
 8005c6a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c72:	f7fa fec1 	bl	80009f8 <__aeabi_dcmpgt>
 8005c76:	bb58      	cbnz	r0, 8005cd0 <_dtoa_r+0x708>
 8005c78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c80:	f7fa fe92 	bl	80009a8 <__aeabi_dcmpeq>
 8005c84:	b108      	cbz	r0, 8005c8a <_dtoa_r+0x6c2>
 8005c86:	07e1      	lsls	r1, r4, #31
 8005c88:	d422      	bmi.n	8005cd0 <_dtoa_r+0x708>
 8005c8a:	4628      	mov	r0, r5
 8005c8c:	4651      	mov	r1, sl
 8005c8e:	f000 fe69 	bl	8006964 <_Bfree>
 8005c92:	2300      	movs	r3, #0
 8005c94:	703b      	strb	r3, [r7, #0]
 8005c96:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005c98:	f109 0001 	add.w	r0, r9, #1
 8005c9c:	6018      	str	r0, [r3, #0]
 8005c9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	f43f acdf 	beq.w	8005664 <_dtoa_r+0x9c>
 8005ca6:	601f      	str	r7, [r3, #0]
 8005ca8:	e4dc      	b.n	8005664 <_dtoa_r+0x9c>
 8005caa:	4627      	mov	r7, r4
 8005cac:	463b      	mov	r3, r7
 8005cae:	461f      	mov	r7, r3
 8005cb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cb4:	2a39      	cmp	r2, #57	; 0x39
 8005cb6:	d107      	bne.n	8005cc8 <_dtoa_r+0x700>
 8005cb8:	9a08      	ldr	r2, [sp, #32]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d1f7      	bne.n	8005cae <_dtoa_r+0x6e6>
 8005cbe:	2230      	movs	r2, #48	; 0x30
 8005cc0:	9908      	ldr	r1, [sp, #32]
 8005cc2:	f108 0801 	add.w	r8, r8, #1
 8005cc6:	700a      	strb	r2, [r1, #0]
 8005cc8:	781a      	ldrb	r2, [r3, #0]
 8005cca:	3201      	adds	r2, #1
 8005ccc:	701a      	strb	r2, [r3, #0]
 8005cce:	e79f      	b.n	8005c10 <_dtoa_r+0x648>
 8005cd0:	46c8      	mov	r8, r9
 8005cd2:	e7eb      	b.n	8005cac <_dtoa_r+0x6e4>
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	4b72      	ldr	r3, [pc, #456]	; (8005ea0 <_dtoa_r+0x8d8>)
 8005cd8:	f7fa fbfe 	bl	80004d8 <__aeabi_dmul>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	460b      	mov	r3, r1
 8005ce0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	f7fa fe5e 	bl	80009a8 <__aeabi_dcmpeq>
 8005cec:	2800      	cmp	r0, #0
 8005cee:	d098      	beq.n	8005c22 <_dtoa_r+0x65a>
 8005cf0:	e7cb      	b.n	8005c8a <_dtoa_r+0x6c2>
 8005cf2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cf4:	2a00      	cmp	r2, #0
 8005cf6:	f000 80cd 	beq.w	8005e94 <_dtoa_r+0x8cc>
 8005cfa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005cfc:	2a01      	cmp	r2, #1
 8005cfe:	f300 80af 	bgt.w	8005e60 <_dtoa_r+0x898>
 8005d02:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005d04:	2a00      	cmp	r2, #0
 8005d06:	f000 80a7 	beq.w	8005e58 <_dtoa_r+0x890>
 8005d0a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d0e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005d10:	9f06      	ldr	r7, [sp, #24]
 8005d12:	9a06      	ldr	r2, [sp, #24]
 8005d14:	2101      	movs	r1, #1
 8005d16:	441a      	add	r2, r3
 8005d18:	9206      	str	r2, [sp, #24]
 8005d1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d1c:	4628      	mov	r0, r5
 8005d1e:	441a      	add	r2, r3
 8005d20:	9209      	str	r2, [sp, #36]	; 0x24
 8005d22:	f000 ff23 	bl	8006b6c <__i2b>
 8005d26:	4606      	mov	r6, r0
 8005d28:	2f00      	cmp	r7, #0
 8005d2a:	dd0c      	ble.n	8005d46 <_dtoa_r+0x77e>
 8005d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	dd09      	ble.n	8005d46 <_dtoa_r+0x77e>
 8005d32:	42bb      	cmp	r3, r7
 8005d34:	bfa8      	it	ge
 8005d36:	463b      	movge	r3, r7
 8005d38:	9a06      	ldr	r2, [sp, #24]
 8005d3a:	1aff      	subs	r7, r7, r3
 8005d3c:	1ad2      	subs	r2, r2, r3
 8005d3e:	9206      	str	r2, [sp, #24]
 8005d40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d42:	1ad3      	subs	r3, r2, r3
 8005d44:	9309      	str	r3, [sp, #36]	; 0x24
 8005d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d48:	b1f3      	cbz	r3, 8005d88 <_dtoa_r+0x7c0>
 8005d4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 80a9 	beq.w	8005ea4 <_dtoa_r+0x8dc>
 8005d52:	2c00      	cmp	r4, #0
 8005d54:	dd10      	ble.n	8005d78 <_dtoa_r+0x7b0>
 8005d56:	4631      	mov	r1, r6
 8005d58:	4622      	mov	r2, r4
 8005d5a:	4628      	mov	r0, r5
 8005d5c:	f000 ffc0 	bl	8006ce0 <__pow5mult>
 8005d60:	4652      	mov	r2, sl
 8005d62:	4601      	mov	r1, r0
 8005d64:	4606      	mov	r6, r0
 8005d66:	4628      	mov	r0, r5
 8005d68:	f000 ff16 	bl	8006b98 <__multiply>
 8005d6c:	4680      	mov	r8, r0
 8005d6e:	4651      	mov	r1, sl
 8005d70:	4628      	mov	r0, r5
 8005d72:	f000 fdf7 	bl	8006964 <_Bfree>
 8005d76:	46c2      	mov	sl, r8
 8005d78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d7a:	1b1a      	subs	r2, r3, r4
 8005d7c:	d004      	beq.n	8005d88 <_dtoa_r+0x7c0>
 8005d7e:	4651      	mov	r1, sl
 8005d80:	4628      	mov	r0, r5
 8005d82:	f000 ffad 	bl	8006ce0 <__pow5mult>
 8005d86:	4682      	mov	sl, r0
 8005d88:	2101      	movs	r1, #1
 8005d8a:	4628      	mov	r0, r5
 8005d8c:	f000 feee 	bl	8006b6c <__i2b>
 8005d90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d92:	4604      	mov	r4, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f340 8087 	ble.w	8005ea8 <_dtoa_r+0x8e0>
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	4601      	mov	r1, r0
 8005d9e:	4628      	mov	r0, r5
 8005da0:	f000 ff9e 	bl	8006ce0 <__pow5mult>
 8005da4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005da6:	4604      	mov	r4, r0
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	f340 8080 	ble.w	8005eae <_dtoa_r+0x8e6>
 8005dae:	f04f 0800 	mov.w	r8, #0
 8005db2:	6923      	ldr	r3, [r4, #16]
 8005db4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005db8:	6918      	ldr	r0, [r3, #16]
 8005dba:	f000 fe89 	bl	8006ad0 <__hi0bits>
 8005dbe:	f1c0 0020 	rsb	r0, r0, #32
 8005dc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dc4:	4418      	add	r0, r3
 8005dc6:	f010 001f 	ands.w	r0, r0, #31
 8005dca:	f000 8092 	beq.w	8005ef2 <_dtoa_r+0x92a>
 8005dce:	f1c0 0320 	rsb	r3, r0, #32
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	f340 808a 	ble.w	8005eec <_dtoa_r+0x924>
 8005dd8:	f1c0 001c 	rsb	r0, r0, #28
 8005ddc:	9b06      	ldr	r3, [sp, #24]
 8005dde:	4407      	add	r7, r0
 8005de0:	4403      	add	r3, r0
 8005de2:	9306      	str	r3, [sp, #24]
 8005de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005de6:	4403      	add	r3, r0
 8005de8:	9309      	str	r3, [sp, #36]	; 0x24
 8005dea:	9b06      	ldr	r3, [sp, #24]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	dd05      	ble.n	8005dfc <_dtoa_r+0x834>
 8005df0:	4651      	mov	r1, sl
 8005df2:	461a      	mov	r2, r3
 8005df4:	4628      	mov	r0, r5
 8005df6:	f000 ffcd 	bl	8006d94 <__lshift>
 8005dfa:	4682      	mov	sl, r0
 8005dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	dd05      	ble.n	8005e0e <_dtoa_r+0x846>
 8005e02:	4621      	mov	r1, r4
 8005e04:	461a      	mov	r2, r3
 8005e06:	4628      	mov	r0, r5
 8005e08:	f000 ffc4 	bl	8006d94 <__lshift>
 8005e0c:	4604      	mov	r4, r0
 8005e0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d070      	beq.n	8005ef6 <_dtoa_r+0x92e>
 8005e14:	4621      	mov	r1, r4
 8005e16:	4650      	mov	r0, sl
 8005e18:	f001 f828 	bl	8006e6c <__mcmp>
 8005e1c:	2800      	cmp	r0, #0
 8005e1e:	da6a      	bge.n	8005ef6 <_dtoa_r+0x92e>
 8005e20:	2300      	movs	r3, #0
 8005e22:	4651      	mov	r1, sl
 8005e24:	220a      	movs	r2, #10
 8005e26:	4628      	mov	r0, r5
 8005e28:	f000 fdbe 	bl	80069a8 <__multadd>
 8005e2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e2e:	4682      	mov	sl, r0
 8005e30:	f109 39ff 	add.w	r9, r9, #4294967295
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	f000 8193 	beq.w	8006160 <_dtoa_r+0xb98>
 8005e3a:	4631      	mov	r1, r6
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	220a      	movs	r2, #10
 8005e40:	4628      	mov	r0, r5
 8005e42:	f000 fdb1 	bl	80069a8 <__multadd>
 8005e46:	f1bb 0f00 	cmp.w	fp, #0
 8005e4a:	4606      	mov	r6, r0
 8005e4c:	f300 8093 	bgt.w	8005f76 <_dtoa_r+0x9ae>
 8005e50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	dc57      	bgt.n	8005f06 <_dtoa_r+0x93e>
 8005e56:	e08e      	b.n	8005f76 <_dtoa_r+0x9ae>
 8005e58:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005e5a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005e5e:	e756      	b.n	8005d0e <_dtoa_r+0x746>
 8005e60:	9b02      	ldr	r3, [sp, #8]
 8005e62:	1e5c      	subs	r4, r3, #1
 8005e64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e66:	42a3      	cmp	r3, r4
 8005e68:	bfb7      	itett	lt
 8005e6a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005e6c:	1b1c      	subge	r4, r3, r4
 8005e6e:	1ae2      	sublt	r2, r4, r3
 8005e70:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005e72:	bfbe      	ittt	lt
 8005e74:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005e76:	189b      	addlt	r3, r3, r2
 8005e78:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005e7a:	9b02      	ldr	r3, [sp, #8]
 8005e7c:	bfb8      	it	lt
 8005e7e:	2400      	movlt	r4, #0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	bfbb      	ittet	lt
 8005e84:	9b06      	ldrlt	r3, [sp, #24]
 8005e86:	9a02      	ldrlt	r2, [sp, #8]
 8005e88:	9f06      	ldrge	r7, [sp, #24]
 8005e8a:	1a9f      	sublt	r7, r3, r2
 8005e8c:	bfac      	ite	ge
 8005e8e:	9b02      	ldrge	r3, [sp, #8]
 8005e90:	2300      	movlt	r3, #0
 8005e92:	e73e      	b.n	8005d12 <_dtoa_r+0x74a>
 8005e94:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005e96:	9f06      	ldr	r7, [sp, #24]
 8005e98:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005e9a:	e745      	b.n	8005d28 <_dtoa_r+0x760>
 8005e9c:	3fe00000 	.word	0x3fe00000
 8005ea0:	40240000 	.word	0x40240000
 8005ea4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ea6:	e76a      	b.n	8005d7e <_dtoa_r+0x7b6>
 8005ea8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	dc19      	bgt.n	8005ee2 <_dtoa_r+0x91a>
 8005eae:	9b04      	ldr	r3, [sp, #16]
 8005eb0:	b9bb      	cbnz	r3, 8005ee2 <_dtoa_r+0x91a>
 8005eb2:	9b05      	ldr	r3, [sp, #20]
 8005eb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005eb8:	b99b      	cbnz	r3, 8005ee2 <_dtoa_r+0x91a>
 8005eba:	9b05      	ldr	r3, [sp, #20]
 8005ebc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ec0:	0d1b      	lsrs	r3, r3, #20
 8005ec2:	051b      	lsls	r3, r3, #20
 8005ec4:	b183      	cbz	r3, 8005ee8 <_dtoa_r+0x920>
 8005ec6:	f04f 0801 	mov.w	r8, #1
 8005eca:	9b06      	ldr	r3, [sp, #24]
 8005ecc:	3301      	adds	r3, #1
 8005ece:	9306      	str	r3, [sp, #24]
 8005ed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	9309      	str	r3, [sp, #36]	; 0x24
 8005ed6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f47f af6a 	bne.w	8005db2 <_dtoa_r+0x7ea>
 8005ede:	2001      	movs	r0, #1
 8005ee0:	e76f      	b.n	8005dc2 <_dtoa_r+0x7fa>
 8005ee2:	f04f 0800 	mov.w	r8, #0
 8005ee6:	e7f6      	b.n	8005ed6 <_dtoa_r+0x90e>
 8005ee8:	4698      	mov	r8, r3
 8005eea:	e7f4      	b.n	8005ed6 <_dtoa_r+0x90e>
 8005eec:	f43f af7d 	beq.w	8005dea <_dtoa_r+0x822>
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	301c      	adds	r0, #28
 8005ef4:	e772      	b.n	8005ddc <_dtoa_r+0x814>
 8005ef6:	9b02      	ldr	r3, [sp, #8]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	dc36      	bgt.n	8005f6a <_dtoa_r+0x9a2>
 8005efc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	dd33      	ble.n	8005f6a <_dtoa_r+0x9a2>
 8005f02:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005f06:	f1bb 0f00 	cmp.w	fp, #0
 8005f0a:	d10d      	bne.n	8005f28 <_dtoa_r+0x960>
 8005f0c:	4621      	mov	r1, r4
 8005f0e:	465b      	mov	r3, fp
 8005f10:	2205      	movs	r2, #5
 8005f12:	4628      	mov	r0, r5
 8005f14:	f000 fd48 	bl	80069a8 <__multadd>
 8005f18:	4601      	mov	r1, r0
 8005f1a:	4604      	mov	r4, r0
 8005f1c:	4650      	mov	r0, sl
 8005f1e:	f000 ffa5 	bl	8006e6c <__mcmp>
 8005f22:	2800      	cmp	r0, #0
 8005f24:	f73f adb6 	bgt.w	8005a94 <_dtoa_r+0x4cc>
 8005f28:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f2a:	9f08      	ldr	r7, [sp, #32]
 8005f2c:	ea6f 0903 	mvn.w	r9, r3
 8005f30:	f04f 0800 	mov.w	r8, #0
 8005f34:	4621      	mov	r1, r4
 8005f36:	4628      	mov	r0, r5
 8005f38:	f000 fd14 	bl	8006964 <_Bfree>
 8005f3c:	2e00      	cmp	r6, #0
 8005f3e:	f43f aea4 	beq.w	8005c8a <_dtoa_r+0x6c2>
 8005f42:	f1b8 0f00 	cmp.w	r8, #0
 8005f46:	d005      	beq.n	8005f54 <_dtoa_r+0x98c>
 8005f48:	45b0      	cmp	r8, r6
 8005f4a:	d003      	beq.n	8005f54 <_dtoa_r+0x98c>
 8005f4c:	4641      	mov	r1, r8
 8005f4e:	4628      	mov	r0, r5
 8005f50:	f000 fd08 	bl	8006964 <_Bfree>
 8005f54:	4631      	mov	r1, r6
 8005f56:	4628      	mov	r0, r5
 8005f58:	f000 fd04 	bl	8006964 <_Bfree>
 8005f5c:	e695      	b.n	8005c8a <_dtoa_r+0x6c2>
 8005f5e:	2400      	movs	r4, #0
 8005f60:	4626      	mov	r6, r4
 8005f62:	e7e1      	b.n	8005f28 <_dtoa_r+0x960>
 8005f64:	46c1      	mov	r9, r8
 8005f66:	4626      	mov	r6, r4
 8005f68:	e594      	b.n	8005a94 <_dtoa_r+0x4cc>
 8005f6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f6c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	f000 80fc 	beq.w	800616e <_dtoa_r+0xba6>
 8005f76:	2f00      	cmp	r7, #0
 8005f78:	dd05      	ble.n	8005f86 <_dtoa_r+0x9be>
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	463a      	mov	r2, r7
 8005f7e:	4628      	mov	r0, r5
 8005f80:	f000 ff08 	bl	8006d94 <__lshift>
 8005f84:	4606      	mov	r6, r0
 8005f86:	f1b8 0f00 	cmp.w	r8, #0
 8005f8a:	d05c      	beq.n	8006046 <_dtoa_r+0xa7e>
 8005f8c:	4628      	mov	r0, r5
 8005f8e:	6871      	ldr	r1, [r6, #4]
 8005f90:	f000 fca8 	bl	80068e4 <_Balloc>
 8005f94:	4607      	mov	r7, r0
 8005f96:	b928      	cbnz	r0, 8005fa4 <_dtoa_r+0x9dc>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005f9e:	4b7e      	ldr	r3, [pc, #504]	; (8006198 <_dtoa_r+0xbd0>)
 8005fa0:	f7ff bb26 	b.w	80055f0 <_dtoa_r+0x28>
 8005fa4:	6932      	ldr	r2, [r6, #16]
 8005fa6:	f106 010c 	add.w	r1, r6, #12
 8005faa:	3202      	adds	r2, #2
 8005fac:	0092      	lsls	r2, r2, #2
 8005fae:	300c      	adds	r0, #12
 8005fb0:	f000 fc8a 	bl	80068c8 <memcpy>
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	4639      	mov	r1, r7
 8005fb8:	4628      	mov	r0, r5
 8005fba:	f000 feeb 	bl	8006d94 <__lshift>
 8005fbe:	46b0      	mov	r8, r6
 8005fc0:	4606      	mov	r6, r0
 8005fc2:	9b08      	ldr	r3, [sp, #32]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	9302      	str	r3, [sp, #8]
 8005fc8:	9b08      	ldr	r3, [sp, #32]
 8005fca:	445b      	add	r3, fp
 8005fcc:	930a      	str	r3, [sp, #40]	; 0x28
 8005fce:	9b04      	ldr	r3, [sp, #16]
 8005fd0:	f003 0301 	and.w	r3, r3, #1
 8005fd4:	9309      	str	r3, [sp, #36]	; 0x24
 8005fd6:	9b02      	ldr	r3, [sp, #8]
 8005fd8:	4621      	mov	r1, r4
 8005fda:	4650      	mov	r0, sl
 8005fdc:	f103 3bff 	add.w	fp, r3, #4294967295
 8005fe0:	f7ff fa64 	bl	80054ac <quorem>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	4641      	mov	r1, r8
 8005fe8:	3330      	adds	r3, #48	; 0x30
 8005fea:	9004      	str	r0, [sp, #16]
 8005fec:	4650      	mov	r0, sl
 8005fee:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ff0:	f000 ff3c 	bl	8006e6c <__mcmp>
 8005ff4:	4632      	mov	r2, r6
 8005ff6:	9006      	str	r0, [sp, #24]
 8005ff8:	4621      	mov	r1, r4
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	f000 ff52 	bl	8006ea4 <__mdiff>
 8006000:	68c2      	ldr	r2, [r0, #12]
 8006002:	4607      	mov	r7, r0
 8006004:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006006:	bb02      	cbnz	r2, 800604a <_dtoa_r+0xa82>
 8006008:	4601      	mov	r1, r0
 800600a:	4650      	mov	r0, sl
 800600c:	f000 ff2e 	bl	8006e6c <__mcmp>
 8006010:	4602      	mov	r2, r0
 8006012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006014:	4639      	mov	r1, r7
 8006016:	4628      	mov	r0, r5
 8006018:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800601c:	f000 fca2 	bl	8006964 <_Bfree>
 8006020:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006022:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006024:	9f02      	ldr	r7, [sp, #8]
 8006026:	ea43 0102 	orr.w	r1, r3, r2
 800602a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800602c:	430b      	orrs	r3, r1
 800602e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006030:	d10d      	bne.n	800604e <_dtoa_r+0xa86>
 8006032:	2b39      	cmp	r3, #57	; 0x39
 8006034:	d027      	beq.n	8006086 <_dtoa_r+0xabe>
 8006036:	9a06      	ldr	r2, [sp, #24]
 8006038:	2a00      	cmp	r2, #0
 800603a:	dd01      	ble.n	8006040 <_dtoa_r+0xa78>
 800603c:	9b04      	ldr	r3, [sp, #16]
 800603e:	3331      	adds	r3, #49	; 0x31
 8006040:	f88b 3000 	strb.w	r3, [fp]
 8006044:	e776      	b.n	8005f34 <_dtoa_r+0x96c>
 8006046:	4630      	mov	r0, r6
 8006048:	e7b9      	b.n	8005fbe <_dtoa_r+0x9f6>
 800604a:	2201      	movs	r2, #1
 800604c:	e7e2      	b.n	8006014 <_dtoa_r+0xa4c>
 800604e:	9906      	ldr	r1, [sp, #24]
 8006050:	2900      	cmp	r1, #0
 8006052:	db04      	blt.n	800605e <_dtoa_r+0xa96>
 8006054:	9822      	ldr	r0, [sp, #136]	; 0x88
 8006056:	4301      	orrs	r1, r0
 8006058:	9809      	ldr	r0, [sp, #36]	; 0x24
 800605a:	4301      	orrs	r1, r0
 800605c:	d120      	bne.n	80060a0 <_dtoa_r+0xad8>
 800605e:	2a00      	cmp	r2, #0
 8006060:	ddee      	ble.n	8006040 <_dtoa_r+0xa78>
 8006062:	4651      	mov	r1, sl
 8006064:	2201      	movs	r2, #1
 8006066:	4628      	mov	r0, r5
 8006068:	9302      	str	r3, [sp, #8]
 800606a:	f000 fe93 	bl	8006d94 <__lshift>
 800606e:	4621      	mov	r1, r4
 8006070:	4682      	mov	sl, r0
 8006072:	f000 fefb 	bl	8006e6c <__mcmp>
 8006076:	2800      	cmp	r0, #0
 8006078:	9b02      	ldr	r3, [sp, #8]
 800607a:	dc02      	bgt.n	8006082 <_dtoa_r+0xaba>
 800607c:	d1e0      	bne.n	8006040 <_dtoa_r+0xa78>
 800607e:	07da      	lsls	r2, r3, #31
 8006080:	d5de      	bpl.n	8006040 <_dtoa_r+0xa78>
 8006082:	2b39      	cmp	r3, #57	; 0x39
 8006084:	d1da      	bne.n	800603c <_dtoa_r+0xa74>
 8006086:	2339      	movs	r3, #57	; 0x39
 8006088:	f88b 3000 	strb.w	r3, [fp]
 800608c:	463b      	mov	r3, r7
 800608e:	461f      	mov	r7, r3
 8006090:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006094:	3b01      	subs	r3, #1
 8006096:	2a39      	cmp	r2, #57	; 0x39
 8006098:	d050      	beq.n	800613c <_dtoa_r+0xb74>
 800609a:	3201      	adds	r2, #1
 800609c:	701a      	strb	r2, [r3, #0]
 800609e:	e749      	b.n	8005f34 <_dtoa_r+0x96c>
 80060a0:	2a00      	cmp	r2, #0
 80060a2:	dd03      	ble.n	80060ac <_dtoa_r+0xae4>
 80060a4:	2b39      	cmp	r3, #57	; 0x39
 80060a6:	d0ee      	beq.n	8006086 <_dtoa_r+0xabe>
 80060a8:	3301      	adds	r3, #1
 80060aa:	e7c9      	b.n	8006040 <_dtoa_r+0xa78>
 80060ac:	9a02      	ldr	r2, [sp, #8]
 80060ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80060b0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80060b4:	428a      	cmp	r2, r1
 80060b6:	d02a      	beq.n	800610e <_dtoa_r+0xb46>
 80060b8:	4651      	mov	r1, sl
 80060ba:	2300      	movs	r3, #0
 80060bc:	220a      	movs	r2, #10
 80060be:	4628      	mov	r0, r5
 80060c0:	f000 fc72 	bl	80069a8 <__multadd>
 80060c4:	45b0      	cmp	r8, r6
 80060c6:	4682      	mov	sl, r0
 80060c8:	f04f 0300 	mov.w	r3, #0
 80060cc:	f04f 020a 	mov.w	r2, #10
 80060d0:	4641      	mov	r1, r8
 80060d2:	4628      	mov	r0, r5
 80060d4:	d107      	bne.n	80060e6 <_dtoa_r+0xb1e>
 80060d6:	f000 fc67 	bl	80069a8 <__multadd>
 80060da:	4680      	mov	r8, r0
 80060dc:	4606      	mov	r6, r0
 80060de:	9b02      	ldr	r3, [sp, #8]
 80060e0:	3301      	adds	r3, #1
 80060e2:	9302      	str	r3, [sp, #8]
 80060e4:	e777      	b.n	8005fd6 <_dtoa_r+0xa0e>
 80060e6:	f000 fc5f 	bl	80069a8 <__multadd>
 80060ea:	4631      	mov	r1, r6
 80060ec:	4680      	mov	r8, r0
 80060ee:	2300      	movs	r3, #0
 80060f0:	220a      	movs	r2, #10
 80060f2:	4628      	mov	r0, r5
 80060f4:	f000 fc58 	bl	80069a8 <__multadd>
 80060f8:	4606      	mov	r6, r0
 80060fa:	e7f0      	b.n	80060de <_dtoa_r+0xb16>
 80060fc:	f1bb 0f00 	cmp.w	fp, #0
 8006100:	bfcc      	ite	gt
 8006102:	465f      	movgt	r7, fp
 8006104:	2701      	movle	r7, #1
 8006106:	f04f 0800 	mov.w	r8, #0
 800610a:	9a08      	ldr	r2, [sp, #32]
 800610c:	4417      	add	r7, r2
 800610e:	4651      	mov	r1, sl
 8006110:	2201      	movs	r2, #1
 8006112:	4628      	mov	r0, r5
 8006114:	9302      	str	r3, [sp, #8]
 8006116:	f000 fe3d 	bl	8006d94 <__lshift>
 800611a:	4621      	mov	r1, r4
 800611c:	4682      	mov	sl, r0
 800611e:	f000 fea5 	bl	8006e6c <__mcmp>
 8006122:	2800      	cmp	r0, #0
 8006124:	dcb2      	bgt.n	800608c <_dtoa_r+0xac4>
 8006126:	d102      	bne.n	800612e <_dtoa_r+0xb66>
 8006128:	9b02      	ldr	r3, [sp, #8]
 800612a:	07db      	lsls	r3, r3, #31
 800612c:	d4ae      	bmi.n	800608c <_dtoa_r+0xac4>
 800612e:	463b      	mov	r3, r7
 8006130:	461f      	mov	r7, r3
 8006132:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006136:	2a30      	cmp	r2, #48	; 0x30
 8006138:	d0fa      	beq.n	8006130 <_dtoa_r+0xb68>
 800613a:	e6fb      	b.n	8005f34 <_dtoa_r+0x96c>
 800613c:	9a08      	ldr	r2, [sp, #32]
 800613e:	429a      	cmp	r2, r3
 8006140:	d1a5      	bne.n	800608e <_dtoa_r+0xac6>
 8006142:	2331      	movs	r3, #49	; 0x31
 8006144:	f109 0901 	add.w	r9, r9, #1
 8006148:	7013      	strb	r3, [r2, #0]
 800614a:	e6f3      	b.n	8005f34 <_dtoa_r+0x96c>
 800614c:	4b13      	ldr	r3, [pc, #76]	; (800619c <_dtoa_r+0xbd4>)
 800614e:	f7ff baa7 	b.w	80056a0 <_dtoa_r+0xd8>
 8006152:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006154:	2b00      	cmp	r3, #0
 8006156:	f47f aa80 	bne.w	800565a <_dtoa_r+0x92>
 800615a:	4b11      	ldr	r3, [pc, #68]	; (80061a0 <_dtoa_r+0xbd8>)
 800615c:	f7ff baa0 	b.w	80056a0 <_dtoa_r+0xd8>
 8006160:	f1bb 0f00 	cmp.w	fp, #0
 8006164:	dc03      	bgt.n	800616e <_dtoa_r+0xba6>
 8006166:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006168:	2b02      	cmp	r3, #2
 800616a:	f73f aecc 	bgt.w	8005f06 <_dtoa_r+0x93e>
 800616e:	9f08      	ldr	r7, [sp, #32]
 8006170:	4621      	mov	r1, r4
 8006172:	4650      	mov	r0, sl
 8006174:	f7ff f99a 	bl	80054ac <quorem>
 8006178:	9a08      	ldr	r2, [sp, #32]
 800617a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800617e:	f807 3b01 	strb.w	r3, [r7], #1
 8006182:	1aba      	subs	r2, r7, r2
 8006184:	4593      	cmp	fp, r2
 8006186:	ddb9      	ble.n	80060fc <_dtoa_r+0xb34>
 8006188:	4651      	mov	r1, sl
 800618a:	2300      	movs	r3, #0
 800618c:	220a      	movs	r2, #10
 800618e:	4628      	mov	r0, r5
 8006190:	f000 fc0a 	bl	80069a8 <__multadd>
 8006194:	4682      	mov	sl, r0
 8006196:	e7eb      	b.n	8006170 <_dtoa_r+0xba8>
 8006198:	080084d4 	.word	0x080084d4
 800619c:	080082d4 	.word	0x080082d4
 80061a0:	08008451 	.word	0x08008451

080061a4 <rshift>:
 80061a4:	6903      	ldr	r3, [r0, #16]
 80061a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80061aa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80061ae:	f100 0414 	add.w	r4, r0, #20
 80061b2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80061b6:	dd46      	ble.n	8006246 <rshift+0xa2>
 80061b8:	f011 011f 	ands.w	r1, r1, #31
 80061bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80061c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80061c4:	d10c      	bne.n	80061e0 <rshift+0x3c>
 80061c6:	4629      	mov	r1, r5
 80061c8:	f100 0710 	add.w	r7, r0, #16
 80061cc:	42b1      	cmp	r1, r6
 80061ce:	d335      	bcc.n	800623c <rshift+0x98>
 80061d0:	1a9b      	subs	r3, r3, r2
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	1eea      	subs	r2, r5, #3
 80061d6:	4296      	cmp	r6, r2
 80061d8:	bf38      	it	cc
 80061da:	2300      	movcc	r3, #0
 80061dc:	4423      	add	r3, r4
 80061de:	e015      	b.n	800620c <rshift+0x68>
 80061e0:	46a1      	mov	r9, r4
 80061e2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80061e6:	f1c1 0820 	rsb	r8, r1, #32
 80061ea:	40cf      	lsrs	r7, r1
 80061ec:	f105 0e04 	add.w	lr, r5, #4
 80061f0:	4576      	cmp	r6, lr
 80061f2:	46f4      	mov	ip, lr
 80061f4:	d816      	bhi.n	8006224 <rshift+0x80>
 80061f6:	1a9b      	subs	r3, r3, r2
 80061f8:	009a      	lsls	r2, r3, #2
 80061fa:	3a04      	subs	r2, #4
 80061fc:	3501      	adds	r5, #1
 80061fe:	42ae      	cmp	r6, r5
 8006200:	bf38      	it	cc
 8006202:	2200      	movcc	r2, #0
 8006204:	18a3      	adds	r3, r4, r2
 8006206:	50a7      	str	r7, [r4, r2]
 8006208:	b107      	cbz	r7, 800620c <rshift+0x68>
 800620a:	3304      	adds	r3, #4
 800620c:	42a3      	cmp	r3, r4
 800620e:	eba3 0204 	sub.w	r2, r3, r4
 8006212:	bf08      	it	eq
 8006214:	2300      	moveq	r3, #0
 8006216:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800621a:	6102      	str	r2, [r0, #16]
 800621c:	bf08      	it	eq
 800621e:	6143      	streq	r3, [r0, #20]
 8006220:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006224:	f8dc c000 	ldr.w	ip, [ip]
 8006228:	fa0c fc08 	lsl.w	ip, ip, r8
 800622c:	ea4c 0707 	orr.w	r7, ip, r7
 8006230:	f849 7b04 	str.w	r7, [r9], #4
 8006234:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006238:	40cf      	lsrs	r7, r1
 800623a:	e7d9      	b.n	80061f0 <rshift+0x4c>
 800623c:	f851 cb04 	ldr.w	ip, [r1], #4
 8006240:	f847 cf04 	str.w	ip, [r7, #4]!
 8006244:	e7c2      	b.n	80061cc <rshift+0x28>
 8006246:	4623      	mov	r3, r4
 8006248:	e7e0      	b.n	800620c <rshift+0x68>

0800624a <__hexdig_fun>:
 800624a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800624e:	2b09      	cmp	r3, #9
 8006250:	d802      	bhi.n	8006258 <__hexdig_fun+0xe>
 8006252:	3820      	subs	r0, #32
 8006254:	b2c0      	uxtb	r0, r0
 8006256:	4770      	bx	lr
 8006258:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800625c:	2b05      	cmp	r3, #5
 800625e:	d801      	bhi.n	8006264 <__hexdig_fun+0x1a>
 8006260:	3847      	subs	r0, #71	; 0x47
 8006262:	e7f7      	b.n	8006254 <__hexdig_fun+0xa>
 8006264:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006268:	2b05      	cmp	r3, #5
 800626a:	d801      	bhi.n	8006270 <__hexdig_fun+0x26>
 800626c:	3827      	subs	r0, #39	; 0x27
 800626e:	e7f1      	b.n	8006254 <__hexdig_fun+0xa>
 8006270:	2000      	movs	r0, #0
 8006272:	4770      	bx	lr

08006274 <__gethex>:
 8006274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006278:	b08b      	sub	sp, #44	; 0x2c
 800627a:	9306      	str	r3, [sp, #24]
 800627c:	4bb9      	ldr	r3, [pc, #740]	; (8006564 <__gethex+0x2f0>)
 800627e:	9002      	str	r0, [sp, #8]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	468b      	mov	fp, r1
 8006284:	4618      	mov	r0, r3
 8006286:	4690      	mov	r8, r2
 8006288:	9303      	str	r3, [sp, #12]
 800628a:	f7f9 ff61 	bl	8000150 <strlen>
 800628e:	4682      	mov	sl, r0
 8006290:	9b03      	ldr	r3, [sp, #12]
 8006292:	f8db 2000 	ldr.w	r2, [fp]
 8006296:	4403      	add	r3, r0
 8006298:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800629c:	9307      	str	r3, [sp, #28]
 800629e:	1c93      	adds	r3, r2, #2
 80062a0:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80062a4:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80062a8:	32fe      	adds	r2, #254	; 0xfe
 80062aa:	18d1      	adds	r1, r2, r3
 80062ac:	461f      	mov	r7, r3
 80062ae:	f813 0b01 	ldrb.w	r0, [r3], #1
 80062b2:	9101      	str	r1, [sp, #4]
 80062b4:	2830      	cmp	r0, #48	; 0x30
 80062b6:	d0f8      	beq.n	80062aa <__gethex+0x36>
 80062b8:	f7ff ffc7 	bl	800624a <__hexdig_fun>
 80062bc:	4604      	mov	r4, r0
 80062be:	2800      	cmp	r0, #0
 80062c0:	d13a      	bne.n	8006338 <__gethex+0xc4>
 80062c2:	4652      	mov	r2, sl
 80062c4:	4638      	mov	r0, r7
 80062c6:	9903      	ldr	r1, [sp, #12]
 80062c8:	f001 f9ea 	bl	80076a0 <strncmp>
 80062cc:	4605      	mov	r5, r0
 80062ce:	2800      	cmp	r0, #0
 80062d0:	d166      	bne.n	80063a0 <__gethex+0x12c>
 80062d2:	f817 000a 	ldrb.w	r0, [r7, sl]
 80062d6:	eb07 060a 	add.w	r6, r7, sl
 80062da:	f7ff ffb6 	bl	800624a <__hexdig_fun>
 80062de:	2800      	cmp	r0, #0
 80062e0:	d060      	beq.n	80063a4 <__gethex+0x130>
 80062e2:	4633      	mov	r3, r6
 80062e4:	7818      	ldrb	r0, [r3, #0]
 80062e6:	461f      	mov	r7, r3
 80062e8:	2830      	cmp	r0, #48	; 0x30
 80062ea:	f103 0301 	add.w	r3, r3, #1
 80062ee:	d0f9      	beq.n	80062e4 <__gethex+0x70>
 80062f0:	f7ff ffab 	bl	800624a <__hexdig_fun>
 80062f4:	2301      	movs	r3, #1
 80062f6:	fab0 f480 	clz	r4, r0
 80062fa:	4635      	mov	r5, r6
 80062fc:	0964      	lsrs	r4, r4, #5
 80062fe:	9301      	str	r3, [sp, #4]
 8006300:	463a      	mov	r2, r7
 8006302:	4616      	mov	r6, r2
 8006304:	7830      	ldrb	r0, [r6, #0]
 8006306:	3201      	adds	r2, #1
 8006308:	f7ff ff9f 	bl	800624a <__hexdig_fun>
 800630c:	2800      	cmp	r0, #0
 800630e:	d1f8      	bne.n	8006302 <__gethex+0x8e>
 8006310:	4652      	mov	r2, sl
 8006312:	4630      	mov	r0, r6
 8006314:	9903      	ldr	r1, [sp, #12]
 8006316:	f001 f9c3 	bl	80076a0 <strncmp>
 800631a:	b980      	cbnz	r0, 800633e <__gethex+0xca>
 800631c:	b94d      	cbnz	r5, 8006332 <__gethex+0xbe>
 800631e:	eb06 050a 	add.w	r5, r6, sl
 8006322:	462a      	mov	r2, r5
 8006324:	4616      	mov	r6, r2
 8006326:	7830      	ldrb	r0, [r6, #0]
 8006328:	3201      	adds	r2, #1
 800632a:	f7ff ff8e 	bl	800624a <__hexdig_fun>
 800632e:	2800      	cmp	r0, #0
 8006330:	d1f8      	bne.n	8006324 <__gethex+0xb0>
 8006332:	1bad      	subs	r5, r5, r6
 8006334:	00ad      	lsls	r5, r5, #2
 8006336:	e004      	b.n	8006342 <__gethex+0xce>
 8006338:	2400      	movs	r4, #0
 800633a:	4625      	mov	r5, r4
 800633c:	e7e0      	b.n	8006300 <__gethex+0x8c>
 800633e:	2d00      	cmp	r5, #0
 8006340:	d1f7      	bne.n	8006332 <__gethex+0xbe>
 8006342:	7833      	ldrb	r3, [r6, #0]
 8006344:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006348:	2b50      	cmp	r3, #80	; 0x50
 800634a:	d139      	bne.n	80063c0 <__gethex+0x14c>
 800634c:	7873      	ldrb	r3, [r6, #1]
 800634e:	2b2b      	cmp	r3, #43	; 0x2b
 8006350:	d02a      	beq.n	80063a8 <__gethex+0x134>
 8006352:	2b2d      	cmp	r3, #45	; 0x2d
 8006354:	d02c      	beq.n	80063b0 <__gethex+0x13c>
 8006356:	f04f 0900 	mov.w	r9, #0
 800635a:	1c71      	adds	r1, r6, #1
 800635c:	7808      	ldrb	r0, [r1, #0]
 800635e:	f7ff ff74 	bl	800624a <__hexdig_fun>
 8006362:	1e43      	subs	r3, r0, #1
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b18      	cmp	r3, #24
 8006368:	d82a      	bhi.n	80063c0 <__gethex+0x14c>
 800636a:	f1a0 0210 	sub.w	r2, r0, #16
 800636e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006372:	f7ff ff6a 	bl	800624a <__hexdig_fun>
 8006376:	1e43      	subs	r3, r0, #1
 8006378:	b2db      	uxtb	r3, r3
 800637a:	2b18      	cmp	r3, #24
 800637c:	d91b      	bls.n	80063b6 <__gethex+0x142>
 800637e:	f1b9 0f00 	cmp.w	r9, #0
 8006382:	d000      	beq.n	8006386 <__gethex+0x112>
 8006384:	4252      	negs	r2, r2
 8006386:	4415      	add	r5, r2
 8006388:	f8cb 1000 	str.w	r1, [fp]
 800638c:	b1d4      	cbz	r4, 80063c4 <__gethex+0x150>
 800638e:	9b01      	ldr	r3, [sp, #4]
 8006390:	2b00      	cmp	r3, #0
 8006392:	bf14      	ite	ne
 8006394:	2700      	movne	r7, #0
 8006396:	2706      	moveq	r7, #6
 8006398:	4638      	mov	r0, r7
 800639a:	b00b      	add	sp, #44	; 0x2c
 800639c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063a0:	463e      	mov	r6, r7
 80063a2:	4625      	mov	r5, r4
 80063a4:	2401      	movs	r4, #1
 80063a6:	e7cc      	b.n	8006342 <__gethex+0xce>
 80063a8:	f04f 0900 	mov.w	r9, #0
 80063ac:	1cb1      	adds	r1, r6, #2
 80063ae:	e7d5      	b.n	800635c <__gethex+0xe8>
 80063b0:	f04f 0901 	mov.w	r9, #1
 80063b4:	e7fa      	b.n	80063ac <__gethex+0x138>
 80063b6:	230a      	movs	r3, #10
 80063b8:	fb03 0202 	mla	r2, r3, r2, r0
 80063bc:	3a10      	subs	r2, #16
 80063be:	e7d6      	b.n	800636e <__gethex+0xfa>
 80063c0:	4631      	mov	r1, r6
 80063c2:	e7e1      	b.n	8006388 <__gethex+0x114>
 80063c4:	4621      	mov	r1, r4
 80063c6:	1bf3      	subs	r3, r6, r7
 80063c8:	3b01      	subs	r3, #1
 80063ca:	2b07      	cmp	r3, #7
 80063cc:	dc0a      	bgt.n	80063e4 <__gethex+0x170>
 80063ce:	9802      	ldr	r0, [sp, #8]
 80063d0:	f000 fa88 	bl	80068e4 <_Balloc>
 80063d4:	4604      	mov	r4, r0
 80063d6:	b940      	cbnz	r0, 80063ea <__gethex+0x176>
 80063d8:	4602      	mov	r2, r0
 80063da:	21de      	movs	r1, #222	; 0xde
 80063dc:	4b62      	ldr	r3, [pc, #392]	; (8006568 <__gethex+0x2f4>)
 80063de:	4863      	ldr	r0, [pc, #396]	; (800656c <__gethex+0x2f8>)
 80063e0:	f001 f97e 	bl	80076e0 <__assert_func>
 80063e4:	3101      	adds	r1, #1
 80063e6:	105b      	asrs	r3, r3, #1
 80063e8:	e7ef      	b.n	80063ca <__gethex+0x156>
 80063ea:	f04f 0b00 	mov.w	fp, #0
 80063ee:	f100 0914 	add.w	r9, r0, #20
 80063f2:	f1ca 0301 	rsb	r3, sl, #1
 80063f6:	f8cd 9010 	str.w	r9, [sp, #16]
 80063fa:	f8cd b004 	str.w	fp, [sp, #4]
 80063fe:	9308      	str	r3, [sp, #32]
 8006400:	42b7      	cmp	r7, r6
 8006402:	d33f      	bcc.n	8006484 <__gethex+0x210>
 8006404:	9f04      	ldr	r7, [sp, #16]
 8006406:	9b01      	ldr	r3, [sp, #4]
 8006408:	f847 3b04 	str.w	r3, [r7], #4
 800640c:	eba7 0709 	sub.w	r7, r7, r9
 8006410:	10bf      	asrs	r7, r7, #2
 8006412:	6127      	str	r7, [r4, #16]
 8006414:	4618      	mov	r0, r3
 8006416:	f000 fb5b 	bl	8006ad0 <__hi0bits>
 800641a:	017f      	lsls	r7, r7, #5
 800641c:	f8d8 6000 	ldr.w	r6, [r8]
 8006420:	1a3f      	subs	r7, r7, r0
 8006422:	42b7      	cmp	r7, r6
 8006424:	dd62      	ble.n	80064ec <__gethex+0x278>
 8006426:	1bbf      	subs	r7, r7, r6
 8006428:	4639      	mov	r1, r7
 800642a:	4620      	mov	r0, r4
 800642c:	f000 fef1 	bl	8007212 <__any_on>
 8006430:	4682      	mov	sl, r0
 8006432:	b1a8      	cbz	r0, 8006460 <__gethex+0x1ec>
 8006434:	f04f 0a01 	mov.w	sl, #1
 8006438:	1e7b      	subs	r3, r7, #1
 800643a:	1159      	asrs	r1, r3, #5
 800643c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006440:	f003 021f 	and.w	r2, r3, #31
 8006444:	fa0a f202 	lsl.w	r2, sl, r2
 8006448:	420a      	tst	r2, r1
 800644a:	d009      	beq.n	8006460 <__gethex+0x1ec>
 800644c:	4553      	cmp	r3, sl
 800644e:	dd05      	ble.n	800645c <__gethex+0x1e8>
 8006450:	4620      	mov	r0, r4
 8006452:	1eb9      	subs	r1, r7, #2
 8006454:	f000 fedd 	bl	8007212 <__any_on>
 8006458:	2800      	cmp	r0, #0
 800645a:	d144      	bne.n	80064e6 <__gethex+0x272>
 800645c:	f04f 0a02 	mov.w	sl, #2
 8006460:	4639      	mov	r1, r7
 8006462:	4620      	mov	r0, r4
 8006464:	f7ff fe9e 	bl	80061a4 <rshift>
 8006468:	443d      	add	r5, r7
 800646a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800646e:	42ab      	cmp	r3, r5
 8006470:	da4a      	bge.n	8006508 <__gethex+0x294>
 8006472:	4621      	mov	r1, r4
 8006474:	9802      	ldr	r0, [sp, #8]
 8006476:	f000 fa75 	bl	8006964 <_Bfree>
 800647a:	2300      	movs	r3, #0
 800647c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800647e:	27a3      	movs	r7, #163	; 0xa3
 8006480:	6013      	str	r3, [r2, #0]
 8006482:	e789      	b.n	8006398 <__gethex+0x124>
 8006484:	1e73      	subs	r3, r6, #1
 8006486:	9a07      	ldr	r2, [sp, #28]
 8006488:	9305      	str	r3, [sp, #20]
 800648a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800648e:	4293      	cmp	r3, r2
 8006490:	d019      	beq.n	80064c6 <__gethex+0x252>
 8006492:	f1bb 0f20 	cmp.w	fp, #32
 8006496:	d107      	bne.n	80064a8 <__gethex+0x234>
 8006498:	9b04      	ldr	r3, [sp, #16]
 800649a:	9a01      	ldr	r2, [sp, #4]
 800649c:	f843 2b04 	str.w	r2, [r3], #4
 80064a0:	9304      	str	r3, [sp, #16]
 80064a2:	2300      	movs	r3, #0
 80064a4:	469b      	mov	fp, r3
 80064a6:	9301      	str	r3, [sp, #4]
 80064a8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80064ac:	f7ff fecd 	bl	800624a <__hexdig_fun>
 80064b0:	9b01      	ldr	r3, [sp, #4]
 80064b2:	f000 000f 	and.w	r0, r0, #15
 80064b6:	fa00 f00b 	lsl.w	r0, r0, fp
 80064ba:	4303      	orrs	r3, r0
 80064bc:	9301      	str	r3, [sp, #4]
 80064be:	f10b 0b04 	add.w	fp, fp, #4
 80064c2:	9b05      	ldr	r3, [sp, #20]
 80064c4:	e00d      	b.n	80064e2 <__gethex+0x26e>
 80064c6:	9b05      	ldr	r3, [sp, #20]
 80064c8:	9a08      	ldr	r2, [sp, #32]
 80064ca:	4413      	add	r3, r2
 80064cc:	42bb      	cmp	r3, r7
 80064ce:	d3e0      	bcc.n	8006492 <__gethex+0x21e>
 80064d0:	4618      	mov	r0, r3
 80064d2:	4652      	mov	r2, sl
 80064d4:	9903      	ldr	r1, [sp, #12]
 80064d6:	9309      	str	r3, [sp, #36]	; 0x24
 80064d8:	f001 f8e2 	bl	80076a0 <strncmp>
 80064dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064de:	2800      	cmp	r0, #0
 80064e0:	d1d7      	bne.n	8006492 <__gethex+0x21e>
 80064e2:	461e      	mov	r6, r3
 80064e4:	e78c      	b.n	8006400 <__gethex+0x18c>
 80064e6:	f04f 0a03 	mov.w	sl, #3
 80064ea:	e7b9      	b.n	8006460 <__gethex+0x1ec>
 80064ec:	da09      	bge.n	8006502 <__gethex+0x28e>
 80064ee:	1bf7      	subs	r7, r6, r7
 80064f0:	4621      	mov	r1, r4
 80064f2:	463a      	mov	r2, r7
 80064f4:	9802      	ldr	r0, [sp, #8]
 80064f6:	f000 fc4d 	bl	8006d94 <__lshift>
 80064fa:	4604      	mov	r4, r0
 80064fc:	1bed      	subs	r5, r5, r7
 80064fe:	f100 0914 	add.w	r9, r0, #20
 8006502:	f04f 0a00 	mov.w	sl, #0
 8006506:	e7b0      	b.n	800646a <__gethex+0x1f6>
 8006508:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800650c:	42a8      	cmp	r0, r5
 800650e:	dd71      	ble.n	80065f4 <__gethex+0x380>
 8006510:	1b45      	subs	r5, r0, r5
 8006512:	42ae      	cmp	r6, r5
 8006514:	dc34      	bgt.n	8006580 <__gethex+0x30c>
 8006516:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800651a:	2b02      	cmp	r3, #2
 800651c:	d028      	beq.n	8006570 <__gethex+0x2fc>
 800651e:	2b03      	cmp	r3, #3
 8006520:	d02a      	beq.n	8006578 <__gethex+0x304>
 8006522:	2b01      	cmp	r3, #1
 8006524:	d115      	bne.n	8006552 <__gethex+0x2de>
 8006526:	42ae      	cmp	r6, r5
 8006528:	d113      	bne.n	8006552 <__gethex+0x2de>
 800652a:	2e01      	cmp	r6, #1
 800652c:	d10b      	bne.n	8006546 <__gethex+0x2d2>
 800652e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006532:	9a06      	ldr	r2, [sp, #24]
 8006534:	2762      	movs	r7, #98	; 0x62
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	2301      	movs	r3, #1
 800653a:	6123      	str	r3, [r4, #16]
 800653c:	f8c9 3000 	str.w	r3, [r9]
 8006540:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006542:	601c      	str	r4, [r3, #0]
 8006544:	e728      	b.n	8006398 <__gethex+0x124>
 8006546:	4620      	mov	r0, r4
 8006548:	1e71      	subs	r1, r6, #1
 800654a:	f000 fe62 	bl	8007212 <__any_on>
 800654e:	2800      	cmp	r0, #0
 8006550:	d1ed      	bne.n	800652e <__gethex+0x2ba>
 8006552:	4621      	mov	r1, r4
 8006554:	9802      	ldr	r0, [sp, #8]
 8006556:	f000 fa05 	bl	8006964 <_Bfree>
 800655a:	2300      	movs	r3, #0
 800655c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800655e:	2750      	movs	r7, #80	; 0x50
 8006560:	6013      	str	r3, [r2, #0]
 8006562:	e719      	b.n	8006398 <__gethex+0x124>
 8006564:	08008550 	.word	0x08008550
 8006568:	080084d4 	.word	0x080084d4
 800656c:	080084e5 	.word	0x080084e5
 8006570:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1ed      	bne.n	8006552 <__gethex+0x2de>
 8006576:	e7da      	b.n	800652e <__gethex+0x2ba>
 8006578:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800657a:	2b00      	cmp	r3, #0
 800657c:	d1d7      	bne.n	800652e <__gethex+0x2ba>
 800657e:	e7e8      	b.n	8006552 <__gethex+0x2de>
 8006580:	1e6f      	subs	r7, r5, #1
 8006582:	f1ba 0f00 	cmp.w	sl, #0
 8006586:	d132      	bne.n	80065ee <__gethex+0x37a>
 8006588:	b127      	cbz	r7, 8006594 <__gethex+0x320>
 800658a:	4639      	mov	r1, r7
 800658c:	4620      	mov	r0, r4
 800658e:	f000 fe40 	bl	8007212 <__any_on>
 8006592:	4682      	mov	sl, r0
 8006594:	2101      	movs	r1, #1
 8006596:	117b      	asrs	r3, r7, #5
 8006598:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800659c:	f007 071f 	and.w	r7, r7, #31
 80065a0:	fa01 f707 	lsl.w	r7, r1, r7
 80065a4:	421f      	tst	r7, r3
 80065a6:	f04f 0702 	mov.w	r7, #2
 80065aa:	4629      	mov	r1, r5
 80065ac:	4620      	mov	r0, r4
 80065ae:	bf18      	it	ne
 80065b0:	f04a 0a02 	orrne.w	sl, sl, #2
 80065b4:	1b76      	subs	r6, r6, r5
 80065b6:	f7ff fdf5 	bl	80061a4 <rshift>
 80065ba:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80065be:	f1ba 0f00 	cmp.w	sl, #0
 80065c2:	d048      	beq.n	8006656 <__gethex+0x3e2>
 80065c4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d015      	beq.n	80065f8 <__gethex+0x384>
 80065cc:	2b03      	cmp	r3, #3
 80065ce:	d017      	beq.n	8006600 <__gethex+0x38c>
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d109      	bne.n	80065e8 <__gethex+0x374>
 80065d4:	f01a 0f02 	tst.w	sl, #2
 80065d8:	d006      	beq.n	80065e8 <__gethex+0x374>
 80065da:	f8d9 0000 	ldr.w	r0, [r9]
 80065de:	ea4a 0a00 	orr.w	sl, sl, r0
 80065e2:	f01a 0f01 	tst.w	sl, #1
 80065e6:	d10e      	bne.n	8006606 <__gethex+0x392>
 80065e8:	f047 0710 	orr.w	r7, r7, #16
 80065ec:	e033      	b.n	8006656 <__gethex+0x3e2>
 80065ee:	f04f 0a01 	mov.w	sl, #1
 80065f2:	e7cf      	b.n	8006594 <__gethex+0x320>
 80065f4:	2701      	movs	r7, #1
 80065f6:	e7e2      	b.n	80065be <__gethex+0x34a>
 80065f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065fa:	f1c3 0301 	rsb	r3, r3, #1
 80065fe:	9315      	str	r3, [sp, #84]	; 0x54
 8006600:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006602:	2b00      	cmp	r3, #0
 8006604:	d0f0      	beq.n	80065e8 <__gethex+0x374>
 8006606:	f04f 0c00 	mov.w	ip, #0
 800660a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800660e:	f104 0314 	add.w	r3, r4, #20
 8006612:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006616:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800661a:	4618      	mov	r0, r3
 800661c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006620:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006624:	d01c      	beq.n	8006660 <__gethex+0x3ec>
 8006626:	3201      	adds	r2, #1
 8006628:	6002      	str	r2, [r0, #0]
 800662a:	2f02      	cmp	r7, #2
 800662c:	f104 0314 	add.w	r3, r4, #20
 8006630:	d13d      	bne.n	80066ae <__gethex+0x43a>
 8006632:	f8d8 2000 	ldr.w	r2, [r8]
 8006636:	3a01      	subs	r2, #1
 8006638:	42b2      	cmp	r2, r6
 800663a:	d10a      	bne.n	8006652 <__gethex+0x3de>
 800663c:	2201      	movs	r2, #1
 800663e:	1171      	asrs	r1, r6, #5
 8006640:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006644:	f006 061f 	and.w	r6, r6, #31
 8006648:	fa02 f606 	lsl.w	r6, r2, r6
 800664c:	421e      	tst	r6, r3
 800664e:	bf18      	it	ne
 8006650:	4617      	movne	r7, r2
 8006652:	f047 0720 	orr.w	r7, r7, #32
 8006656:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006658:	601c      	str	r4, [r3, #0]
 800665a:	9b06      	ldr	r3, [sp, #24]
 800665c:	601d      	str	r5, [r3, #0]
 800665e:	e69b      	b.n	8006398 <__gethex+0x124>
 8006660:	4299      	cmp	r1, r3
 8006662:	f843 cc04 	str.w	ip, [r3, #-4]
 8006666:	d8d8      	bhi.n	800661a <__gethex+0x3a6>
 8006668:	68a3      	ldr	r3, [r4, #8]
 800666a:	459b      	cmp	fp, r3
 800666c:	db17      	blt.n	800669e <__gethex+0x42a>
 800666e:	6861      	ldr	r1, [r4, #4]
 8006670:	9802      	ldr	r0, [sp, #8]
 8006672:	3101      	adds	r1, #1
 8006674:	f000 f936 	bl	80068e4 <_Balloc>
 8006678:	4681      	mov	r9, r0
 800667a:	b918      	cbnz	r0, 8006684 <__gethex+0x410>
 800667c:	4602      	mov	r2, r0
 800667e:	2184      	movs	r1, #132	; 0x84
 8006680:	4b19      	ldr	r3, [pc, #100]	; (80066e8 <__gethex+0x474>)
 8006682:	e6ac      	b.n	80063de <__gethex+0x16a>
 8006684:	6922      	ldr	r2, [r4, #16]
 8006686:	f104 010c 	add.w	r1, r4, #12
 800668a:	3202      	adds	r2, #2
 800668c:	0092      	lsls	r2, r2, #2
 800668e:	300c      	adds	r0, #12
 8006690:	f000 f91a 	bl	80068c8 <memcpy>
 8006694:	4621      	mov	r1, r4
 8006696:	9802      	ldr	r0, [sp, #8]
 8006698:	f000 f964 	bl	8006964 <_Bfree>
 800669c:	464c      	mov	r4, r9
 800669e:	6923      	ldr	r3, [r4, #16]
 80066a0:	1c5a      	adds	r2, r3, #1
 80066a2:	6122      	str	r2, [r4, #16]
 80066a4:	2201      	movs	r2, #1
 80066a6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066aa:	615a      	str	r2, [r3, #20]
 80066ac:	e7bd      	b.n	800662a <__gethex+0x3b6>
 80066ae:	6922      	ldr	r2, [r4, #16]
 80066b0:	455a      	cmp	r2, fp
 80066b2:	dd0b      	ble.n	80066cc <__gethex+0x458>
 80066b4:	2101      	movs	r1, #1
 80066b6:	4620      	mov	r0, r4
 80066b8:	f7ff fd74 	bl	80061a4 <rshift>
 80066bc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80066c0:	3501      	adds	r5, #1
 80066c2:	42ab      	cmp	r3, r5
 80066c4:	f6ff aed5 	blt.w	8006472 <__gethex+0x1fe>
 80066c8:	2701      	movs	r7, #1
 80066ca:	e7c2      	b.n	8006652 <__gethex+0x3de>
 80066cc:	f016 061f 	ands.w	r6, r6, #31
 80066d0:	d0fa      	beq.n	80066c8 <__gethex+0x454>
 80066d2:	449a      	add	sl, r3
 80066d4:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80066d8:	f000 f9fa 	bl	8006ad0 <__hi0bits>
 80066dc:	f1c6 0620 	rsb	r6, r6, #32
 80066e0:	42b0      	cmp	r0, r6
 80066e2:	dbe7      	blt.n	80066b4 <__gethex+0x440>
 80066e4:	e7f0      	b.n	80066c8 <__gethex+0x454>
 80066e6:	bf00      	nop
 80066e8:	080084d4 	.word	0x080084d4

080066ec <L_shift>:
 80066ec:	f1c2 0208 	rsb	r2, r2, #8
 80066f0:	0092      	lsls	r2, r2, #2
 80066f2:	b570      	push	{r4, r5, r6, lr}
 80066f4:	f1c2 0620 	rsb	r6, r2, #32
 80066f8:	6843      	ldr	r3, [r0, #4]
 80066fa:	6804      	ldr	r4, [r0, #0]
 80066fc:	fa03 f506 	lsl.w	r5, r3, r6
 8006700:	432c      	orrs	r4, r5
 8006702:	40d3      	lsrs	r3, r2
 8006704:	6004      	str	r4, [r0, #0]
 8006706:	f840 3f04 	str.w	r3, [r0, #4]!
 800670a:	4288      	cmp	r0, r1
 800670c:	d3f4      	bcc.n	80066f8 <L_shift+0xc>
 800670e:	bd70      	pop	{r4, r5, r6, pc}

08006710 <__match>:
 8006710:	b530      	push	{r4, r5, lr}
 8006712:	6803      	ldr	r3, [r0, #0]
 8006714:	3301      	adds	r3, #1
 8006716:	f811 4b01 	ldrb.w	r4, [r1], #1
 800671a:	b914      	cbnz	r4, 8006722 <__match+0x12>
 800671c:	6003      	str	r3, [r0, #0]
 800671e:	2001      	movs	r0, #1
 8006720:	bd30      	pop	{r4, r5, pc}
 8006722:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006726:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800672a:	2d19      	cmp	r5, #25
 800672c:	bf98      	it	ls
 800672e:	3220      	addls	r2, #32
 8006730:	42a2      	cmp	r2, r4
 8006732:	d0f0      	beq.n	8006716 <__match+0x6>
 8006734:	2000      	movs	r0, #0
 8006736:	e7f3      	b.n	8006720 <__match+0x10>

08006738 <__hexnan>:
 8006738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800673c:	2500      	movs	r5, #0
 800673e:	680b      	ldr	r3, [r1, #0]
 8006740:	4682      	mov	sl, r0
 8006742:	115e      	asrs	r6, r3, #5
 8006744:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006748:	f013 031f 	ands.w	r3, r3, #31
 800674c:	bf18      	it	ne
 800674e:	3604      	addne	r6, #4
 8006750:	1f37      	subs	r7, r6, #4
 8006752:	4690      	mov	r8, r2
 8006754:	46b9      	mov	r9, r7
 8006756:	463c      	mov	r4, r7
 8006758:	46ab      	mov	fp, r5
 800675a:	b087      	sub	sp, #28
 800675c:	6801      	ldr	r1, [r0, #0]
 800675e:	9301      	str	r3, [sp, #4]
 8006760:	f846 5c04 	str.w	r5, [r6, #-4]
 8006764:	9502      	str	r5, [sp, #8]
 8006766:	784a      	ldrb	r2, [r1, #1]
 8006768:	1c4b      	adds	r3, r1, #1
 800676a:	9303      	str	r3, [sp, #12]
 800676c:	b342      	cbz	r2, 80067c0 <__hexnan+0x88>
 800676e:	4610      	mov	r0, r2
 8006770:	9105      	str	r1, [sp, #20]
 8006772:	9204      	str	r2, [sp, #16]
 8006774:	f7ff fd69 	bl	800624a <__hexdig_fun>
 8006778:	2800      	cmp	r0, #0
 800677a:	d14f      	bne.n	800681c <__hexnan+0xe4>
 800677c:	9a04      	ldr	r2, [sp, #16]
 800677e:	9905      	ldr	r1, [sp, #20]
 8006780:	2a20      	cmp	r2, #32
 8006782:	d818      	bhi.n	80067b6 <__hexnan+0x7e>
 8006784:	9b02      	ldr	r3, [sp, #8]
 8006786:	459b      	cmp	fp, r3
 8006788:	dd13      	ble.n	80067b2 <__hexnan+0x7a>
 800678a:	454c      	cmp	r4, r9
 800678c:	d206      	bcs.n	800679c <__hexnan+0x64>
 800678e:	2d07      	cmp	r5, #7
 8006790:	dc04      	bgt.n	800679c <__hexnan+0x64>
 8006792:	462a      	mov	r2, r5
 8006794:	4649      	mov	r1, r9
 8006796:	4620      	mov	r0, r4
 8006798:	f7ff ffa8 	bl	80066ec <L_shift>
 800679c:	4544      	cmp	r4, r8
 800679e:	d950      	bls.n	8006842 <__hexnan+0x10a>
 80067a0:	2300      	movs	r3, #0
 80067a2:	f1a4 0904 	sub.w	r9, r4, #4
 80067a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80067aa:	461d      	mov	r5, r3
 80067ac:	464c      	mov	r4, r9
 80067ae:	f8cd b008 	str.w	fp, [sp, #8]
 80067b2:	9903      	ldr	r1, [sp, #12]
 80067b4:	e7d7      	b.n	8006766 <__hexnan+0x2e>
 80067b6:	2a29      	cmp	r2, #41	; 0x29
 80067b8:	d156      	bne.n	8006868 <__hexnan+0x130>
 80067ba:	3102      	adds	r1, #2
 80067bc:	f8ca 1000 	str.w	r1, [sl]
 80067c0:	f1bb 0f00 	cmp.w	fp, #0
 80067c4:	d050      	beq.n	8006868 <__hexnan+0x130>
 80067c6:	454c      	cmp	r4, r9
 80067c8:	d206      	bcs.n	80067d8 <__hexnan+0xa0>
 80067ca:	2d07      	cmp	r5, #7
 80067cc:	dc04      	bgt.n	80067d8 <__hexnan+0xa0>
 80067ce:	462a      	mov	r2, r5
 80067d0:	4649      	mov	r1, r9
 80067d2:	4620      	mov	r0, r4
 80067d4:	f7ff ff8a 	bl	80066ec <L_shift>
 80067d8:	4544      	cmp	r4, r8
 80067da:	d934      	bls.n	8006846 <__hexnan+0x10e>
 80067dc:	4623      	mov	r3, r4
 80067de:	f1a8 0204 	sub.w	r2, r8, #4
 80067e2:	f853 1b04 	ldr.w	r1, [r3], #4
 80067e6:	429f      	cmp	r7, r3
 80067e8:	f842 1f04 	str.w	r1, [r2, #4]!
 80067ec:	d2f9      	bcs.n	80067e2 <__hexnan+0xaa>
 80067ee:	1b3b      	subs	r3, r7, r4
 80067f0:	f023 0303 	bic.w	r3, r3, #3
 80067f4:	3304      	adds	r3, #4
 80067f6:	3401      	adds	r4, #1
 80067f8:	3e03      	subs	r6, #3
 80067fa:	42b4      	cmp	r4, r6
 80067fc:	bf88      	it	hi
 80067fe:	2304      	movhi	r3, #4
 8006800:	2200      	movs	r2, #0
 8006802:	4443      	add	r3, r8
 8006804:	f843 2b04 	str.w	r2, [r3], #4
 8006808:	429f      	cmp	r7, r3
 800680a:	d2fb      	bcs.n	8006804 <__hexnan+0xcc>
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	b91b      	cbnz	r3, 8006818 <__hexnan+0xe0>
 8006810:	4547      	cmp	r7, r8
 8006812:	d127      	bne.n	8006864 <__hexnan+0x12c>
 8006814:	2301      	movs	r3, #1
 8006816:	603b      	str	r3, [r7, #0]
 8006818:	2005      	movs	r0, #5
 800681a:	e026      	b.n	800686a <__hexnan+0x132>
 800681c:	3501      	adds	r5, #1
 800681e:	2d08      	cmp	r5, #8
 8006820:	f10b 0b01 	add.w	fp, fp, #1
 8006824:	dd06      	ble.n	8006834 <__hexnan+0xfc>
 8006826:	4544      	cmp	r4, r8
 8006828:	d9c3      	bls.n	80067b2 <__hexnan+0x7a>
 800682a:	2300      	movs	r3, #0
 800682c:	2501      	movs	r5, #1
 800682e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006832:	3c04      	subs	r4, #4
 8006834:	6822      	ldr	r2, [r4, #0]
 8006836:	f000 000f 	and.w	r0, r0, #15
 800683a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800683e:	6022      	str	r2, [r4, #0]
 8006840:	e7b7      	b.n	80067b2 <__hexnan+0x7a>
 8006842:	2508      	movs	r5, #8
 8006844:	e7b5      	b.n	80067b2 <__hexnan+0x7a>
 8006846:	9b01      	ldr	r3, [sp, #4]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d0df      	beq.n	800680c <__hexnan+0xd4>
 800684c:	f04f 32ff 	mov.w	r2, #4294967295
 8006850:	f1c3 0320 	rsb	r3, r3, #32
 8006854:	fa22 f303 	lsr.w	r3, r2, r3
 8006858:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800685c:	401a      	ands	r2, r3
 800685e:	f846 2c04 	str.w	r2, [r6, #-4]
 8006862:	e7d3      	b.n	800680c <__hexnan+0xd4>
 8006864:	3f04      	subs	r7, #4
 8006866:	e7d1      	b.n	800680c <__hexnan+0xd4>
 8006868:	2004      	movs	r0, #4
 800686a:	b007      	add	sp, #28
 800686c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006870 <_localeconv_r>:
 8006870:	4800      	ldr	r0, [pc, #0]	; (8006874 <_localeconv_r+0x4>)
 8006872:	4770      	bx	lr
 8006874:	20000164 	.word	0x20000164

08006878 <malloc>:
 8006878:	4b02      	ldr	r3, [pc, #8]	; (8006884 <malloc+0xc>)
 800687a:	4601      	mov	r1, r0
 800687c:	6818      	ldr	r0, [r3, #0]
 800687e:	f000 bd43 	b.w	8007308 <_malloc_r>
 8006882:	bf00      	nop
 8006884:	2000000c 	.word	0x2000000c

08006888 <__ascii_mbtowc>:
 8006888:	b082      	sub	sp, #8
 800688a:	b901      	cbnz	r1, 800688e <__ascii_mbtowc+0x6>
 800688c:	a901      	add	r1, sp, #4
 800688e:	b142      	cbz	r2, 80068a2 <__ascii_mbtowc+0x1a>
 8006890:	b14b      	cbz	r3, 80068a6 <__ascii_mbtowc+0x1e>
 8006892:	7813      	ldrb	r3, [r2, #0]
 8006894:	600b      	str	r3, [r1, #0]
 8006896:	7812      	ldrb	r2, [r2, #0]
 8006898:	1e10      	subs	r0, r2, #0
 800689a:	bf18      	it	ne
 800689c:	2001      	movne	r0, #1
 800689e:	b002      	add	sp, #8
 80068a0:	4770      	bx	lr
 80068a2:	4610      	mov	r0, r2
 80068a4:	e7fb      	b.n	800689e <__ascii_mbtowc+0x16>
 80068a6:	f06f 0001 	mvn.w	r0, #1
 80068aa:	e7f8      	b.n	800689e <__ascii_mbtowc+0x16>

080068ac <memchr>:
 80068ac:	4603      	mov	r3, r0
 80068ae:	b510      	push	{r4, lr}
 80068b0:	b2c9      	uxtb	r1, r1
 80068b2:	4402      	add	r2, r0
 80068b4:	4293      	cmp	r3, r2
 80068b6:	4618      	mov	r0, r3
 80068b8:	d101      	bne.n	80068be <memchr+0x12>
 80068ba:	2000      	movs	r0, #0
 80068bc:	e003      	b.n	80068c6 <memchr+0x1a>
 80068be:	7804      	ldrb	r4, [r0, #0]
 80068c0:	3301      	adds	r3, #1
 80068c2:	428c      	cmp	r4, r1
 80068c4:	d1f6      	bne.n	80068b4 <memchr+0x8>
 80068c6:	bd10      	pop	{r4, pc}

080068c8 <memcpy>:
 80068c8:	440a      	add	r2, r1
 80068ca:	4291      	cmp	r1, r2
 80068cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80068d0:	d100      	bne.n	80068d4 <memcpy+0xc>
 80068d2:	4770      	bx	lr
 80068d4:	b510      	push	{r4, lr}
 80068d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068da:	4291      	cmp	r1, r2
 80068dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068e0:	d1f9      	bne.n	80068d6 <memcpy+0xe>
 80068e2:	bd10      	pop	{r4, pc}

080068e4 <_Balloc>:
 80068e4:	b570      	push	{r4, r5, r6, lr}
 80068e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80068e8:	4604      	mov	r4, r0
 80068ea:	460d      	mov	r5, r1
 80068ec:	b976      	cbnz	r6, 800690c <_Balloc+0x28>
 80068ee:	2010      	movs	r0, #16
 80068f0:	f7ff ffc2 	bl	8006878 <malloc>
 80068f4:	4602      	mov	r2, r0
 80068f6:	6260      	str	r0, [r4, #36]	; 0x24
 80068f8:	b920      	cbnz	r0, 8006904 <_Balloc+0x20>
 80068fa:	2166      	movs	r1, #102	; 0x66
 80068fc:	4b17      	ldr	r3, [pc, #92]	; (800695c <_Balloc+0x78>)
 80068fe:	4818      	ldr	r0, [pc, #96]	; (8006960 <_Balloc+0x7c>)
 8006900:	f000 feee 	bl	80076e0 <__assert_func>
 8006904:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006908:	6006      	str	r6, [r0, #0]
 800690a:	60c6      	str	r6, [r0, #12]
 800690c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800690e:	68f3      	ldr	r3, [r6, #12]
 8006910:	b183      	cbz	r3, 8006934 <_Balloc+0x50>
 8006912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006914:	68db      	ldr	r3, [r3, #12]
 8006916:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800691a:	b9b8      	cbnz	r0, 800694c <_Balloc+0x68>
 800691c:	2101      	movs	r1, #1
 800691e:	fa01 f605 	lsl.w	r6, r1, r5
 8006922:	1d72      	adds	r2, r6, #5
 8006924:	4620      	mov	r0, r4
 8006926:	0092      	lsls	r2, r2, #2
 8006928:	f000 fc94 	bl	8007254 <_calloc_r>
 800692c:	b160      	cbz	r0, 8006948 <_Balloc+0x64>
 800692e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006932:	e00e      	b.n	8006952 <_Balloc+0x6e>
 8006934:	2221      	movs	r2, #33	; 0x21
 8006936:	2104      	movs	r1, #4
 8006938:	4620      	mov	r0, r4
 800693a:	f000 fc8b 	bl	8007254 <_calloc_r>
 800693e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006940:	60f0      	str	r0, [r6, #12]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d1e4      	bne.n	8006912 <_Balloc+0x2e>
 8006948:	2000      	movs	r0, #0
 800694a:	bd70      	pop	{r4, r5, r6, pc}
 800694c:	6802      	ldr	r2, [r0, #0]
 800694e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006952:	2300      	movs	r3, #0
 8006954:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006958:	e7f7      	b.n	800694a <_Balloc+0x66>
 800695a:	bf00      	nop
 800695c:	0800845e 	.word	0x0800845e
 8006960:	08008564 	.word	0x08008564

08006964 <_Bfree>:
 8006964:	b570      	push	{r4, r5, r6, lr}
 8006966:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006968:	4605      	mov	r5, r0
 800696a:	460c      	mov	r4, r1
 800696c:	b976      	cbnz	r6, 800698c <_Bfree+0x28>
 800696e:	2010      	movs	r0, #16
 8006970:	f7ff ff82 	bl	8006878 <malloc>
 8006974:	4602      	mov	r2, r0
 8006976:	6268      	str	r0, [r5, #36]	; 0x24
 8006978:	b920      	cbnz	r0, 8006984 <_Bfree+0x20>
 800697a:	218a      	movs	r1, #138	; 0x8a
 800697c:	4b08      	ldr	r3, [pc, #32]	; (80069a0 <_Bfree+0x3c>)
 800697e:	4809      	ldr	r0, [pc, #36]	; (80069a4 <_Bfree+0x40>)
 8006980:	f000 feae 	bl	80076e0 <__assert_func>
 8006984:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006988:	6006      	str	r6, [r0, #0]
 800698a:	60c6      	str	r6, [r0, #12]
 800698c:	b13c      	cbz	r4, 800699e <_Bfree+0x3a>
 800698e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006990:	6862      	ldr	r2, [r4, #4]
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006998:	6021      	str	r1, [r4, #0]
 800699a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800699e:	bd70      	pop	{r4, r5, r6, pc}
 80069a0:	0800845e 	.word	0x0800845e
 80069a4:	08008564 	.word	0x08008564

080069a8 <__multadd>:
 80069a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069ac:	4698      	mov	r8, r3
 80069ae:	460c      	mov	r4, r1
 80069b0:	2300      	movs	r3, #0
 80069b2:	690e      	ldr	r6, [r1, #16]
 80069b4:	4607      	mov	r7, r0
 80069b6:	f101 0014 	add.w	r0, r1, #20
 80069ba:	6805      	ldr	r5, [r0, #0]
 80069bc:	3301      	adds	r3, #1
 80069be:	b2a9      	uxth	r1, r5
 80069c0:	fb02 8101 	mla	r1, r2, r1, r8
 80069c4:	0c2d      	lsrs	r5, r5, #16
 80069c6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80069ca:	fb02 c505 	mla	r5, r2, r5, ip
 80069ce:	b289      	uxth	r1, r1
 80069d0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80069d4:	429e      	cmp	r6, r3
 80069d6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80069da:	f840 1b04 	str.w	r1, [r0], #4
 80069de:	dcec      	bgt.n	80069ba <__multadd+0x12>
 80069e0:	f1b8 0f00 	cmp.w	r8, #0
 80069e4:	d022      	beq.n	8006a2c <__multadd+0x84>
 80069e6:	68a3      	ldr	r3, [r4, #8]
 80069e8:	42b3      	cmp	r3, r6
 80069ea:	dc19      	bgt.n	8006a20 <__multadd+0x78>
 80069ec:	6861      	ldr	r1, [r4, #4]
 80069ee:	4638      	mov	r0, r7
 80069f0:	3101      	adds	r1, #1
 80069f2:	f7ff ff77 	bl	80068e4 <_Balloc>
 80069f6:	4605      	mov	r5, r0
 80069f8:	b928      	cbnz	r0, 8006a06 <__multadd+0x5e>
 80069fa:	4602      	mov	r2, r0
 80069fc:	21b5      	movs	r1, #181	; 0xb5
 80069fe:	4b0d      	ldr	r3, [pc, #52]	; (8006a34 <__multadd+0x8c>)
 8006a00:	480d      	ldr	r0, [pc, #52]	; (8006a38 <__multadd+0x90>)
 8006a02:	f000 fe6d 	bl	80076e0 <__assert_func>
 8006a06:	6922      	ldr	r2, [r4, #16]
 8006a08:	f104 010c 	add.w	r1, r4, #12
 8006a0c:	3202      	adds	r2, #2
 8006a0e:	0092      	lsls	r2, r2, #2
 8006a10:	300c      	adds	r0, #12
 8006a12:	f7ff ff59 	bl	80068c8 <memcpy>
 8006a16:	4621      	mov	r1, r4
 8006a18:	4638      	mov	r0, r7
 8006a1a:	f7ff ffa3 	bl	8006964 <_Bfree>
 8006a1e:	462c      	mov	r4, r5
 8006a20:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006a24:	3601      	adds	r6, #1
 8006a26:	f8c3 8014 	str.w	r8, [r3, #20]
 8006a2a:	6126      	str	r6, [r4, #16]
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a32:	bf00      	nop
 8006a34:	080084d4 	.word	0x080084d4
 8006a38:	08008564 	.word	0x08008564

08006a3c <__s2b>:
 8006a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a40:	4615      	mov	r5, r2
 8006a42:	2209      	movs	r2, #9
 8006a44:	461f      	mov	r7, r3
 8006a46:	3308      	adds	r3, #8
 8006a48:	460c      	mov	r4, r1
 8006a4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a4e:	4606      	mov	r6, r0
 8006a50:	2201      	movs	r2, #1
 8006a52:	2100      	movs	r1, #0
 8006a54:	429a      	cmp	r2, r3
 8006a56:	db09      	blt.n	8006a6c <__s2b+0x30>
 8006a58:	4630      	mov	r0, r6
 8006a5a:	f7ff ff43 	bl	80068e4 <_Balloc>
 8006a5e:	b940      	cbnz	r0, 8006a72 <__s2b+0x36>
 8006a60:	4602      	mov	r2, r0
 8006a62:	21ce      	movs	r1, #206	; 0xce
 8006a64:	4b18      	ldr	r3, [pc, #96]	; (8006ac8 <__s2b+0x8c>)
 8006a66:	4819      	ldr	r0, [pc, #100]	; (8006acc <__s2b+0x90>)
 8006a68:	f000 fe3a 	bl	80076e0 <__assert_func>
 8006a6c:	0052      	lsls	r2, r2, #1
 8006a6e:	3101      	adds	r1, #1
 8006a70:	e7f0      	b.n	8006a54 <__s2b+0x18>
 8006a72:	9b08      	ldr	r3, [sp, #32]
 8006a74:	2d09      	cmp	r5, #9
 8006a76:	6143      	str	r3, [r0, #20]
 8006a78:	f04f 0301 	mov.w	r3, #1
 8006a7c:	6103      	str	r3, [r0, #16]
 8006a7e:	dd16      	ble.n	8006aae <__s2b+0x72>
 8006a80:	f104 0909 	add.w	r9, r4, #9
 8006a84:	46c8      	mov	r8, r9
 8006a86:	442c      	add	r4, r5
 8006a88:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006a8c:	4601      	mov	r1, r0
 8006a8e:	220a      	movs	r2, #10
 8006a90:	4630      	mov	r0, r6
 8006a92:	3b30      	subs	r3, #48	; 0x30
 8006a94:	f7ff ff88 	bl	80069a8 <__multadd>
 8006a98:	45a0      	cmp	r8, r4
 8006a9a:	d1f5      	bne.n	8006a88 <__s2b+0x4c>
 8006a9c:	f1a5 0408 	sub.w	r4, r5, #8
 8006aa0:	444c      	add	r4, r9
 8006aa2:	1b2d      	subs	r5, r5, r4
 8006aa4:	1963      	adds	r3, r4, r5
 8006aa6:	42bb      	cmp	r3, r7
 8006aa8:	db04      	blt.n	8006ab4 <__s2b+0x78>
 8006aaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aae:	2509      	movs	r5, #9
 8006ab0:	340a      	adds	r4, #10
 8006ab2:	e7f6      	b.n	8006aa2 <__s2b+0x66>
 8006ab4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006ab8:	4601      	mov	r1, r0
 8006aba:	220a      	movs	r2, #10
 8006abc:	4630      	mov	r0, r6
 8006abe:	3b30      	subs	r3, #48	; 0x30
 8006ac0:	f7ff ff72 	bl	80069a8 <__multadd>
 8006ac4:	e7ee      	b.n	8006aa4 <__s2b+0x68>
 8006ac6:	bf00      	nop
 8006ac8:	080084d4 	.word	0x080084d4
 8006acc:	08008564 	.word	0x08008564

08006ad0 <__hi0bits>:
 8006ad0:	0c02      	lsrs	r2, r0, #16
 8006ad2:	0412      	lsls	r2, r2, #16
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	b9ca      	cbnz	r2, 8006b0c <__hi0bits+0x3c>
 8006ad8:	0403      	lsls	r3, r0, #16
 8006ada:	2010      	movs	r0, #16
 8006adc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006ae0:	bf04      	itt	eq
 8006ae2:	021b      	lsleq	r3, r3, #8
 8006ae4:	3008      	addeq	r0, #8
 8006ae6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006aea:	bf04      	itt	eq
 8006aec:	011b      	lsleq	r3, r3, #4
 8006aee:	3004      	addeq	r0, #4
 8006af0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006af4:	bf04      	itt	eq
 8006af6:	009b      	lsleq	r3, r3, #2
 8006af8:	3002      	addeq	r0, #2
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	db05      	blt.n	8006b0a <__hi0bits+0x3a>
 8006afe:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006b02:	f100 0001 	add.w	r0, r0, #1
 8006b06:	bf08      	it	eq
 8006b08:	2020      	moveq	r0, #32
 8006b0a:	4770      	bx	lr
 8006b0c:	2000      	movs	r0, #0
 8006b0e:	e7e5      	b.n	8006adc <__hi0bits+0xc>

08006b10 <__lo0bits>:
 8006b10:	6803      	ldr	r3, [r0, #0]
 8006b12:	4602      	mov	r2, r0
 8006b14:	f013 0007 	ands.w	r0, r3, #7
 8006b18:	d00b      	beq.n	8006b32 <__lo0bits+0x22>
 8006b1a:	07d9      	lsls	r1, r3, #31
 8006b1c:	d422      	bmi.n	8006b64 <__lo0bits+0x54>
 8006b1e:	0798      	lsls	r0, r3, #30
 8006b20:	bf49      	itett	mi
 8006b22:	085b      	lsrmi	r3, r3, #1
 8006b24:	089b      	lsrpl	r3, r3, #2
 8006b26:	2001      	movmi	r0, #1
 8006b28:	6013      	strmi	r3, [r2, #0]
 8006b2a:	bf5c      	itt	pl
 8006b2c:	2002      	movpl	r0, #2
 8006b2e:	6013      	strpl	r3, [r2, #0]
 8006b30:	4770      	bx	lr
 8006b32:	b299      	uxth	r1, r3
 8006b34:	b909      	cbnz	r1, 8006b3a <__lo0bits+0x2a>
 8006b36:	2010      	movs	r0, #16
 8006b38:	0c1b      	lsrs	r3, r3, #16
 8006b3a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006b3e:	bf04      	itt	eq
 8006b40:	0a1b      	lsreq	r3, r3, #8
 8006b42:	3008      	addeq	r0, #8
 8006b44:	0719      	lsls	r1, r3, #28
 8006b46:	bf04      	itt	eq
 8006b48:	091b      	lsreq	r3, r3, #4
 8006b4a:	3004      	addeq	r0, #4
 8006b4c:	0799      	lsls	r1, r3, #30
 8006b4e:	bf04      	itt	eq
 8006b50:	089b      	lsreq	r3, r3, #2
 8006b52:	3002      	addeq	r0, #2
 8006b54:	07d9      	lsls	r1, r3, #31
 8006b56:	d403      	bmi.n	8006b60 <__lo0bits+0x50>
 8006b58:	085b      	lsrs	r3, r3, #1
 8006b5a:	f100 0001 	add.w	r0, r0, #1
 8006b5e:	d003      	beq.n	8006b68 <__lo0bits+0x58>
 8006b60:	6013      	str	r3, [r2, #0]
 8006b62:	4770      	bx	lr
 8006b64:	2000      	movs	r0, #0
 8006b66:	4770      	bx	lr
 8006b68:	2020      	movs	r0, #32
 8006b6a:	4770      	bx	lr

08006b6c <__i2b>:
 8006b6c:	b510      	push	{r4, lr}
 8006b6e:	460c      	mov	r4, r1
 8006b70:	2101      	movs	r1, #1
 8006b72:	f7ff feb7 	bl	80068e4 <_Balloc>
 8006b76:	4602      	mov	r2, r0
 8006b78:	b928      	cbnz	r0, 8006b86 <__i2b+0x1a>
 8006b7a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006b7e:	4b04      	ldr	r3, [pc, #16]	; (8006b90 <__i2b+0x24>)
 8006b80:	4804      	ldr	r0, [pc, #16]	; (8006b94 <__i2b+0x28>)
 8006b82:	f000 fdad 	bl	80076e0 <__assert_func>
 8006b86:	2301      	movs	r3, #1
 8006b88:	6144      	str	r4, [r0, #20]
 8006b8a:	6103      	str	r3, [r0, #16]
 8006b8c:	bd10      	pop	{r4, pc}
 8006b8e:	bf00      	nop
 8006b90:	080084d4 	.word	0x080084d4
 8006b94:	08008564 	.word	0x08008564

08006b98 <__multiply>:
 8006b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9c:	4614      	mov	r4, r2
 8006b9e:	690a      	ldr	r2, [r1, #16]
 8006ba0:	6923      	ldr	r3, [r4, #16]
 8006ba2:	460d      	mov	r5, r1
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	bfbe      	ittt	lt
 8006ba8:	460b      	movlt	r3, r1
 8006baa:	4625      	movlt	r5, r4
 8006bac:	461c      	movlt	r4, r3
 8006bae:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006bb2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006bb6:	68ab      	ldr	r3, [r5, #8]
 8006bb8:	6869      	ldr	r1, [r5, #4]
 8006bba:	eb0a 0709 	add.w	r7, sl, r9
 8006bbe:	42bb      	cmp	r3, r7
 8006bc0:	b085      	sub	sp, #20
 8006bc2:	bfb8      	it	lt
 8006bc4:	3101      	addlt	r1, #1
 8006bc6:	f7ff fe8d 	bl	80068e4 <_Balloc>
 8006bca:	b930      	cbnz	r0, 8006bda <__multiply+0x42>
 8006bcc:	4602      	mov	r2, r0
 8006bce:	f240 115d 	movw	r1, #349	; 0x15d
 8006bd2:	4b41      	ldr	r3, [pc, #260]	; (8006cd8 <__multiply+0x140>)
 8006bd4:	4841      	ldr	r0, [pc, #260]	; (8006cdc <__multiply+0x144>)
 8006bd6:	f000 fd83 	bl	80076e0 <__assert_func>
 8006bda:	f100 0614 	add.w	r6, r0, #20
 8006bde:	4633      	mov	r3, r6
 8006be0:	2200      	movs	r2, #0
 8006be2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006be6:	4543      	cmp	r3, r8
 8006be8:	d31e      	bcc.n	8006c28 <__multiply+0x90>
 8006bea:	f105 0c14 	add.w	ip, r5, #20
 8006bee:	f104 0314 	add.w	r3, r4, #20
 8006bf2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006bf6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006bfa:	9202      	str	r2, [sp, #8]
 8006bfc:	ebac 0205 	sub.w	r2, ip, r5
 8006c00:	3a15      	subs	r2, #21
 8006c02:	f022 0203 	bic.w	r2, r2, #3
 8006c06:	3204      	adds	r2, #4
 8006c08:	f105 0115 	add.w	r1, r5, #21
 8006c0c:	458c      	cmp	ip, r1
 8006c0e:	bf38      	it	cc
 8006c10:	2204      	movcc	r2, #4
 8006c12:	9201      	str	r2, [sp, #4]
 8006c14:	9a02      	ldr	r2, [sp, #8]
 8006c16:	9303      	str	r3, [sp, #12]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d808      	bhi.n	8006c2e <__multiply+0x96>
 8006c1c:	2f00      	cmp	r7, #0
 8006c1e:	dc55      	bgt.n	8006ccc <__multiply+0x134>
 8006c20:	6107      	str	r7, [r0, #16]
 8006c22:	b005      	add	sp, #20
 8006c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c28:	f843 2b04 	str.w	r2, [r3], #4
 8006c2c:	e7db      	b.n	8006be6 <__multiply+0x4e>
 8006c2e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006c32:	f1ba 0f00 	cmp.w	sl, #0
 8006c36:	d020      	beq.n	8006c7a <__multiply+0xe2>
 8006c38:	46b1      	mov	r9, r6
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f105 0e14 	add.w	lr, r5, #20
 8006c40:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006c44:	f8d9 b000 	ldr.w	fp, [r9]
 8006c48:	b2a1      	uxth	r1, r4
 8006c4a:	fa1f fb8b 	uxth.w	fp, fp
 8006c4e:	fb0a b101 	mla	r1, sl, r1, fp
 8006c52:	4411      	add	r1, r2
 8006c54:	f8d9 2000 	ldr.w	r2, [r9]
 8006c58:	0c24      	lsrs	r4, r4, #16
 8006c5a:	0c12      	lsrs	r2, r2, #16
 8006c5c:	fb0a 2404 	mla	r4, sl, r4, r2
 8006c60:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006c64:	b289      	uxth	r1, r1
 8006c66:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006c6a:	45f4      	cmp	ip, lr
 8006c6c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006c70:	f849 1b04 	str.w	r1, [r9], #4
 8006c74:	d8e4      	bhi.n	8006c40 <__multiply+0xa8>
 8006c76:	9901      	ldr	r1, [sp, #4]
 8006c78:	5072      	str	r2, [r6, r1]
 8006c7a:	9a03      	ldr	r2, [sp, #12]
 8006c7c:	3304      	adds	r3, #4
 8006c7e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006c82:	f1b9 0f00 	cmp.w	r9, #0
 8006c86:	d01f      	beq.n	8006cc8 <__multiply+0x130>
 8006c88:	46b6      	mov	lr, r6
 8006c8a:	f04f 0a00 	mov.w	sl, #0
 8006c8e:	6834      	ldr	r4, [r6, #0]
 8006c90:	f105 0114 	add.w	r1, r5, #20
 8006c94:	880a      	ldrh	r2, [r1, #0]
 8006c96:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006c9a:	b2a4      	uxth	r4, r4
 8006c9c:	fb09 b202 	mla	r2, r9, r2, fp
 8006ca0:	4492      	add	sl, r2
 8006ca2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006ca6:	f84e 4b04 	str.w	r4, [lr], #4
 8006caa:	f851 4b04 	ldr.w	r4, [r1], #4
 8006cae:	f8be 2000 	ldrh.w	r2, [lr]
 8006cb2:	0c24      	lsrs	r4, r4, #16
 8006cb4:	fb09 2404 	mla	r4, r9, r4, r2
 8006cb8:	458c      	cmp	ip, r1
 8006cba:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006cbe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006cc2:	d8e7      	bhi.n	8006c94 <__multiply+0xfc>
 8006cc4:	9a01      	ldr	r2, [sp, #4]
 8006cc6:	50b4      	str	r4, [r6, r2]
 8006cc8:	3604      	adds	r6, #4
 8006cca:	e7a3      	b.n	8006c14 <__multiply+0x7c>
 8006ccc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d1a5      	bne.n	8006c20 <__multiply+0x88>
 8006cd4:	3f01      	subs	r7, #1
 8006cd6:	e7a1      	b.n	8006c1c <__multiply+0x84>
 8006cd8:	080084d4 	.word	0x080084d4
 8006cdc:	08008564 	.word	0x08008564

08006ce0 <__pow5mult>:
 8006ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ce4:	4615      	mov	r5, r2
 8006ce6:	f012 0203 	ands.w	r2, r2, #3
 8006cea:	4606      	mov	r6, r0
 8006cec:	460f      	mov	r7, r1
 8006cee:	d007      	beq.n	8006d00 <__pow5mult+0x20>
 8006cf0:	4c25      	ldr	r4, [pc, #148]	; (8006d88 <__pow5mult+0xa8>)
 8006cf2:	3a01      	subs	r2, #1
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006cfa:	f7ff fe55 	bl	80069a8 <__multadd>
 8006cfe:	4607      	mov	r7, r0
 8006d00:	10ad      	asrs	r5, r5, #2
 8006d02:	d03d      	beq.n	8006d80 <__pow5mult+0xa0>
 8006d04:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d06:	b97c      	cbnz	r4, 8006d28 <__pow5mult+0x48>
 8006d08:	2010      	movs	r0, #16
 8006d0a:	f7ff fdb5 	bl	8006878 <malloc>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	6270      	str	r0, [r6, #36]	; 0x24
 8006d12:	b928      	cbnz	r0, 8006d20 <__pow5mult+0x40>
 8006d14:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006d18:	4b1c      	ldr	r3, [pc, #112]	; (8006d8c <__pow5mult+0xac>)
 8006d1a:	481d      	ldr	r0, [pc, #116]	; (8006d90 <__pow5mult+0xb0>)
 8006d1c:	f000 fce0 	bl	80076e0 <__assert_func>
 8006d20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d24:	6004      	str	r4, [r0, #0]
 8006d26:	60c4      	str	r4, [r0, #12]
 8006d28:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006d2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d30:	b94c      	cbnz	r4, 8006d46 <__pow5mult+0x66>
 8006d32:	f240 2171 	movw	r1, #625	; 0x271
 8006d36:	4630      	mov	r0, r6
 8006d38:	f7ff ff18 	bl	8006b6c <__i2b>
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	4604      	mov	r4, r0
 8006d40:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d44:	6003      	str	r3, [r0, #0]
 8006d46:	f04f 0900 	mov.w	r9, #0
 8006d4a:	07eb      	lsls	r3, r5, #31
 8006d4c:	d50a      	bpl.n	8006d64 <__pow5mult+0x84>
 8006d4e:	4639      	mov	r1, r7
 8006d50:	4622      	mov	r2, r4
 8006d52:	4630      	mov	r0, r6
 8006d54:	f7ff ff20 	bl	8006b98 <__multiply>
 8006d58:	4680      	mov	r8, r0
 8006d5a:	4639      	mov	r1, r7
 8006d5c:	4630      	mov	r0, r6
 8006d5e:	f7ff fe01 	bl	8006964 <_Bfree>
 8006d62:	4647      	mov	r7, r8
 8006d64:	106d      	asrs	r5, r5, #1
 8006d66:	d00b      	beq.n	8006d80 <__pow5mult+0xa0>
 8006d68:	6820      	ldr	r0, [r4, #0]
 8006d6a:	b938      	cbnz	r0, 8006d7c <__pow5mult+0x9c>
 8006d6c:	4622      	mov	r2, r4
 8006d6e:	4621      	mov	r1, r4
 8006d70:	4630      	mov	r0, r6
 8006d72:	f7ff ff11 	bl	8006b98 <__multiply>
 8006d76:	6020      	str	r0, [r4, #0]
 8006d78:	f8c0 9000 	str.w	r9, [r0]
 8006d7c:	4604      	mov	r4, r0
 8006d7e:	e7e4      	b.n	8006d4a <__pow5mult+0x6a>
 8006d80:	4638      	mov	r0, r7
 8006d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d86:	bf00      	nop
 8006d88:	080086b8 	.word	0x080086b8
 8006d8c:	0800845e 	.word	0x0800845e
 8006d90:	08008564 	.word	0x08008564

08006d94 <__lshift>:
 8006d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d98:	460c      	mov	r4, r1
 8006d9a:	4607      	mov	r7, r0
 8006d9c:	4691      	mov	r9, r2
 8006d9e:	6923      	ldr	r3, [r4, #16]
 8006da0:	6849      	ldr	r1, [r1, #4]
 8006da2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006da6:	68a3      	ldr	r3, [r4, #8]
 8006da8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006dac:	f108 0601 	add.w	r6, r8, #1
 8006db0:	42b3      	cmp	r3, r6
 8006db2:	db0b      	blt.n	8006dcc <__lshift+0x38>
 8006db4:	4638      	mov	r0, r7
 8006db6:	f7ff fd95 	bl	80068e4 <_Balloc>
 8006dba:	4605      	mov	r5, r0
 8006dbc:	b948      	cbnz	r0, 8006dd2 <__lshift+0x3e>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006dc4:	4b27      	ldr	r3, [pc, #156]	; (8006e64 <__lshift+0xd0>)
 8006dc6:	4828      	ldr	r0, [pc, #160]	; (8006e68 <__lshift+0xd4>)
 8006dc8:	f000 fc8a 	bl	80076e0 <__assert_func>
 8006dcc:	3101      	adds	r1, #1
 8006dce:	005b      	lsls	r3, r3, #1
 8006dd0:	e7ee      	b.n	8006db0 <__lshift+0x1c>
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f100 0114 	add.w	r1, r0, #20
 8006dd8:	f100 0210 	add.w	r2, r0, #16
 8006ddc:	4618      	mov	r0, r3
 8006dde:	4553      	cmp	r3, sl
 8006de0:	db33      	blt.n	8006e4a <__lshift+0xb6>
 8006de2:	6920      	ldr	r0, [r4, #16]
 8006de4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006de8:	f104 0314 	add.w	r3, r4, #20
 8006dec:	f019 091f 	ands.w	r9, r9, #31
 8006df0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006df4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006df8:	d02b      	beq.n	8006e52 <__lshift+0xbe>
 8006dfa:	468a      	mov	sl, r1
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f1c9 0e20 	rsb	lr, r9, #32
 8006e02:	6818      	ldr	r0, [r3, #0]
 8006e04:	fa00 f009 	lsl.w	r0, r0, r9
 8006e08:	4302      	orrs	r2, r0
 8006e0a:	f84a 2b04 	str.w	r2, [sl], #4
 8006e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e12:	459c      	cmp	ip, r3
 8006e14:	fa22 f20e 	lsr.w	r2, r2, lr
 8006e18:	d8f3      	bhi.n	8006e02 <__lshift+0x6e>
 8006e1a:	ebac 0304 	sub.w	r3, ip, r4
 8006e1e:	3b15      	subs	r3, #21
 8006e20:	f023 0303 	bic.w	r3, r3, #3
 8006e24:	3304      	adds	r3, #4
 8006e26:	f104 0015 	add.w	r0, r4, #21
 8006e2a:	4584      	cmp	ip, r0
 8006e2c:	bf38      	it	cc
 8006e2e:	2304      	movcc	r3, #4
 8006e30:	50ca      	str	r2, [r1, r3]
 8006e32:	b10a      	cbz	r2, 8006e38 <__lshift+0xa4>
 8006e34:	f108 0602 	add.w	r6, r8, #2
 8006e38:	3e01      	subs	r6, #1
 8006e3a:	4638      	mov	r0, r7
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	612e      	str	r6, [r5, #16]
 8006e40:	f7ff fd90 	bl	8006964 <_Bfree>
 8006e44:	4628      	mov	r0, r5
 8006e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006e4e:	3301      	adds	r3, #1
 8006e50:	e7c5      	b.n	8006dde <__lshift+0x4a>
 8006e52:	3904      	subs	r1, #4
 8006e54:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e58:	459c      	cmp	ip, r3
 8006e5a:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e5e:	d8f9      	bhi.n	8006e54 <__lshift+0xc0>
 8006e60:	e7ea      	b.n	8006e38 <__lshift+0xa4>
 8006e62:	bf00      	nop
 8006e64:	080084d4 	.word	0x080084d4
 8006e68:	08008564 	.word	0x08008564

08006e6c <__mcmp>:
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	690a      	ldr	r2, [r1, #16]
 8006e70:	6900      	ldr	r0, [r0, #16]
 8006e72:	b530      	push	{r4, r5, lr}
 8006e74:	1a80      	subs	r0, r0, r2
 8006e76:	d10d      	bne.n	8006e94 <__mcmp+0x28>
 8006e78:	3314      	adds	r3, #20
 8006e7a:	3114      	adds	r1, #20
 8006e7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006e80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006e84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006e88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006e8c:	4295      	cmp	r5, r2
 8006e8e:	d002      	beq.n	8006e96 <__mcmp+0x2a>
 8006e90:	d304      	bcc.n	8006e9c <__mcmp+0x30>
 8006e92:	2001      	movs	r0, #1
 8006e94:	bd30      	pop	{r4, r5, pc}
 8006e96:	42a3      	cmp	r3, r4
 8006e98:	d3f4      	bcc.n	8006e84 <__mcmp+0x18>
 8006e9a:	e7fb      	b.n	8006e94 <__mcmp+0x28>
 8006e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea0:	e7f8      	b.n	8006e94 <__mcmp+0x28>
	...

08006ea4 <__mdiff>:
 8006ea4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea8:	460c      	mov	r4, r1
 8006eaa:	4606      	mov	r6, r0
 8006eac:	4611      	mov	r1, r2
 8006eae:	4620      	mov	r0, r4
 8006eb0:	4692      	mov	sl, r2
 8006eb2:	f7ff ffdb 	bl	8006e6c <__mcmp>
 8006eb6:	1e05      	subs	r5, r0, #0
 8006eb8:	d111      	bne.n	8006ede <__mdiff+0x3a>
 8006eba:	4629      	mov	r1, r5
 8006ebc:	4630      	mov	r0, r6
 8006ebe:	f7ff fd11 	bl	80068e4 <_Balloc>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	b928      	cbnz	r0, 8006ed2 <__mdiff+0x2e>
 8006ec6:	f240 2132 	movw	r1, #562	; 0x232
 8006eca:	4b3c      	ldr	r3, [pc, #240]	; (8006fbc <__mdiff+0x118>)
 8006ecc:	483c      	ldr	r0, [pc, #240]	; (8006fc0 <__mdiff+0x11c>)
 8006ece:	f000 fc07 	bl	80076e0 <__assert_func>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ed8:	4610      	mov	r0, r2
 8006eda:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ede:	bfa4      	itt	ge
 8006ee0:	4653      	movge	r3, sl
 8006ee2:	46a2      	movge	sl, r4
 8006ee4:	4630      	mov	r0, r6
 8006ee6:	f8da 1004 	ldr.w	r1, [sl, #4]
 8006eea:	bfa6      	itte	ge
 8006eec:	461c      	movge	r4, r3
 8006eee:	2500      	movge	r5, #0
 8006ef0:	2501      	movlt	r5, #1
 8006ef2:	f7ff fcf7 	bl	80068e4 <_Balloc>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	b918      	cbnz	r0, 8006f02 <__mdiff+0x5e>
 8006efa:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006efe:	4b2f      	ldr	r3, [pc, #188]	; (8006fbc <__mdiff+0x118>)
 8006f00:	e7e4      	b.n	8006ecc <__mdiff+0x28>
 8006f02:	f100 0814 	add.w	r8, r0, #20
 8006f06:	f8da 7010 	ldr.w	r7, [sl, #16]
 8006f0a:	60c5      	str	r5, [r0, #12]
 8006f0c:	f04f 0c00 	mov.w	ip, #0
 8006f10:	f10a 0514 	add.w	r5, sl, #20
 8006f14:	f10a 0010 	add.w	r0, sl, #16
 8006f18:	46c2      	mov	sl, r8
 8006f1a:	6926      	ldr	r6, [r4, #16]
 8006f1c:	f104 0914 	add.w	r9, r4, #20
 8006f20:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8006f24:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006f28:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8006f2c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006f30:	fa1f f18b 	uxth.w	r1, fp
 8006f34:	4461      	add	r1, ip
 8006f36:	fa1f fc83 	uxth.w	ip, r3
 8006f3a:	0c1b      	lsrs	r3, r3, #16
 8006f3c:	eba1 010c 	sub.w	r1, r1, ip
 8006f40:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006f44:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006f48:	b289      	uxth	r1, r1
 8006f4a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006f4e:	454e      	cmp	r6, r9
 8006f50:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006f54:	f84a 3b04 	str.w	r3, [sl], #4
 8006f58:	d8e6      	bhi.n	8006f28 <__mdiff+0x84>
 8006f5a:	1b33      	subs	r3, r6, r4
 8006f5c:	3b15      	subs	r3, #21
 8006f5e:	f023 0303 	bic.w	r3, r3, #3
 8006f62:	3415      	adds	r4, #21
 8006f64:	3304      	adds	r3, #4
 8006f66:	42a6      	cmp	r6, r4
 8006f68:	bf38      	it	cc
 8006f6a:	2304      	movcc	r3, #4
 8006f6c:	441d      	add	r5, r3
 8006f6e:	4443      	add	r3, r8
 8006f70:	461e      	mov	r6, r3
 8006f72:	462c      	mov	r4, r5
 8006f74:	4574      	cmp	r4, lr
 8006f76:	d30e      	bcc.n	8006f96 <__mdiff+0xf2>
 8006f78:	f10e 0103 	add.w	r1, lr, #3
 8006f7c:	1b49      	subs	r1, r1, r5
 8006f7e:	f021 0103 	bic.w	r1, r1, #3
 8006f82:	3d03      	subs	r5, #3
 8006f84:	45ae      	cmp	lr, r5
 8006f86:	bf38      	it	cc
 8006f88:	2100      	movcc	r1, #0
 8006f8a:	4419      	add	r1, r3
 8006f8c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006f90:	b18b      	cbz	r3, 8006fb6 <__mdiff+0x112>
 8006f92:	6117      	str	r7, [r2, #16]
 8006f94:	e7a0      	b.n	8006ed8 <__mdiff+0x34>
 8006f96:	f854 8b04 	ldr.w	r8, [r4], #4
 8006f9a:	fa1f f188 	uxth.w	r1, r8
 8006f9e:	4461      	add	r1, ip
 8006fa0:	1408      	asrs	r0, r1, #16
 8006fa2:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8006fa6:	b289      	uxth	r1, r1
 8006fa8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006fac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006fb0:	f846 1b04 	str.w	r1, [r6], #4
 8006fb4:	e7de      	b.n	8006f74 <__mdiff+0xd0>
 8006fb6:	3f01      	subs	r7, #1
 8006fb8:	e7e8      	b.n	8006f8c <__mdiff+0xe8>
 8006fba:	bf00      	nop
 8006fbc:	080084d4 	.word	0x080084d4
 8006fc0:	08008564 	.word	0x08008564

08006fc4 <__ulp>:
 8006fc4:	4b11      	ldr	r3, [pc, #68]	; (800700c <__ulp+0x48>)
 8006fc6:	400b      	ands	r3, r1
 8006fc8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	dd02      	ble.n	8006fd6 <__ulp+0x12>
 8006fd0:	2000      	movs	r0, #0
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	4770      	bx	lr
 8006fd6:	425b      	negs	r3, r3
 8006fd8:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006fdc:	f04f 0000 	mov.w	r0, #0
 8006fe0:	f04f 0100 	mov.w	r1, #0
 8006fe4:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006fe8:	da04      	bge.n	8006ff4 <__ulp+0x30>
 8006fea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006fee:	fa43 f102 	asr.w	r1, r3, r2
 8006ff2:	4770      	bx	lr
 8006ff4:	f1a2 0314 	sub.w	r3, r2, #20
 8006ff8:	2b1e      	cmp	r3, #30
 8006ffa:	bfd6      	itet	le
 8006ffc:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007000:	2301      	movgt	r3, #1
 8007002:	fa22 f303 	lsrle.w	r3, r2, r3
 8007006:	4618      	mov	r0, r3
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	7ff00000 	.word	0x7ff00000

08007010 <__b2d>:
 8007010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007014:	6907      	ldr	r7, [r0, #16]
 8007016:	f100 0914 	add.w	r9, r0, #20
 800701a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800701e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007022:	f1a7 0804 	sub.w	r8, r7, #4
 8007026:	4630      	mov	r0, r6
 8007028:	f7ff fd52 	bl	8006ad0 <__hi0bits>
 800702c:	f1c0 0320 	rsb	r3, r0, #32
 8007030:	280a      	cmp	r0, #10
 8007032:	600b      	str	r3, [r1, #0]
 8007034:	491f      	ldr	r1, [pc, #124]	; (80070b4 <__b2d+0xa4>)
 8007036:	dc17      	bgt.n	8007068 <__b2d+0x58>
 8007038:	45c1      	cmp	r9, r8
 800703a:	bf28      	it	cs
 800703c:	2200      	movcs	r2, #0
 800703e:	f1c0 0c0b 	rsb	ip, r0, #11
 8007042:	fa26 f30c 	lsr.w	r3, r6, ip
 8007046:	bf38      	it	cc
 8007048:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800704c:	ea43 0501 	orr.w	r5, r3, r1
 8007050:	f100 0315 	add.w	r3, r0, #21
 8007054:	fa06 f303 	lsl.w	r3, r6, r3
 8007058:	fa22 f20c 	lsr.w	r2, r2, ip
 800705c:	ea43 0402 	orr.w	r4, r3, r2
 8007060:	4620      	mov	r0, r4
 8007062:	4629      	mov	r1, r5
 8007064:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007068:	45c1      	cmp	r9, r8
 800706a:	bf2e      	itee	cs
 800706c:	2200      	movcs	r2, #0
 800706e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007072:	f1a7 0808 	subcc.w	r8, r7, #8
 8007076:	f1b0 030b 	subs.w	r3, r0, #11
 800707a:	d016      	beq.n	80070aa <__b2d+0x9a>
 800707c:	f1c3 0720 	rsb	r7, r3, #32
 8007080:	fa22 f107 	lsr.w	r1, r2, r7
 8007084:	45c8      	cmp	r8, r9
 8007086:	fa06 f603 	lsl.w	r6, r6, r3
 800708a:	ea46 0601 	orr.w	r6, r6, r1
 800708e:	bf94      	ite	ls
 8007090:	2100      	movls	r1, #0
 8007092:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007096:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800709a:	fa02 f003 	lsl.w	r0, r2, r3
 800709e:	40f9      	lsrs	r1, r7
 80070a0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80070a4:	ea40 0401 	orr.w	r4, r0, r1
 80070a8:	e7da      	b.n	8007060 <__b2d+0x50>
 80070aa:	4614      	mov	r4, r2
 80070ac:	ea46 0501 	orr.w	r5, r6, r1
 80070b0:	e7d6      	b.n	8007060 <__b2d+0x50>
 80070b2:	bf00      	nop
 80070b4:	3ff00000 	.word	0x3ff00000

080070b8 <__d2b>:
 80070b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80070bc:	2101      	movs	r1, #1
 80070be:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80070c2:	4690      	mov	r8, r2
 80070c4:	461d      	mov	r5, r3
 80070c6:	f7ff fc0d 	bl	80068e4 <_Balloc>
 80070ca:	4604      	mov	r4, r0
 80070cc:	b930      	cbnz	r0, 80070dc <__d2b+0x24>
 80070ce:	4602      	mov	r2, r0
 80070d0:	f240 310a 	movw	r1, #778	; 0x30a
 80070d4:	4b24      	ldr	r3, [pc, #144]	; (8007168 <__d2b+0xb0>)
 80070d6:	4825      	ldr	r0, [pc, #148]	; (800716c <__d2b+0xb4>)
 80070d8:	f000 fb02 	bl	80076e0 <__assert_func>
 80070dc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80070e0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80070e4:	bb2d      	cbnz	r5, 8007132 <__d2b+0x7a>
 80070e6:	9301      	str	r3, [sp, #4]
 80070e8:	f1b8 0300 	subs.w	r3, r8, #0
 80070ec:	d026      	beq.n	800713c <__d2b+0x84>
 80070ee:	4668      	mov	r0, sp
 80070f0:	9300      	str	r3, [sp, #0]
 80070f2:	f7ff fd0d 	bl	8006b10 <__lo0bits>
 80070f6:	9900      	ldr	r1, [sp, #0]
 80070f8:	b1f0      	cbz	r0, 8007138 <__d2b+0x80>
 80070fa:	9a01      	ldr	r2, [sp, #4]
 80070fc:	f1c0 0320 	rsb	r3, r0, #32
 8007100:	fa02 f303 	lsl.w	r3, r2, r3
 8007104:	430b      	orrs	r3, r1
 8007106:	40c2      	lsrs	r2, r0
 8007108:	6163      	str	r3, [r4, #20]
 800710a:	9201      	str	r2, [sp, #4]
 800710c:	9b01      	ldr	r3, [sp, #4]
 800710e:	2b00      	cmp	r3, #0
 8007110:	bf14      	ite	ne
 8007112:	2102      	movne	r1, #2
 8007114:	2101      	moveq	r1, #1
 8007116:	61a3      	str	r3, [r4, #24]
 8007118:	6121      	str	r1, [r4, #16]
 800711a:	b1c5      	cbz	r5, 800714e <__d2b+0x96>
 800711c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007120:	4405      	add	r5, r0
 8007122:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007126:	603d      	str	r5, [r7, #0]
 8007128:	6030      	str	r0, [r6, #0]
 800712a:	4620      	mov	r0, r4
 800712c:	b002      	add	sp, #8
 800712e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007136:	e7d6      	b.n	80070e6 <__d2b+0x2e>
 8007138:	6161      	str	r1, [r4, #20]
 800713a:	e7e7      	b.n	800710c <__d2b+0x54>
 800713c:	a801      	add	r0, sp, #4
 800713e:	f7ff fce7 	bl	8006b10 <__lo0bits>
 8007142:	2101      	movs	r1, #1
 8007144:	9b01      	ldr	r3, [sp, #4]
 8007146:	6121      	str	r1, [r4, #16]
 8007148:	6163      	str	r3, [r4, #20]
 800714a:	3020      	adds	r0, #32
 800714c:	e7e5      	b.n	800711a <__d2b+0x62>
 800714e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007152:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007156:	6038      	str	r0, [r7, #0]
 8007158:	6918      	ldr	r0, [r3, #16]
 800715a:	f7ff fcb9 	bl	8006ad0 <__hi0bits>
 800715e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007162:	6031      	str	r1, [r6, #0]
 8007164:	e7e1      	b.n	800712a <__d2b+0x72>
 8007166:	bf00      	nop
 8007168:	080084d4 	.word	0x080084d4
 800716c:	08008564 	.word	0x08008564

08007170 <__ratio>:
 8007170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007174:	4688      	mov	r8, r1
 8007176:	4669      	mov	r1, sp
 8007178:	4681      	mov	r9, r0
 800717a:	f7ff ff49 	bl	8007010 <__b2d>
 800717e:	460f      	mov	r7, r1
 8007180:	4604      	mov	r4, r0
 8007182:	460d      	mov	r5, r1
 8007184:	4640      	mov	r0, r8
 8007186:	a901      	add	r1, sp, #4
 8007188:	f7ff ff42 	bl	8007010 <__b2d>
 800718c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007190:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007194:	468b      	mov	fp, r1
 8007196:	eba3 0c02 	sub.w	ip, r3, r2
 800719a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800719e:	1a9b      	subs	r3, r3, r2
 80071a0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	bfd5      	itete	le
 80071a8:	460a      	movle	r2, r1
 80071aa:	462a      	movgt	r2, r5
 80071ac:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80071b0:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80071b4:	bfd8      	it	le
 80071b6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80071ba:	465b      	mov	r3, fp
 80071bc:	4602      	mov	r2, r0
 80071be:	4639      	mov	r1, r7
 80071c0:	4620      	mov	r0, r4
 80071c2:	f7f9 fab3 	bl	800072c <__aeabi_ddiv>
 80071c6:	b003      	add	sp, #12
 80071c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080071cc <__copybits>:
 80071cc:	3901      	subs	r1, #1
 80071ce:	b570      	push	{r4, r5, r6, lr}
 80071d0:	1149      	asrs	r1, r1, #5
 80071d2:	6914      	ldr	r4, [r2, #16]
 80071d4:	3101      	adds	r1, #1
 80071d6:	f102 0314 	add.w	r3, r2, #20
 80071da:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80071de:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80071e2:	1f05      	subs	r5, r0, #4
 80071e4:	42a3      	cmp	r3, r4
 80071e6:	d30c      	bcc.n	8007202 <__copybits+0x36>
 80071e8:	1aa3      	subs	r3, r4, r2
 80071ea:	3b11      	subs	r3, #17
 80071ec:	f023 0303 	bic.w	r3, r3, #3
 80071f0:	3211      	adds	r2, #17
 80071f2:	42a2      	cmp	r2, r4
 80071f4:	bf88      	it	hi
 80071f6:	2300      	movhi	r3, #0
 80071f8:	4418      	add	r0, r3
 80071fa:	2300      	movs	r3, #0
 80071fc:	4288      	cmp	r0, r1
 80071fe:	d305      	bcc.n	800720c <__copybits+0x40>
 8007200:	bd70      	pop	{r4, r5, r6, pc}
 8007202:	f853 6b04 	ldr.w	r6, [r3], #4
 8007206:	f845 6f04 	str.w	r6, [r5, #4]!
 800720a:	e7eb      	b.n	80071e4 <__copybits+0x18>
 800720c:	f840 3b04 	str.w	r3, [r0], #4
 8007210:	e7f4      	b.n	80071fc <__copybits+0x30>

08007212 <__any_on>:
 8007212:	f100 0214 	add.w	r2, r0, #20
 8007216:	6900      	ldr	r0, [r0, #16]
 8007218:	114b      	asrs	r3, r1, #5
 800721a:	4298      	cmp	r0, r3
 800721c:	b510      	push	{r4, lr}
 800721e:	db11      	blt.n	8007244 <__any_on+0x32>
 8007220:	dd0a      	ble.n	8007238 <__any_on+0x26>
 8007222:	f011 011f 	ands.w	r1, r1, #31
 8007226:	d007      	beq.n	8007238 <__any_on+0x26>
 8007228:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800722c:	fa24 f001 	lsr.w	r0, r4, r1
 8007230:	fa00 f101 	lsl.w	r1, r0, r1
 8007234:	428c      	cmp	r4, r1
 8007236:	d10b      	bne.n	8007250 <__any_on+0x3e>
 8007238:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800723c:	4293      	cmp	r3, r2
 800723e:	d803      	bhi.n	8007248 <__any_on+0x36>
 8007240:	2000      	movs	r0, #0
 8007242:	bd10      	pop	{r4, pc}
 8007244:	4603      	mov	r3, r0
 8007246:	e7f7      	b.n	8007238 <__any_on+0x26>
 8007248:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800724c:	2900      	cmp	r1, #0
 800724e:	d0f5      	beq.n	800723c <__any_on+0x2a>
 8007250:	2001      	movs	r0, #1
 8007252:	e7f6      	b.n	8007242 <__any_on+0x30>

08007254 <_calloc_r>:
 8007254:	b538      	push	{r3, r4, r5, lr}
 8007256:	fb02 f501 	mul.w	r5, r2, r1
 800725a:	4629      	mov	r1, r5
 800725c:	f000 f854 	bl	8007308 <_malloc_r>
 8007260:	4604      	mov	r4, r0
 8007262:	b118      	cbz	r0, 800726c <_calloc_r+0x18>
 8007264:	462a      	mov	r2, r5
 8007266:	2100      	movs	r1, #0
 8007268:	f7fc fbdc 	bl	8003a24 <memset>
 800726c:	4620      	mov	r0, r4
 800726e:	bd38      	pop	{r3, r4, r5, pc}

08007270 <_free_r>:
 8007270:	b538      	push	{r3, r4, r5, lr}
 8007272:	4605      	mov	r5, r0
 8007274:	2900      	cmp	r1, #0
 8007276:	d043      	beq.n	8007300 <_free_r+0x90>
 8007278:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800727c:	1f0c      	subs	r4, r1, #4
 800727e:	2b00      	cmp	r3, #0
 8007280:	bfb8      	it	lt
 8007282:	18e4      	addlt	r4, r4, r3
 8007284:	f000 fa76 	bl	8007774 <__malloc_lock>
 8007288:	4a1e      	ldr	r2, [pc, #120]	; (8007304 <_free_r+0x94>)
 800728a:	6813      	ldr	r3, [r2, #0]
 800728c:	4610      	mov	r0, r2
 800728e:	b933      	cbnz	r3, 800729e <_free_r+0x2e>
 8007290:	6063      	str	r3, [r4, #4]
 8007292:	6014      	str	r4, [r2, #0]
 8007294:	4628      	mov	r0, r5
 8007296:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800729a:	f000 ba71 	b.w	8007780 <__malloc_unlock>
 800729e:	42a3      	cmp	r3, r4
 80072a0:	d90a      	bls.n	80072b8 <_free_r+0x48>
 80072a2:	6821      	ldr	r1, [r4, #0]
 80072a4:	1862      	adds	r2, r4, r1
 80072a6:	4293      	cmp	r3, r2
 80072a8:	bf01      	itttt	eq
 80072aa:	681a      	ldreq	r2, [r3, #0]
 80072ac:	685b      	ldreq	r3, [r3, #4]
 80072ae:	1852      	addeq	r2, r2, r1
 80072b0:	6022      	streq	r2, [r4, #0]
 80072b2:	6063      	str	r3, [r4, #4]
 80072b4:	6004      	str	r4, [r0, #0]
 80072b6:	e7ed      	b.n	8007294 <_free_r+0x24>
 80072b8:	461a      	mov	r2, r3
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	b10b      	cbz	r3, 80072c2 <_free_r+0x52>
 80072be:	42a3      	cmp	r3, r4
 80072c0:	d9fa      	bls.n	80072b8 <_free_r+0x48>
 80072c2:	6811      	ldr	r1, [r2, #0]
 80072c4:	1850      	adds	r0, r2, r1
 80072c6:	42a0      	cmp	r0, r4
 80072c8:	d10b      	bne.n	80072e2 <_free_r+0x72>
 80072ca:	6820      	ldr	r0, [r4, #0]
 80072cc:	4401      	add	r1, r0
 80072ce:	1850      	adds	r0, r2, r1
 80072d0:	4283      	cmp	r3, r0
 80072d2:	6011      	str	r1, [r2, #0]
 80072d4:	d1de      	bne.n	8007294 <_free_r+0x24>
 80072d6:	6818      	ldr	r0, [r3, #0]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	4401      	add	r1, r0
 80072dc:	6011      	str	r1, [r2, #0]
 80072de:	6053      	str	r3, [r2, #4]
 80072e0:	e7d8      	b.n	8007294 <_free_r+0x24>
 80072e2:	d902      	bls.n	80072ea <_free_r+0x7a>
 80072e4:	230c      	movs	r3, #12
 80072e6:	602b      	str	r3, [r5, #0]
 80072e8:	e7d4      	b.n	8007294 <_free_r+0x24>
 80072ea:	6820      	ldr	r0, [r4, #0]
 80072ec:	1821      	adds	r1, r4, r0
 80072ee:	428b      	cmp	r3, r1
 80072f0:	bf01      	itttt	eq
 80072f2:	6819      	ldreq	r1, [r3, #0]
 80072f4:	685b      	ldreq	r3, [r3, #4]
 80072f6:	1809      	addeq	r1, r1, r0
 80072f8:	6021      	streq	r1, [r4, #0]
 80072fa:	6063      	str	r3, [r4, #4]
 80072fc:	6054      	str	r4, [r2, #4]
 80072fe:	e7c9      	b.n	8007294 <_free_r+0x24>
 8007300:	bd38      	pop	{r3, r4, r5, pc}
 8007302:	bf00      	nop
 8007304:	20000210 	.word	0x20000210

08007308 <_malloc_r>:
 8007308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800730a:	1ccd      	adds	r5, r1, #3
 800730c:	f025 0503 	bic.w	r5, r5, #3
 8007310:	3508      	adds	r5, #8
 8007312:	2d0c      	cmp	r5, #12
 8007314:	bf38      	it	cc
 8007316:	250c      	movcc	r5, #12
 8007318:	2d00      	cmp	r5, #0
 800731a:	4606      	mov	r6, r0
 800731c:	db01      	blt.n	8007322 <_malloc_r+0x1a>
 800731e:	42a9      	cmp	r1, r5
 8007320:	d903      	bls.n	800732a <_malloc_r+0x22>
 8007322:	230c      	movs	r3, #12
 8007324:	6033      	str	r3, [r6, #0]
 8007326:	2000      	movs	r0, #0
 8007328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800732a:	f000 fa23 	bl	8007774 <__malloc_lock>
 800732e:	4921      	ldr	r1, [pc, #132]	; (80073b4 <_malloc_r+0xac>)
 8007330:	680a      	ldr	r2, [r1, #0]
 8007332:	4614      	mov	r4, r2
 8007334:	b99c      	cbnz	r4, 800735e <_malloc_r+0x56>
 8007336:	4f20      	ldr	r7, [pc, #128]	; (80073b8 <_malloc_r+0xb0>)
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	b923      	cbnz	r3, 8007346 <_malloc_r+0x3e>
 800733c:	4621      	mov	r1, r4
 800733e:	4630      	mov	r0, r6
 8007340:	f000 f99e 	bl	8007680 <_sbrk_r>
 8007344:	6038      	str	r0, [r7, #0]
 8007346:	4629      	mov	r1, r5
 8007348:	4630      	mov	r0, r6
 800734a:	f000 f999 	bl	8007680 <_sbrk_r>
 800734e:	1c43      	adds	r3, r0, #1
 8007350:	d123      	bne.n	800739a <_malloc_r+0x92>
 8007352:	230c      	movs	r3, #12
 8007354:	4630      	mov	r0, r6
 8007356:	6033      	str	r3, [r6, #0]
 8007358:	f000 fa12 	bl	8007780 <__malloc_unlock>
 800735c:	e7e3      	b.n	8007326 <_malloc_r+0x1e>
 800735e:	6823      	ldr	r3, [r4, #0]
 8007360:	1b5b      	subs	r3, r3, r5
 8007362:	d417      	bmi.n	8007394 <_malloc_r+0x8c>
 8007364:	2b0b      	cmp	r3, #11
 8007366:	d903      	bls.n	8007370 <_malloc_r+0x68>
 8007368:	6023      	str	r3, [r4, #0]
 800736a:	441c      	add	r4, r3
 800736c:	6025      	str	r5, [r4, #0]
 800736e:	e004      	b.n	800737a <_malloc_r+0x72>
 8007370:	6863      	ldr	r3, [r4, #4]
 8007372:	42a2      	cmp	r2, r4
 8007374:	bf0c      	ite	eq
 8007376:	600b      	streq	r3, [r1, #0]
 8007378:	6053      	strne	r3, [r2, #4]
 800737a:	4630      	mov	r0, r6
 800737c:	f000 fa00 	bl	8007780 <__malloc_unlock>
 8007380:	f104 000b 	add.w	r0, r4, #11
 8007384:	1d23      	adds	r3, r4, #4
 8007386:	f020 0007 	bic.w	r0, r0, #7
 800738a:	1ac2      	subs	r2, r0, r3
 800738c:	d0cc      	beq.n	8007328 <_malloc_r+0x20>
 800738e:	1a1b      	subs	r3, r3, r0
 8007390:	50a3      	str	r3, [r4, r2]
 8007392:	e7c9      	b.n	8007328 <_malloc_r+0x20>
 8007394:	4622      	mov	r2, r4
 8007396:	6864      	ldr	r4, [r4, #4]
 8007398:	e7cc      	b.n	8007334 <_malloc_r+0x2c>
 800739a:	1cc4      	adds	r4, r0, #3
 800739c:	f024 0403 	bic.w	r4, r4, #3
 80073a0:	42a0      	cmp	r0, r4
 80073a2:	d0e3      	beq.n	800736c <_malloc_r+0x64>
 80073a4:	1a21      	subs	r1, r4, r0
 80073a6:	4630      	mov	r0, r6
 80073a8:	f000 f96a 	bl	8007680 <_sbrk_r>
 80073ac:	3001      	adds	r0, #1
 80073ae:	d1dd      	bne.n	800736c <_malloc_r+0x64>
 80073b0:	e7cf      	b.n	8007352 <_malloc_r+0x4a>
 80073b2:	bf00      	nop
 80073b4:	20000210 	.word	0x20000210
 80073b8:	20000214 	.word	0x20000214

080073bc <__ssputs_r>:
 80073bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073c0:	688e      	ldr	r6, [r1, #8]
 80073c2:	4682      	mov	sl, r0
 80073c4:	429e      	cmp	r6, r3
 80073c6:	460c      	mov	r4, r1
 80073c8:	4690      	mov	r8, r2
 80073ca:	461f      	mov	r7, r3
 80073cc:	d838      	bhi.n	8007440 <__ssputs_r+0x84>
 80073ce:	898a      	ldrh	r2, [r1, #12]
 80073d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80073d4:	d032      	beq.n	800743c <__ssputs_r+0x80>
 80073d6:	6825      	ldr	r5, [r4, #0]
 80073d8:	6909      	ldr	r1, [r1, #16]
 80073da:	3301      	adds	r3, #1
 80073dc:	eba5 0901 	sub.w	r9, r5, r1
 80073e0:	6965      	ldr	r5, [r4, #20]
 80073e2:	444b      	add	r3, r9
 80073e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80073ec:	106d      	asrs	r5, r5, #1
 80073ee:	429d      	cmp	r5, r3
 80073f0:	bf38      	it	cc
 80073f2:	461d      	movcc	r5, r3
 80073f4:	0553      	lsls	r3, r2, #21
 80073f6:	d531      	bpl.n	800745c <__ssputs_r+0xa0>
 80073f8:	4629      	mov	r1, r5
 80073fa:	f7ff ff85 	bl	8007308 <_malloc_r>
 80073fe:	4606      	mov	r6, r0
 8007400:	b950      	cbnz	r0, 8007418 <__ssputs_r+0x5c>
 8007402:	230c      	movs	r3, #12
 8007404:	f04f 30ff 	mov.w	r0, #4294967295
 8007408:	f8ca 3000 	str.w	r3, [sl]
 800740c:	89a3      	ldrh	r3, [r4, #12]
 800740e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007412:	81a3      	strh	r3, [r4, #12]
 8007414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007418:	464a      	mov	r2, r9
 800741a:	6921      	ldr	r1, [r4, #16]
 800741c:	f7ff fa54 	bl	80068c8 <memcpy>
 8007420:	89a3      	ldrh	r3, [r4, #12]
 8007422:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007426:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800742a:	81a3      	strh	r3, [r4, #12]
 800742c:	6126      	str	r6, [r4, #16]
 800742e:	444e      	add	r6, r9
 8007430:	6026      	str	r6, [r4, #0]
 8007432:	463e      	mov	r6, r7
 8007434:	6165      	str	r5, [r4, #20]
 8007436:	eba5 0509 	sub.w	r5, r5, r9
 800743a:	60a5      	str	r5, [r4, #8]
 800743c:	42be      	cmp	r6, r7
 800743e:	d900      	bls.n	8007442 <__ssputs_r+0x86>
 8007440:	463e      	mov	r6, r7
 8007442:	4632      	mov	r2, r6
 8007444:	4641      	mov	r1, r8
 8007446:	6820      	ldr	r0, [r4, #0]
 8007448:	f000 f97a 	bl	8007740 <memmove>
 800744c:	68a3      	ldr	r3, [r4, #8]
 800744e:	6822      	ldr	r2, [r4, #0]
 8007450:	1b9b      	subs	r3, r3, r6
 8007452:	4432      	add	r2, r6
 8007454:	2000      	movs	r0, #0
 8007456:	60a3      	str	r3, [r4, #8]
 8007458:	6022      	str	r2, [r4, #0]
 800745a:	e7db      	b.n	8007414 <__ssputs_r+0x58>
 800745c:	462a      	mov	r2, r5
 800745e:	f000 f995 	bl	800778c <_realloc_r>
 8007462:	4606      	mov	r6, r0
 8007464:	2800      	cmp	r0, #0
 8007466:	d1e1      	bne.n	800742c <__ssputs_r+0x70>
 8007468:	4650      	mov	r0, sl
 800746a:	6921      	ldr	r1, [r4, #16]
 800746c:	f7ff ff00 	bl	8007270 <_free_r>
 8007470:	e7c7      	b.n	8007402 <__ssputs_r+0x46>
	...

08007474 <_svfiprintf_r>:
 8007474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007478:	4698      	mov	r8, r3
 800747a:	898b      	ldrh	r3, [r1, #12]
 800747c:	4607      	mov	r7, r0
 800747e:	061b      	lsls	r3, r3, #24
 8007480:	460d      	mov	r5, r1
 8007482:	4614      	mov	r4, r2
 8007484:	b09d      	sub	sp, #116	; 0x74
 8007486:	d50e      	bpl.n	80074a6 <_svfiprintf_r+0x32>
 8007488:	690b      	ldr	r3, [r1, #16]
 800748a:	b963      	cbnz	r3, 80074a6 <_svfiprintf_r+0x32>
 800748c:	2140      	movs	r1, #64	; 0x40
 800748e:	f7ff ff3b 	bl	8007308 <_malloc_r>
 8007492:	6028      	str	r0, [r5, #0]
 8007494:	6128      	str	r0, [r5, #16]
 8007496:	b920      	cbnz	r0, 80074a2 <_svfiprintf_r+0x2e>
 8007498:	230c      	movs	r3, #12
 800749a:	603b      	str	r3, [r7, #0]
 800749c:	f04f 30ff 	mov.w	r0, #4294967295
 80074a0:	e0d1      	b.n	8007646 <_svfiprintf_r+0x1d2>
 80074a2:	2340      	movs	r3, #64	; 0x40
 80074a4:	616b      	str	r3, [r5, #20]
 80074a6:	2300      	movs	r3, #0
 80074a8:	9309      	str	r3, [sp, #36]	; 0x24
 80074aa:	2320      	movs	r3, #32
 80074ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80074b0:	2330      	movs	r3, #48	; 0x30
 80074b2:	f04f 0901 	mov.w	r9, #1
 80074b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80074ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007660 <_svfiprintf_r+0x1ec>
 80074be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80074c2:	4623      	mov	r3, r4
 80074c4:	469a      	mov	sl, r3
 80074c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074ca:	b10a      	cbz	r2, 80074d0 <_svfiprintf_r+0x5c>
 80074cc:	2a25      	cmp	r2, #37	; 0x25
 80074ce:	d1f9      	bne.n	80074c4 <_svfiprintf_r+0x50>
 80074d0:	ebba 0b04 	subs.w	fp, sl, r4
 80074d4:	d00b      	beq.n	80074ee <_svfiprintf_r+0x7a>
 80074d6:	465b      	mov	r3, fp
 80074d8:	4622      	mov	r2, r4
 80074da:	4629      	mov	r1, r5
 80074dc:	4638      	mov	r0, r7
 80074de:	f7ff ff6d 	bl	80073bc <__ssputs_r>
 80074e2:	3001      	adds	r0, #1
 80074e4:	f000 80aa 	beq.w	800763c <_svfiprintf_r+0x1c8>
 80074e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074ea:	445a      	add	r2, fp
 80074ec:	9209      	str	r2, [sp, #36]	; 0x24
 80074ee:	f89a 3000 	ldrb.w	r3, [sl]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f000 80a2 	beq.w	800763c <_svfiprintf_r+0x1c8>
 80074f8:	2300      	movs	r3, #0
 80074fa:	f04f 32ff 	mov.w	r2, #4294967295
 80074fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007502:	f10a 0a01 	add.w	sl, sl, #1
 8007506:	9304      	str	r3, [sp, #16]
 8007508:	9307      	str	r3, [sp, #28]
 800750a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800750e:	931a      	str	r3, [sp, #104]	; 0x68
 8007510:	4654      	mov	r4, sl
 8007512:	2205      	movs	r2, #5
 8007514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007518:	4851      	ldr	r0, [pc, #324]	; (8007660 <_svfiprintf_r+0x1ec>)
 800751a:	f7ff f9c7 	bl	80068ac <memchr>
 800751e:	9a04      	ldr	r2, [sp, #16]
 8007520:	b9d8      	cbnz	r0, 800755a <_svfiprintf_r+0xe6>
 8007522:	06d0      	lsls	r0, r2, #27
 8007524:	bf44      	itt	mi
 8007526:	2320      	movmi	r3, #32
 8007528:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800752c:	0711      	lsls	r1, r2, #28
 800752e:	bf44      	itt	mi
 8007530:	232b      	movmi	r3, #43	; 0x2b
 8007532:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007536:	f89a 3000 	ldrb.w	r3, [sl]
 800753a:	2b2a      	cmp	r3, #42	; 0x2a
 800753c:	d015      	beq.n	800756a <_svfiprintf_r+0xf6>
 800753e:	4654      	mov	r4, sl
 8007540:	2000      	movs	r0, #0
 8007542:	f04f 0c0a 	mov.w	ip, #10
 8007546:	9a07      	ldr	r2, [sp, #28]
 8007548:	4621      	mov	r1, r4
 800754a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800754e:	3b30      	subs	r3, #48	; 0x30
 8007550:	2b09      	cmp	r3, #9
 8007552:	d94e      	bls.n	80075f2 <_svfiprintf_r+0x17e>
 8007554:	b1b0      	cbz	r0, 8007584 <_svfiprintf_r+0x110>
 8007556:	9207      	str	r2, [sp, #28]
 8007558:	e014      	b.n	8007584 <_svfiprintf_r+0x110>
 800755a:	eba0 0308 	sub.w	r3, r0, r8
 800755e:	fa09 f303 	lsl.w	r3, r9, r3
 8007562:	4313      	orrs	r3, r2
 8007564:	46a2      	mov	sl, r4
 8007566:	9304      	str	r3, [sp, #16]
 8007568:	e7d2      	b.n	8007510 <_svfiprintf_r+0x9c>
 800756a:	9b03      	ldr	r3, [sp, #12]
 800756c:	1d19      	adds	r1, r3, #4
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	9103      	str	r1, [sp, #12]
 8007572:	2b00      	cmp	r3, #0
 8007574:	bfbb      	ittet	lt
 8007576:	425b      	neglt	r3, r3
 8007578:	f042 0202 	orrlt.w	r2, r2, #2
 800757c:	9307      	strge	r3, [sp, #28]
 800757e:	9307      	strlt	r3, [sp, #28]
 8007580:	bfb8      	it	lt
 8007582:	9204      	strlt	r2, [sp, #16]
 8007584:	7823      	ldrb	r3, [r4, #0]
 8007586:	2b2e      	cmp	r3, #46	; 0x2e
 8007588:	d10c      	bne.n	80075a4 <_svfiprintf_r+0x130>
 800758a:	7863      	ldrb	r3, [r4, #1]
 800758c:	2b2a      	cmp	r3, #42	; 0x2a
 800758e:	d135      	bne.n	80075fc <_svfiprintf_r+0x188>
 8007590:	9b03      	ldr	r3, [sp, #12]
 8007592:	3402      	adds	r4, #2
 8007594:	1d1a      	adds	r2, r3, #4
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	9203      	str	r2, [sp, #12]
 800759a:	2b00      	cmp	r3, #0
 800759c:	bfb8      	it	lt
 800759e:	f04f 33ff 	movlt.w	r3, #4294967295
 80075a2:	9305      	str	r3, [sp, #20]
 80075a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007670 <_svfiprintf_r+0x1fc>
 80075a8:	2203      	movs	r2, #3
 80075aa:	4650      	mov	r0, sl
 80075ac:	7821      	ldrb	r1, [r4, #0]
 80075ae:	f7ff f97d 	bl	80068ac <memchr>
 80075b2:	b140      	cbz	r0, 80075c6 <_svfiprintf_r+0x152>
 80075b4:	2340      	movs	r3, #64	; 0x40
 80075b6:	eba0 000a 	sub.w	r0, r0, sl
 80075ba:	fa03 f000 	lsl.w	r0, r3, r0
 80075be:	9b04      	ldr	r3, [sp, #16]
 80075c0:	3401      	adds	r4, #1
 80075c2:	4303      	orrs	r3, r0
 80075c4:	9304      	str	r3, [sp, #16]
 80075c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075ca:	2206      	movs	r2, #6
 80075cc:	4825      	ldr	r0, [pc, #148]	; (8007664 <_svfiprintf_r+0x1f0>)
 80075ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075d2:	f7ff f96b 	bl	80068ac <memchr>
 80075d6:	2800      	cmp	r0, #0
 80075d8:	d038      	beq.n	800764c <_svfiprintf_r+0x1d8>
 80075da:	4b23      	ldr	r3, [pc, #140]	; (8007668 <_svfiprintf_r+0x1f4>)
 80075dc:	bb1b      	cbnz	r3, 8007626 <_svfiprintf_r+0x1b2>
 80075de:	9b03      	ldr	r3, [sp, #12]
 80075e0:	3307      	adds	r3, #7
 80075e2:	f023 0307 	bic.w	r3, r3, #7
 80075e6:	3308      	adds	r3, #8
 80075e8:	9303      	str	r3, [sp, #12]
 80075ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ec:	4433      	add	r3, r6
 80075ee:	9309      	str	r3, [sp, #36]	; 0x24
 80075f0:	e767      	b.n	80074c2 <_svfiprintf_r+0x4e>
 80075f2:	460c      	mov	r4, r1
 80075f4:	2001      	movs	r0, #1
 80075f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80075fa:	e7a5      	b.n	8007548 <_svfiprintf_r+0xd4>
 80075fc:	2300      	movs	r3, #0
 80075fe:	f04f 0c0a 	mov.w	ip, #10
 8007602:	4619      	mov	r1, r3
 8007604:	3401      	adds	r4, #1
 8007606:	9305      	str	r3, [sp, #20]
 8007608:	4620      	mov	r0, r4
 800760a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800760e:	3a30      	subs	r2, #48	; 0x30
 8007610:	2a09      	cmp	r2, #9
 8007612:	d903      	bls.n	800761c <_svfiprintf_r+0x1a8>
 8007614:	2b00      	cmp	r3, #0
 8007616:	d0c5      	beq.n	80075a4 <_svfiprintf_r+0x130>
 8007618:	9105      	str	r1, [sp, #20]
 800761a:	e7c3      	b.n	80075a4 <_svfiprintf_r+0x130>
 800761c:	4604      	mov	r4, r0
 800761e:	2301      	movs	r3, #1
 8007620:	fb0c 2101 	mla	r1, ip, r1, r2
 8007624:	e7f0      	b.n	8007608 <_svfiprintf_r+0x194>
 8007626:	ab03      	add	r3, sp, #12
 8007628:	9300      	str	r3, [sp, #0]
 800762a:	462a      	mov	r2, r5
 800762c:	4638      	mov	r0, r7
 800762e:	4b0f      	ldr	r3, [pc, #60]	; (800766c <_svfiprintf_r+0x1f8>)
 8007630:	a904      	add	r1, sp, #16
 8007632:	f7fc fa9d 	bl	8003b70 <_printf_float>
 8007636:	1c42      	adds	r2, r0, #1
 8007638:	4606      	mov	r6, r0
 800763a:	d1d6      	bne.n	80075ea <_svfiprintf_r+0x176>
 800763c:	89ab      	ldrh	r3, [r5, #12]
 800763e:	065b      	lsls	r3, r3, #25
 8007640:	f53f af2c 	bmi.w	800749c <_svfiprintf_r+0x28>
 8007644:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007646:	b01d      	add	sp, #116	; 0x74
 8007648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800764c:	ab03      	add	r3, sp, #12
 800764e:	9300      	str	r3, [sp, #0]
 8007650:	462a      	mov	r2, r5
 8007652:	4638      	mov	r0, r7
 8007654:	4b05      	ldr	r3, [pc, #20]	; (800766c <_svfiprintf_r+0x1f8>)
 8007656:	a904      	add	r1, sp, #16
 8007658:	f7fc fd26 	bl	80040a8 <_printf_i>
 800765c:	e7eb      	b.n	8007636 <_svfiprintf_r+0x1c2>
 800765e:	bf00      	nop
 8007660:	080086c4 	.word	0x080086c4
 8007664:	080086ce 	.word	0x080086ce
 8007668:	08003b71 	.word	0x08003b71
 800766c:	080073bd 	.word	0x080073bd
 8007670:	080086ca 	.word	0x080086ca

08007674 <nan>:
 8007674:	2000      	movs	r0, #0
 8007676:	4901      	ldr	r1, [pc, #4]	; (800767c <nan+0x8>)
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	7ff80000 	.word	0x7ff80000

08007680 <_sbrk_r>:
 8007680:	b538      	push	{r3, r4, r5, lr}
 8007682:	2300      	movs	r3, #0
 8007684:	4d05      	ldr	r5, [pc, #20]	; (800769c <_sbrk_r+0x1c>)
 8007686:	4604      	mov	r4, r0
 8007688:	4608      	mov	r0, r1
 800768a:	602b      	str	r3, [r5, #0]
 800768c:	f7fa f8bc 	bl	8001808 <_sbrk>
 8007690:	1c43      	adds	r3, r0, #1
 8007692:	d102      	bne.n	800769a <_sbrk_r+0x1a>
 8007694:	682b      	ldr	r3, [r5, #0]
 8007696:	b103      	cbz	r3, 800769a <_sbrk_r+0x1a>
 8007698:	6023      	str	r3, [r4, #0]
 800769a:	bd38      	pop	{r3, r4, r5, pc}
 800769c:	200003f0 	.word	0x200003f0

080076a0 <strncmp>:
 80076a0:	b510      	push	{r4, lr}
 80076a2:	b16a      	cbz	r2, 80076c0 <strncmp+0x20>
 80076a4:	3901      	subs	r1, #1
 80076a6:	1884      	adds	r4, r0, r2
 80076a8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80076ac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d103      	bne.n	80076bc <strncmp+0x1c>
 80076b4:	42a0      	cmp	r0, r4
 80076b6:	d001      	beq.n	80076bc <strncmp+0x1c>
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1f5      	bne.n	80076a8 <strncmp+0x8>
 80076bc:	1a98      	subs	r0, r3, r2
 80076be:	bd10      	pop	{r4, pc}
 80076c0:	4610      	mov	r0, r2
 80076c2:	e7fc      	b.n	80076be <strncmp+0x1e>

080076c4 <__ascii_wctomb>:
 80076c4:	4603      	mov	r3, r0
 80076c6:	4608      	mov	r0, r1
 80076c8:	b141      	cbz	r1, 80076dc <__ascii_wctomb+0x18>
 80076ca:	2aff      	cmp	r2, #255	; 0xff
 80076cc:	d904      	bls.n	80076d8 <__ascii_wctomb+0x14>
 80076ce:	228a      	movs	r2, #138	; 0x8a
 80076d0:	f04f 30ff 	mov.w	r0, #4294967295
 80076d4:	601a      	str	r2, [r3, #0]
 80076d6:	4770      	bx	lr
 80076d8:	2001      	movs	r0, #1
 80076da:	700a      	strb	r2, [r1, #0]
 80076dc:	4770      	bx	lr
	...

080076e0 <__assert_func>:
 80076e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076e2:	4614      	mov	r4, r2
 80076e4:	461a      	mov	r2, r3
 80076e6:	4b09      	ldr	r3, [pc, #36]	; (800770c <__assert_func+0x2c>)
 80076e8:	4605      	mov	r5, r0
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	68d8      	ldr	r0, [r3, #12]
 80076ee:	b14c      	cbz	r4, 8007704 <__assert_func+0x24>
 80076f0:	4b07      	ldr	r3, [pc, #28]	; (8007710 <__assert_func+0x30>)
 80076f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076f6:	9100      	str	r1, [sp, #0]
 80076f8:	462b      	mov	r3, r5
 80076fa:	4906      	ldr	r1, [pc, #24]	; (8007714 <__assert_func+0x34>)
 80076fc:	f000 f80e 	bl	800771c <fiprintf>
 8007700:	f000 fa82 	bl	8007c08 <abort>
 8007704:	4b04      	ldr	r3, [pc, #16]	; (8007718 <__assert_func+0x38>)
 8007706:	461c      	mov	r4, r3
 8007708:	e7f3      	b.n	80076f2 <__assert_func+0x12>
 800770a:	bf00      	nop
 800770c:	2000000c 	.word	0x2000000c
 8007710:	080086d5 	.word	0x080086d5
 8007714:	080086e2 	.word	0x080086e2
 8007718:	08008710 	.word	0x08008710

0800771c <fiprintf>:
 800771c:	b40e      	push	{r1, r2, r3}
 800771e:	b503      	push	{r0, r1, lr}
 8007720:	4601      	mov	r1, r0
 8007722:	ab03      	add	r3, sp, #12
 8007724:	4805      	ldr	r0, [pc, #20]	; (800773c <fiprintf+0x20>)
 8007726:	f853 2b04 	ldr.w	r2, [r3], #4
 800772a:	6800      	ldr	r0, [r0, #0]
 800772c:	9301      	str	r3, [sp, #4]
 800772e:	f000 f87b 	bl	8007828 <_vfiprintf_r>
 8007732:	b002      	add	sp, #8
 8007734:	f85d eb04 	ldr.w	lr, [sp], #4
 8007738:	b003      	add	sp, #12
 800773a:	4770      	bx	lr
 800773c:	2000000c 	.word	0x2000000c

08007740 <memmove>:
 8007740:	4288      	cmp	r0, r1
 8007742:	b510      	push	{r4, lr}
 8007744:	eb01 0402 	add.w	r4, r1, r2
 8007748:	d902      	bls.n	8007750 <memmove+0x10>
 800774a:	4284      	cmp	r4, r0
 800774c:	4623      	mov	r3, r4
 800774e:	d807      	bhi.n	8007760 <memmove+0x20>
 8007750:	1e43      	subs	r3, r0, #1
 8007752:	42a1      	cmp	r1, r4
 8007754:	d008      	beq.n	8007768 <memmove+0x28>
 8007756:	f811 2b01 	ldrb.w	r2, [r1], #1
 800775a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800775e:	e7f8      	b.n	8007752 <memmove+0x12>
 8007760:	4601      	mov	r1, r0
 8007762:	4402      	add	r2, r0
 8007764:	428a      	cmp	r2, r1
 8007766:	d100      	bne.n	800776a <memmove+0x2a>
 8007768:	bd10      	pop	{r4, pc}
 800776a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800776e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007772:	e7f7      	b.n	8007764 <memmove+0x24>

08007774 <__malloc_lock>:
 8007774:	4801      	ldr	r0, [pc, #4]	; (800777c <__malloc_lock+0x8>)
 8007776:	f000 bc07 	b.w	8007f88 <__retarget_lock_acquire_recursive>
 800777a:	bf00      	nop
 800777c:	200003f8 	.word	0x200003f8

08007780 <__malloc_unlock>:
 8007780:	4801      	ldr	r0, [pc, #4]	; (8007788 <__malloc_unlock+0x8>)
 8007782:	f000 bc02 	b.w	8007f8a <__retarget_lock_release_recursive>
 8007786:	bf00      	nop
 8007788:	200003f8 	.word	0x200003f8

0800778c <_realloc_r>:
 800778c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800778e:	4607      	mov	r7, r0
 8007790:	4614      	mov	r4, r2
 8007792:	460e      	mov	r6, r1
 8007794:	b921      	cbnz	r1, 80077a0 <_realloc_r+0x14>
 8007796:	4611      	mov	r1, r2
 8007798:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800779c:	f7ff bdb4 	b.w	8007308 <_malloc_r>
 80077a0:	b922      	cbnz	r2, 80077ac <_realloc_r+0x20>
 80077a2:	f7ff fd65 	bl	8007270 <_free_r>
 80077a6:	4625      	mov	r5, r4
 80077a8:	4628      	mov	r0, r5
 80077aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077ac:	f000 fc52 	bl	8008054 <_malloc_usable_size_r>
 80077b0:	42a0      	cmp	r0, r4
 80077b2:	d20f      	bcs.n	80077d4 <_realloc_r+0x48>
 80077b4:	4621      	mov	r1, r4
 80077b6:	4638      	mov	r0, r7
 80077b8:	f7ff fda6 	bl	8007308 <_malloc_r>
 80077bc:	4605      	mov	r5, r0
 80077be:	2800      	cmp	r0, #0
 80077c0:	d0f2      	beq.n	80077a8 <_realloc_r+0x1c>
 80077c2:	4631      	mov	r1, r6
 80077c4:	4622      	mov	r2, r4
 80077c6:	f7ff f87f 	bl	80068c8 <memcpy>
 80077ca:	4631      	mov	r1, r6
 80077cc:	4638      	mov	r0, r7
 80077ce:	f7ff fd4f 	bl	8007270 <_free_r>
 80077d2:	e7e9      	b.n	80077a8 <_realloc_r+0x1c>
 80077d4:	4635      	mov	r5, r6
 80077d6:	e7e7      	b.n	80077a8 <_realloc_r+0x1c>

080077d8 <__sfputc_r>:
 80077d8:	6893      	ldr	r3, [r2, #8]
 80077da:	b410      	push	{r4}
 80077dc:	3b01      	subs	r3, #1
 80077de:	2b00      	cmp	r3, #0
 80077e0:	6093      	str	r3, [r2, #8]
 80077e2:	da07      	bge.n	80077f4 <__sfputc_r+0x1c>
 80077e4:	6994      	ldr	r4, [r2, #24]
 80077e6:	42a3      	cmp	r3, r4
 80077e8:	db01      	blt.n	80077ee <__sfputc_r+0x16>
 80077ea:	290a      	cmp	r1, #10
 80077ec:	d102      	bne.n	80077f4 <__sfputc_r+0x1c>
 80077ee:	bc10      	pop	{r4}
 80077f0:	f000 b94a 	b.w	8007a88 <__swbuf_r>
 80077f4:	6813      	ldr	r3, [r2, #0]
 80077f6:	1c58      	adds	r0, r3, #1
 80077f8:	6010      	str	r0, [r2, #0]
 80077fa:	7019      	strb	r1, [r3, #0]
 80077fc:	4608      	mov	r0, r1
 80077fe:	bc10      	pop	{r4}
 8007800:	4770      	bx	lr

08007802 <__sfputs_r>:
 8007802:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007804:	4606      	mov	r6, r0
 8007806:	460f      	mov	r7, r1
 8007808:	4614      	mov	r4, r2
 800780a:	18d5      	adds	r5, r2, r3
 800780c:	42ac      	cmp	r4, r5
 800780e:	d101      	bne.n	8007814 <__sfputs_r+0x12>
 8007810:	2000      	movs	r0, #0
 8007812:	e007      	b.n	8007824 <__sfputs_r+0x22>
 8007814:	463a      	mov	r2, r7
 8007816:	4630      	mov	r0, r6
 8007818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800781c:	f7ff ffdc 	bl	80077d8 <__sfputc_r>
 8007820:	1c43      	adds	r3, r0, #1
 8007822:	d1f3      	bne.n	800780c <__sfputs_r+0xa>
 8007824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007828 <_vfiprintf_r>:
 8007828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800782c:	460d      	mov	r5, r1
 800782e:	4614      	mov	r4, r2
 8007830:	4698      	mov	r8, r3
 8007832:	4606      	mov	r6, r0
 8007834:	b09d      	sub	sp, #116	; 0x74
 8007836:	b118      	cbz	r0, 8007840 <_vfiprintf_r+0x18>
 8007838:	6983      	ldr	r3, [r0, #24]
 800783a:	b90b      	cbnz	r3, 8007840 <_vfiprintf_r+0x18>
 800783c:	f000 fb06 	bl	8007e4c <__sinit>
 8007840:	4b89      	ldr	r3, [pc, #548]	; (8007a68 <_vfiprintf_r+0x240>)
 8007842:	429d      	cmp	r5, r3
 8007844:	d11b      	bne.n	800787e <_vfiprintf_r+0x56>
 8007846:	6875      	ldr	r5, [r6, #4]
 8007848:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800784a:	07d9      	lsls	r1, r3, #31
 800784c:	d405      	bmi.n	800785a <_vfiprintf_r+0x32>
 800784e:	89ab      	ldrh	r3, [r5, #12]
 8007850:	059a      	lsls	r2, r3, #22
 8007852:	d402      	bmi.n	800785a <_vfiprintf_r+0x32>
 8007854:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007856:	f000 fb97 	bl	8007f88 <__retarget_lock_acquire_recursive>
 800785a:	89ab      	ldrh	r3, [r5, #12]
 800785c:	071b      	lsls	r3, r3, #28
 800785e:	d501      	bpl.n	8007864 <_vfiprintf_r+0x3c>
 8007860:	692b      	ldr	r3, [r5, #16]
 8007862:	b9eb      	cbnz	r3, 80078a0 <_vfiprintf_r+0x78>
 8007864:	4629      	mov	r1, r5
 8007866:	4630      	mov	r0, r6
 8007868:	f000 f960 	bl	8007b2c <__swsetup_r>
 800786c:	b1c0      	cbz	r0, 80078a0 <_vfiprintf_r+0x78>
 800786e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007870:	07dc      	lsls	r4, r3, #31
 8007872:	d50e      	bpl.n	8007892 <_vfiprintf_r+0x6a>
 8007874:	f04f 30ff 	mov.w	r0, #4294967295
 8007878:	b01d      	add	sp, #116	; 0x74
 800787a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800787e:	4b7b      	ldr	r3, [pc, #492]	; (8007a6c <_vfiprintf_r+0x244>)
 8007880:	429d      	cmp	r5, r3
 8007882:	d101      	bne.n	8007888 <_vfiprintf_r+0x60>
 8007884:	68b5      	ldr	r5, [r6, #8]
 8007886:	e7df      	b.n	8007848 <_vfiprintf_r+0x20>
 8007888:	4b79      	ldr	r3, [pc, #484]	; (8007a70 <_vfiprintf_r+0x248>)
 800788a:	429d      	cmp	r5, r3
 800788c:	bf08      	it	eq
 800788e:	68f5      	ldreq	r5, [r6, #12]
 8007890:	e7da      	b.n	8007848 <_vfiprintf_r+0x20>
 8007892:	89ab      	ldrh	r3, [r5, #12]
 8007894:	0598      	lsls	r0, r3, #22
 8007896:	d4ed      	bmi.n	8007874 <_vfiprintf_r+0x4c>
 8007898:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800789a:	f000 fb76 	bl	8007f8a <__retarget_lock_release_recursive>
 800789e:	e7e9      	b.n	8007874 <_vfiprintf_r+0x4c>
 80078a0:	2300      	movs	r3, #0
 80078a2:	9309      	str	r3, [sp, #36]	; 0x24
 80078a4:	2320      	movs	r3, #32
 80078a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078aa:	2330      	movs	r3, #48	; 0x30
 80078ac:	f04f 0901 	mov.w	r9, #1
 80078b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80078b4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007a74 <_vfiprintf_r+0x24c>
 80078b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078bc:	4623      	mov	r3, r4
 80078be:	469a      	mov	sl, r3
 80078c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078c4:	b10a      	cbz	r2, 80078ca <_vfiprintf_r+0xa2>
 80078c6:	2a25      	cmp	r2, #37	; 0x25
 80078c8:	d1f9      	bne.n	80078be <_vfiprintf_r+0x96>
 80078ca:	ebba 0b04 	subs.w	fp, sl, r4
 80078ce:	d00b      	beq.n	80078e8 <_vfiprintf_r+0xc0>
 80078d0:	465b      	mov	r3, fp
 80078d2:	4622      	mov	r2, r4
 80078d4:	4629      	mov	r1, r5
 80078d6:	4630      	mov	r0, r6
 80078d8:	f7ff ff93 	bl	8007802 <__sfputs_r>
 80078dc:	3001      	adds	r0, #1
 80078de:	f000 80aa 	beq.w	8007a36 <_vfiprintf_r+0x20e>
 80078e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078e4:	445a      	add	r2, fp
 80078e6:	9209      	str	r2, [sp, #36]	; 0x24
 80078e8:	f89a 3000 	ldrb.w	r3, [sl]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 80a2 	beq.w	8007a36 <_vfiprintf_r+0x20e>
 80078f2:	2300      	movs	r3, #0
 80078f4:	f04f 32ff 	mov.w	r2, #4294967295
 80078f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078fc:	f10a 0a01 	add.w	sl, sl, #1
 8007900:	9304      	str	r3, [sp, #16]
 8007902:	9307      	str	r3, [sp, #28]
 8007904:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007908:	931a      	str	r3, [sp, #104]	; 0x68
 800790a:	4654      	mov	r4, sl
 800790c:	2205      	movs	r2, #5
 800790e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007912:	4858      	ldr	r0, [pc, #352]	; (8007a74 <_vfiprintf_r+0x24c>)
 8007914:	f7fe ffca 	bl	80068ac <memchr>
 8007918:	9a04      	ldr	r2, [sp, #16]
 800791a:	b9d8      	cbnz	r0, 8007954 <_vfiprintf_r+0x12c>
 800791c:	06d1      	lsls	r1, r2, #27
 800791e:	bf44      	itt	mi
 8007920:	2320      	movmi	r3, #32
 8007922:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007926:	0713      	lsls	r3, r2, #28
 8007928:	bf44      	itt	mi
 800792a:	232b      	movmi	r3, #43	; 0x2b
 800792c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007930:	f89a 3000 	ldrb.w	r3, [sl]
 8007934:	2b2a      	cmp	r3, #42	; 0x2a
 8007936:	d015      	beq.n	8007964 <_vfiprintf_r+0x13c>
 8007938:	4654      	mov	r4, sl
 800793a:	2000      	movs	r0, #0
 800793c:	f04f 0c0a 	mov.w	ip, #10
 8007940:	9a07      	ldr	r2, [sp, #28]
 8007942:	4621      	mov	r1, r4
 8007944:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007948:	3b30      	subs	r3, #48	; 0x30
 800794a:	2b09      	cmp	r3, #9
 800794c:	d94e      	bls.n	80079ec <_vfiprintf_r+0x1c4>
 800794e:	b1b0      	cbz	r0, 800797e <_vfiprintf_r+0x156>
 8007950:	9207      	str	r2, [sp, #28]
 8007952:	e014      	b.n	800797e <_vfiprintf_r+0x156>
 8007954:	eba0 0308 	sub.w	r3, r0, r8
 8007958:	fa09 f303 	lsl.w	r3, r9, r3
 800795c:	4313      	orrs	r3, r2
 800795e:	46a2      	mov	sl, r4
 8007960:	9304      	str	r3, [sp, #16]
 8007962:	e7d2      	b.n	800790a <_vfiprintf_r+0xe2>
 8007964:	9b03      	ldr	r3, [sp, #12]
 8007966:	1d19      	adds	r1, r3, #4
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	9103      	str	r1, [sp, #12]
 800796c:	2b00      	cmp	r3, #0
 800796e:	bfbb      	ittet	lt
 8007970:	425b      	neglt	r3, r3
 8007972:	f042 0202 	orrlt.w	r2, r2, #2
 8007976:	9307      	strge	r3, [sp, #28]
 8007978:	9307      	strlt	r3, [sp, #28]
 800797a:	bfb8      	it	lt
 800797c:	9204      	strlt	r2, [sp, #16]
 800797e:	7823      	ldrb	r3, [r4, #0]
 8007980:	2b2e      	cmp	r3, #46	; 0x2e
 8007982:	d10c      	bne.n	800799e <_vfiprintf_r+0x176>
 8007984:	7863      	ldrb	r3, [r4, #1]
 8007986:	2b2a      	cmp	r3, #42	; 0x2a
 8007988:	d135      	bne.n	80079f6 <_vfiprintf_r+0x1ce>
 800798a:	9b03      	ldr	r3, [sp, #12]
 800798c:	3402      	adds	r4, #2
 800798e:	1d1a      	adds	r2, r3, #4
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	9203      	str	r2, [sp, #12]
 8007994:	2b00      	cmp	r3, #0
 8007996:	bfb8      	it	lt
 8007998:	f04f 33ff 	movlt.w	r3, #4294967295
 800799c:	9305      	str	r3, [sp, #20]
 800799e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007a84 <_vfiprintf_r+0x25c>
 80079a2:	2203      	movs	r2, #3
 80079a4:	4650      	mov	r0, sl
 80079a6:	7821      	ldrb	r1, [r4, #0]
 80079a8:	f7fe ff80 	bl	80068ac <memchr>
 80079ac:	b140      	cbz	r0, 80079c0 <_vfiprintf_r+0x198>
 80079ae:	2340      	movs	r3, #64	; 0x40
 80079b0:	eba0 000a 	sub.w	r0, r0, sl
 80079b4:	fa03 f000 	lsl.w	r0, r3, r0
 80079b8:	9b04      	ldr	r3, [sp, #16]
 80079ba:	3401      	adds	r4, #1
 80079bc:	4303      	orrs	r3, r0
 80079be:	9304      	str	r3, [sp, #16]
 80079c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079c4:	2206      	movs	r2, #6
 80079c6:	482c      	ldr	r0, [pc, #176]	; (8007a78 <_vfiprintf_r+0x250>)
 80079c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079cc:	f7fe ff6e 	bl	80068ac <memchr>
 80079d0:	2800      	cmp	r0, #0
 80079d2:	d03f      	beq.n	8007a54 <_vfiprintf_r+0x22c>
 80079d4:	4b29      	ldr	r3, [pc, #164]	; (8007a7c <_vfiprintf_r+0x254>)
 80079d6:	bb1b      	cbnz	r3, 8007a20 <_vfiprintf_r+0x1f8>
 80079d8:	9b03      	ldr	r3, [sp, #12]
 80079da:	3307      	adds	r3, #7
 80079dc:	f023 0307 	bic.w	r3, r3, #7
 80079e0:	3308      	adds	r3, #8
 80079e2:	9303      	str	r3, [sp, #12]
 80079e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079e6:	443b      	add	r3, r7
 80079e8:	9309      	str	r3, [sp, #36]	; 0x24
 80079ea:	e767      	b.n	80078bc <_vfiprintf_r+0x94>
 80079ec:	460c      	mov	r4, r1
 80079ee:	2001      	movs	r0, #1
 80079f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80079f4:	e7a5      	b.n	8007942 <_vfiprintf_r+0x11a>
 80079f6:	2300      	movs	r3, #0
 80079f8:	f04f 0c0a 	mov.w	ip, #10
 80079fc:	4619      	mov	r1, r3
 80079fe:	3401      	adds	r4, #1
 8007a00:	9305      	str	r3, [sp, #20]
 8007a02:	4620      	mov	r0, r4
 8007a04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a08:	3a30      	subs	r2, #48	; 0x30
 8007a0a:	2a09      	cmp	r2, #9
 8007a0c:	d903      	bls.n	8007a16 <_vfiprintf_r+0x1ee>
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d0c5      	beq.n	800799e <_vfiprintf_r+0x176>
 8007a12:	9105      	str	r1, [sp, #20]
 8007a14:	e7c3      	b.n	800799e <_vfiprintf_r+0x176>
 8007a16:	4604      	mov	r4, r0
 8007a18:	2301      	movs	r3, #1
 8007a1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a1e:	e7f0      	b.n	8007a02 <_vfiprintf_r+0x1da>
 8007a20:	ab03      	add	r3, sp, #12
 8007a22:	9300      	str	r3, [sp, #0]
 8007a24:	462a      	mov	r2, r5
 8007a26:	4630      	mov	r0, r6
 8007a28:	4b15      	ldr	r3, [pc, #84]	; (8007a80 <_vfiprintf_r+0x258>)
 8007a2a:	a904      	add	r1, sp, #16
 8007a2c:	f7fc f8a0 	bl	8003b70 <_printf_float>
 8007a30:	4607      	mov	r7, r0
 8007a32:	1c78      	adds	r0, r7, #1
 8007a34:	d1d6      	bne.n	80079e4 <_vfiprintf_r+0x1bc>
 8007a36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a38:	07d9      	lsls	r1, r3, #31
 8007a3a:	d405      	bmi.n	8007a48 <_vfiprintf_r+0x220>
 8007a3c:	89ab      	ldrh	r3, [r5, #12]
 8007a3e:	059a      	lsls	r2, r3, #22
 8007a40:	d402      	bmi.n	8007a48 <_vfiprintf_r+0x220>
 8007a42:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a44:	f000 faa1 	bl	8007f8a <__retarget_lock_release_recursive>
 8007a48:	89ab      	ldrh	r3, [r5, #12]
 8007a4a:	065b      	lsls	r3, r3, #25
 8007a4c:	f53f af12 	bmi.w	8007874 <_vfiprintf_r+0x4c>
 8007a50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a52:	e711      	b.n	8007878 <_vfiprintf_r+0x50>
 8007a54:	ab03      	add	r3, sp, #12
 8007a56:	9300      	str	r3, [sp, #0]
 8007a58:	462a      	mov	r2, r5
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	4b08      	ldr	r3, [pc, #32]	; (8007a80 <_vfiprintf_r+0x258>)
 8007a5e:	a904      	add	r1, sp, #16
 8007a60:	f7fc fb22 	bl	80040a8 <_printf_i>
 8007a64:	e7e4      	b.n	8007a30 <_vfiprintf_r+0x208>
 8007a66:	bf00      	nop
 8007a68:	08008734 	.word	0x08008734
 8007a6c:	08008754 	.word	0x08008754
 8007a70:	08008714 	.word	0x08008714
 8007a74:	080086c4 	.word	0x080086c4
 8007a78:	080086ce 	.word	0x080086ce
 8007a7c:	08003b71 	.word	0x08003b71
 8007a80:	08007803 	.word	0x08007803
 8007a84:	080086ca 	.word	0x080086ca

08007a88 <__swbuf_r>:
 8007a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a8a:	460e      	mov	r6, r1
 8007a8c:	4614      	mov	r4, r2
 8007a8e:	4605      	mov	r5, r0
 8007a90:	b118      	cbz	r0, 8007a9a <__swbuf_r+0x12>
 8007a92:	6983      	ldr	r3, [r0, #24]
 8007a94:	b90b      	cbnz	r3, 8007a9a <__swbuf_r+0x12>
 8007a96:	f000 f9d9 	bl	8007e4c <__sinit>
 8007a9a:	4b21      	ldr	r3, [pc, #132]	; (8007b20 <__swbuf_r+0x98>)
 8007a9c:	429c      	cmp	r4, r3
 8007a9e:	d12b      	bne.n	8007af8 <__swbuf_r+0x70>
 8007aa0:	686c      	ldr	r4, [r5, #4]
 8007aa2:	69a3      	ldr	r3, [r4, #24]
 8007aa4:	60a3      	str	r3, [r4, #8]
 8007aa6:	89a3      	ldrh	r3, [r4, #12]
 8007aa8:	071a      	lsls	r2, r3, #28
 8007aaa:	d52f      	bpl.n	8007b0c <__swbuf_r+0x84>
 8007aac:	6923      	ldr	r3, [r4, #16]
 8007aae:	b36b      	cbz	r3, 8007b0c <__swbuf_r+0x84>
 8007ab0:	6923      	ldr	r3, [r4, #16]
 8007ab2:	6820      	ldr	r0, [r4, #0]
 8007ab4:	b2f6      	uxtb	r6, r6
 8007ab6:	1ac0      	subs	r0, r0, r3
 8007ab8:	6963      	ldr	r3, [r4, #20]
 8007aba:	4637      	mov	r7, r6
 8007abc:	4283      	cmp	r3, r0
 8007abe:	dc04      	bgt.n	8007aca <__swbuf_r+0x42>
 8007ac0:	4621      	mov	r1, r4
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	f000 f92e 	bl	8007d24 <_fflush_r>
 8007ac8:	bb30      	cbnz	r0, 8007b18 <__swbuf_r+0x90>
 8007aca:	68a3      	ldr	r3, [r4, #8]
 8007acc:	3001      	adds	r0, #1
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	60a3      	str	r3, [r4, #8]
 8007ad2:	6823      	ldr	r3, [r4, #0]
 8007ad4:	1c5a      	adds	r2, r3, #1
 8007ad6:	6022      	str	r2, [r4, #0]
 8007ad8:	701e      	strb	r6, [r3, #0]
 8007ada:	6963      	ldr	r3, [r4, #20]
 8007adc:	4283      	cmp	r3, r0
 8007ade:	d004      	beq.n	8007aea <__swbuf_r+0x62>
 8007ae0:	89a3      	ldrh	r3, [r4, #12]
 8007ae2:	07db      	lsls	r3, r3, #31
 8007ae4:	d506      	bpl.n	8007af4 <__swbuf_r+0x6c>
 8007ae6:	2e0a      	cmp	r6, #10
 8007ae8:	d104      	bne.n	8007af4 <__swbuf_r+0x6c>
 8007aea:	4621      	mov	r1, r4
 8007aec:	4628      	mov	r0, r5
 8007aee:	f000 f919 	bl	8007d24 <_fflush_r>
 8007af2:	b988      	cbnz	r0, 8007b18 <__swbuf_r+0x90>
 8007af4:	4638      	mov	r0, r7
 8007af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007af8:	4b0a      	ldr	r3, [pc, #40]	; (8007b24 <__swbuf_r+0x9c>)
 8007afa:	429c      	cmp	r4, r3
 8007afc:	d101      	bne.n	8007b02 <__swbuf_r+0x7a>
 8007afe:	68ac      	ldr	r4, [r5, #8]
 8007b00:	e7cf      	b.n	8007aa2 <__swbuf_r+0x1a>
 8007b02:	4b09      	ldr	r3, [pc, #36]	; (8007b28 <__swbuf_r+0xa0>)
 8007b04:	429c      	cmp	r4, r3
 8007b06:	bf08      	it	eq
 8007b08:	68ec      	ldreq	r4, [r5, #12]
 8007b0a:	e7ca      	b.n	8007aa2 <__swbuf_r+0x1a>
 8007b0c:	4621      	mov	r1, r4
 8007b0e:	4628      	mov	r0, r5
 8007b10:	f000 f80c 	bl	8007b2c <__swsetup_r>
 8007b14:	2800      	cmp	r0, #0
 8007b16:	d0cb      	beq.n	8007ab0 <__swbuf_r+0x28>
 8007b18:	f04f 37ff 	mov.w	r7, #4294967295
 8007b1c:	e7ea      	b.n	8007af4 <__swbuf_r+0x6c>
 8007b1e:	bf00      	nop
 8007b20:	08008734 	.word	0x08008734
 8007b24:	08008754 	.word	0x08008754
 8007b28:	08008714 	.word	0x08008714

08007b2c <__swsetup_r>:
 8007b2c:	4b32      	ldr	r3, [pc, #200]	; (8007bf8 <__swsetup_r+0xcc>)
 8007b2e:	b570      	push	{r4, r5, r6, lr}
 8007b30:	681d      	ldr	r5, [r3, #0]
 8007b32:	4606      	mov	r6, r0
 8007b34:	460c      	mov	r4, r1
 8007b36:	b125      	cbz	r5, 8007b42 <__swsetup_r+0x16>
 8007b38:	69ab      	ldr	r3, [r5, #24]
 8007b3a:	b913      	cbnz	r3, 8007b42 <__swsetup_r+0x16>
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	f000 f985 	bl	8007e4c <__sinit>
 8007b42:	4b2e      	ldr	r3, [pc, #184]	; (8007bfc <__swsetup_r+0xd0>)
 8007b44:	429c      	cmp	r4, r3
 8007b46:	d10f      	bne.n	8007b68 <__swsetup_r+0x3c>
 8007b48:	686c      	ldr	r4, [r5, #4]
 8007b4a:	89a3      	ldrh	r3, [r4, #12]
 8007b4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b50:	0719      	lsls	r1, r3, #28
 8007b52:	d42c      	bmi.n	8007bae <__swsetup_r+0x82>
 8007b54:	06dd      	lsls	r5, r3, #27
 8007b56:	d411      	bmi.n	8007b7c <__swsetup_r+0x50>
 8007b58:	2309      	movs	r3, #9
 8007b5a:	6033      	str	r3, [r6, #0]
 8007b5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b60:	f04f 30ff 	mov.w	r0, #4294967295
 8007b64:	81a3      	strh	r3, [r4, #12]
 8007b66:	e03e      	b.n	8007be6 <__swsetup_r+0xba>
 8007b68:	4b25      	ldr	r3, [pc, #148]	; (8007c00 <__swsetup_r+0xd4>)
 8007b6a:	429c      	cmp	r4, r3
 8007b6c:	d101      	bne.n	8007b72 <__swsetup_r+0x46>
 8007b6e:	68ac      	ldr	r4, [r5, #8]
 8007b70:	e7eb      	b.n	8007b4a <__swsetup_r+0x1e>
 8007b72:	4b24      	ldr	r3, [pc, #144]	; (8007c04 <__swsetup_r+0xd8>)
 8007b74:	429c      	cmp	r4, r3
 8007b76:	bf08      	it	eq
 8007b78:	68ec      	ldreq	r4, [r5, #12]
 8007b7a:	e7e6      	b.n	8007b4a <__swsetup_r+0x1e>
 8007b7c:	0758      	lsls	r0, r3, #29
 8007b7e:	d512      	bpl.n	8007ba6 <__swsetup_r+0x7a>
 8007b80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b82:	b141      	cbz	r1, 8007b96 <__swsetup_r+0x6a>
 8007b84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b88:	4299      	cmp	r1, r3
 8007b8a:	d002      	beq.n	8007b92 <__swsetup_r+0x66>
 8007b8c:	4630      	mov	r0, r6
 8007b8e:	f7ff fb6f 	bl	8007270 <_free_r>
 8007b92:	2300      	movs	r3, #0
 8007b94:	6363      	str	r3, [r4, #52]	; 0x34
 8007b96:	89a3      	ldrh	r3, [r4, #12]
 8007b98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b9c:	81a3      	strh	r3, [r4, #12]
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	6063      	str	r3, [r4, #4]
 8007ba2:	6923      	ldr	r3, [r4, #16]
 8007ba4:	6023      	str	r3, [r4, #0]
 8007ba6:	89a3      	ldrh	r3, [r4, #12]
 8007ba8:	f043 0308 	orr.w	r3, r3, #8
 8007bac:	81a3      	strh	r3, [r4, #12]
 8007bae:	6923      	ldr	r3, [r4, #16]
 8007bb0:	b94b      	cbnz	r3, 8007bc6 <__swsetup_r+0x9a>
 8007bb2:	89a3      	ldrh	r3, [r4, #12]
 8007bb4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007bb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bbc:	d003      	beq.n	8007bc6 <__swsetup_r+0x9a>
 8007bbe:	4621      	mov	r1, r4
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	f000 fa07 	bl	8007fd4 <__smakebuf_r>
 8007bc6:	89a0      	ldrh	r0, [r4, #12]
 8007bc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007bcc:	f010 0301 	ands.w	r3, r0, #1
 8007bd0:	d00a      	beq.n	8007be8 <__swsetup_r+0xbc>
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	60a3      	str	r3, [r4, #8]
 8007bd6:	6963      	ldr	r3, [r4, #20]
 8007bd8:	425b      	negs	r3, r3
 8007bda:	61a3      	str	r3, [r4, #24]
 8007bdc:	6923      	ldr	r3, [r4, #16]
 8007bde:	b943      	cbnz	r3, 8007bf2 <__swsetup_r+0xc6>
 8007be0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007be4:	d1ba      	bne.n	8007b5c <__swsetup_r+0x30>
 8007be6:	bd70      	pop	{r4, r5, r6, pc}
 8007be8:	0781      	lsls	r1, r0, #30
 8007bea:	bf58      	it	pl
 8007bec:	6963      	ldrpl	r3, [r4, #20]
 8007bee:	60a3      	str	r3, [r4, #8]
 8007bf0:	e7f4      	b.n	8007bdc <__swsetup_r+0xb0>
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	e7f7      	b.n	8007be6 <__swsetup_r+0xba>
 8007bf6:	bf00      	nop
 8007bf8:	2000000c 	.word	0x2000000c
 8007bfc:	08008734 	.word	0x08008734
 8007c00:	08008754 	.word	0x08008754
 8007c04:	08008714 	.word	0x08008714

08007c08 <abort>:
 8007c08:	2006      	movs	r0, #6
 8007c0a:	b508      	push	{r3, lr}
 8007c0c:	f000 fa52 	bl	80080b4 <raise>
 8007c10:	2001      	movs	r0, #1
 8007c12:	f7f9 fd86 	bl	8001722 <_exit>
	...

08007c18 <__sflush_r>:
 8007c18:	898a      	ldrh	r2, [r1, #12]
 8007c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c1e:	4605      	mov	r5, r0
 8007c20:	0710      	lsls	r0, r2, #28
 8007c22:	460c      	mov	r4, r1
 8007c24:	d458      	bmi.n	8007cd8 <__sflush_r+0xc0>
 8007c26:	684b      	ldr	r3, [r1, #4]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	dc05      	bgt.n	8007c38 <__sflush_r+0x20>
 8007c2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	dc02      	bgt.n	8007c38 <__sflush_r+0x20>
 8007c32:	2000      	movs	r0, #0
 8007c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c3a:	2e00      	cmp	r6, #0
 8007c3c:	d0f9      	beq.n	8007c32 <__sflush_r+0x1a>
 8007c3e:	2300      	movs	r3, #0
 8007c40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c44:	682f      	ldr	r7, [r5, #0]
 8007c46:	602b      	str	r3, [r5, #0]
 8007c48:	d032      	beq.n	8007cb0 <__sflush_r+0x98>
 8007c4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c4c:	89a3      	ldrh	r3, [r4, #12]
 8007c4e:	075a      	lsls	r2, r3, #29
 8007c50:	d505      	bpl.n	8007c5e <__sflush_r+0x46>
 8007c52:	6863      	ldr	r3, [r4, #4]
 8007c54:	1ac0      	subs	r0, r0, r3
 8007c56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c58:	b10b      	cbz	r3, 8007c5e <__sflush_r+0x46>
 8007c5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c5c:	1ac0      	subs	r0, r0, r3
 8007c5e:	2300      	movs	r3, #0
 8007c60:	4602      	mov	r2, r0
 8007c62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c64:	4628      	mov	r0, r5
 8007c66:	6a21      	ldr	r1, [r4, #32]
 8007c68:	47b0      	blx	r6
 8007c6a:	1c43      	adds	r3, r0, #1
 8007c6c:	89a3      	ldrh	r3, [r4, #12]
 8007c6e:	d106      	bne.n	8007c7e <__sflush_r+0x66>
 8007c70:	6829      	ldr	r1, [r5, #0]
 8007c72:	291d      	cmp	r1, #29
 8007c74:	d82c      	bhi.n	8007cd0 <__sflush_r+0xb8>
 8007c76:	4a2a      	ldr	r2, [pc, #168]	; (8007d20 <__sflush_r+0x108>)
 8007c78:	40ca      	lsrs	r2, r1
 8007c7a:	07d6      	lsls	r6, r2, #31
 8007c7c:	d528      	bpl.n	8007cd0 <__sflush_r+0xb8>
 8007c7e:	2200      	movs	r2, #0
 8007c80:	6062      	str	r2, [r4, #4]
 8007c82:	6922      	ldr	r2, [r4, #16]
 8007c84:	04d9      	lsls	r1, r3, #19
 8007c86:	6022      	str	r2, [r4, #0]
 8007c88:	d504      	bpl.n	8007c94 <__sflush_r+0x7c>
 8007c8a:	1c42      	adds	r2, r0, #1
 8007c8c:	d101      	bne.n	8007c92 <__sflush_r+0x7a>
 8007c8e:	682b      	ldr	r3, [r5, #0]
 8007c90:	b903      	cbnz	r3, 8007c94 <__sflush_r+0x7c>
 8007c92:	6560      	str	r0, [r4, #84]	; 0x54
 8007c94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c96:	602f      	str	r7, [r5, #0]
 8007c98:	2900      	cmp	r1, #0
 8007c9a:	d0ca      	beq.n	8007c32 <__sflush_r+0x1a>
 8007c9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ca0:	4299      	cmp	r1, r3
 8007ca2:	d002      	beq.n	8007caa <__sflush_r+0x92>
 8007ca4:	4628      	mov	r0, r5
 8007ca6:	f7ff fae3 	bl	8007270 <_free_r>
 8007caa:	2000      	movs	r0, #0
 8007cac:	6360      	str	r0, [r4, #52]	; 0x34
 8007cae:	e7c1      	b.n	8007c34 <__sflush_r+0x1c>
 8007cb0:	6a21      	ldr	r1, [r4, #32]
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	47b0      	blx	r6
 8007cb8:	1c41      	adds	r1, r0, #1
 8007cba:	d1c7      	bne.n	8007c4c <__sflush_r+0x34>
 8007cbc:	682b      	ldr	r3, [r5, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d0c4      	beq.n	8007c4c <__sflush_r+0x34>
 8007cc2:	2b1d      	cmp	r3, #29
 8007cc4:	d001      	beq.n	8007cca <__sflush_r+0xb2>
 8007cc6:	2b16      	cmp	r3, #22
 8007cc8:	d101      	bne.n	8007cce <__sflush_r+0xb6>
 8007cca:	602f      	str	r7, [r5, #0]
 8007ccc:	e7b1      	b.n	8007c32 <__sflush_r+0x1a>
 8007cce:	89a3      	ldrh	r3, [r4, #12]
 8007cd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cd4:	81a3      	strh	r3, [r4, #12]
 8007cd6:	e7ad      	b.n	8007c34 <__sflush_r+0x1c>
 8007cd8:	690f      	ldr	r7, [r1, #16]
 8007cda:	2f00      	cmp	r7, #0
 8007cdc:	d0a9      	beq.n	8007c32 <__sflush_r+0x1a>
 8007cde:	0793      	lsls	r3, r2, #30
 8007ce0:	bf18      	it	ne
 8007ce2:	2300      	movne	r3, #0
 8007ce4:	680e      	ldr	r6, [r1, #0]
 8007ce6:	bf08      	it	eq
 8007ce8:	694b      	ldreq	r3, [r1, #20]
 8007cea:	eba6 0807 	sub.w	r8, r6, r7
 8007cee:	600f      	str	r7, [r1, #0]
 8007cf0:	608b      	str	r3, [r1, #8]
 8007cf2:	f1b8 0f00 	cmp.w	r8, #0
 8007cf6:	dd9c      	ble.n	8007c32 <__sflush_r+0x1a>
 8007cf8:	4643      	mov	r3, r8
 8007cfa:	463a      	mov	r2, r7
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	6a21      	ldr	r1, [r4, #32]
 8007d00:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d02:	47b0      	blx	r6
 8007d04:	2800      	cmp	r0, #0
 8007d06:	dc06      	bgt.n	8007d16 <__sflush_r+0xfe>
 8007d08:	89a3      	ldrh	r3, [r4, #12]
 8007d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d12:	81a3      	strh	r3, [r4, #12]
 8007d14:	e78e      	b.n	8007c34 <__sflush_r+0x1c>
 8007d16:	4407      	add	r7, r0
 8007d18:	eba8 0800 	sub.w	r8, r8, r0
 8007d1c:	e7e9      	b.n	8007cf2 <__sflush_r+0xda>
 8007d1e:	bf00      	nop
 8007d20:	20400001 	.word	0x20400001

08007d24 <_fflush_r>:
 8007d24:	b538      	push	{r3, r4, r5, lr}
 8007d26:	690b      	ldr	r3, [r1, #16]
 8007d28:	4605      	mov	r5, r0
 8007d2a:	460c      	mov	r4, r1
 8007d2c:	b913      	cbnz	r3, 8007d34 <_fflush_r+0x10>
 8007d2e:	2500      	movs	r5, #0
 8007d30:	4628      	mov	r0, r5
 8007d32:	bd38      	pop	{r3, r4, r5, pc}
 8007d34:	b118      	cbz	r0, 8007d3e <_fflush_r+0x1a>
 8007d36:	6983      	ldr	r3, [r0, #24]
 8007d38:	b90b      	cbnz	r3, 8007d3e <_fflush_r+0x1a>
 8007d3a:	f000 f887 	bl	8007e4c <__sinit>
 8007d3e:	4b14      	ldr	r3, [pc, #80]	; (8007d90 <_fflush_r+0x6c>)
 8007d40:	429c      	cmp	r4, r3
 8007d42:	d11b      	bne.n	8007d7c <_fflush_r+0x58>
 8007d44:	686c      	ldr	r4, [r5, #4]
 8007d46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d0ef      	beq.n	8007d2e <_fflush_r+0xa>
 8007d4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d50:	07d0      	lsls	r0, r2, #31
 8007d52:	d404      	bmi.n	8007d5e <_fflush_r+0x3a>
 8007d54:	0599      	lsls	r1, r3, #22
 8007d56:	d402      	bmi.n	8007d5e <_fflush_r+0x3a>
 8007d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d5a:	f000 f915 	bl	8007f88 <__retarget_lock_acquire_recursive>
 8007d5e:	4628      	mov	r0, r5
 8007d60:	4621      	mov	r1, r4
 8007d62:	f7ff ff59 	bl	8007c18 <__sflush_r>
 8007d66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d68:	4605      	mov	r5, r0
 8007d6a:	07da      	lsls	r2, r3, #31
 8007d6c:	d4e0      	bmi.n	8007d30 <_fflush_r+0xc>
 8007d6e:	89a3      	ldrh	r3, [r4, #12]
 8007d70:	059b      	lsls	r3, r3, #22
 8007d72:	d4dd      	bmi.n	8007d30 <_fflush_r+0xc>
 8007d74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d76:	f000 f908 	bl	8007f8a <__retarget_lock_release_recursive>
 8007d7a:	e7d9      	b.n	8007d30 <_fflush_r+0xc>
 8007d7c:	4b05      	ldr	r3, [pc, #20]	; (8007d94 <_fflush_r+0x70>)
 8007d7e:	429c      	cmp	r4, r3
 8007d80:	d101      	bne.n	8007d86 <_fflush_r+0x62>
 8007d82:	68ac      	ldr	r4, [r5, #8]
 8007d84:	e7df      	b.n	8007d46 <_fflush_r+0x22>
 8007d86:	4b04      	ldr	r3, [pc, #16]	; (8007d98 <_fflush_r+0x74>)
 8007d88:	429c      	cmp	r4, r3
 8007d8a:	bf08      	it	eq
 8007d8c:	68ec      	ldreq	r4, [r5, #12]
 8007d8e:	e7da      	b.n	8007d46 <_fflush_r+0x22>
 8007d90:	08008734 	.word	0x08008734
 8007d94:	08008754 	.word	0x08008754
 8007d98:	08008714 	.word	0x08008714

08007d9c <std>:
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	b510      	push	{r4, lr}
 8007da0:	4604      	mov	r4, r0
 8007da2:	e9c0 3300 	strd	r3, r3, [r0]
 8007da6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007daa:	6083      	str	r3, [r0, #8]
 8007dac:	8181      	strh	r1, [r0, #12]
 8007dae:	6643      	str	r3, [r0, #100]	; 0x64
 8007db0:	81c2      	strh	r2, [r0, #14]
 8007db2:	6183      	str	r3, [r0, #24]
 8007db4:	4619      	mov	r1, r3
 8007db6:	2208      	movs	r2, #8
 8007db8:	305c      	adds	r0, #92	; 0x5c
 8007dba:	f7fb fe33 	bl	8003a24 <memset>
 8007dbe:	4b05      	ldr	r3, [pc, #20]	; (8007dd4 <std+0x38>)
 8007dc0:	6224      	str	r4, [r4, #32]
 8007dc2:	6263      	str	r3, [r4, #36]	; 0x24
 8007dc4:	4b04      	ldr	r3, [pc, #16]	; (8007dd8 <std+0x3c>)
 8007dc6:	62a3      	str	r3, [r4, #40]	; 0x28
 8007dc8:	4b04      	ldr	r3, [pc, #16]	; (8007ddc <std+0x40>)
 8007dca:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007dcc:	4b04      	ldr	r3, [pc, #16]	; (8007de0 <std+0x44>)
 8007dce:	6323      	str	r3, [r4, #48]	; 0x30
 8007dd0:	bd10      	pop	{r4, pc}
 8007dd2:	bf00      	nop
 8007dd4:	080080ed 	.word	0x080080ed
 8007dd8:	0800810f 	.word	0x0800810f
 8007ddc:	08008147 	.word	0x08008147
 8007de0:	0800816b 	.word	0x0800816b

08007de4 <_cleanup_r>:
 8007de4:	4901      	ldr	r1, [pc, #4]	; (8007dec <_cleanup_r+0x8>)
 8007de6:	f000 b8af 	b.w	8007f48 <_fwalk_reent>
 8007dea:	bf00      	nop
 8007dec:	08007d25 	.word	0x08007d25

08007df0 <__sfmoreglue>:
 8007df0:	b570      	push	{r4, r5, r6, lr}
 8007df2:	2568      	movs	r5, #104	; 0x68
 8007df4:	1e4a      	subs	r2, r1, #1
 8007df6:	4355      	muls	r5, r2
 8007df8:	460e      	mov	r6, r1
 8007dfa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007dfe:	f7ff fa83 	bl	8007308 <_malloc_r>
 8007e02:	4604      	mov	r4, r0
 8007e04:	b140      	cbz	r0, 8007e18 <__sfmoreglue+0x28>
 8007e06:	2100      	movs	r1, #0
 8007e08:	e9c0 1600 	strd	r1, r6, [r0]
 8007e0c:	300c      	adds	r0, #12
 8007e0e:	60a0      	str	r0, [r4, #8]
 8007e10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e14:	f7fb fe06 	bl	8003a24 <memset>
 8007e18:	4620      	mov	r0, r4
 8007e1a:	bd70      	pop	{r4, r5, r6, pc}

08007e1c <__sfp_lock_acquire>:
 8007e1c:	4801      	ldr	r0, [pc, #4]	; (8007e24 <__sfp_lock_acquire+0x8>)
 8007e1e:	f000 b8b3 	b.w	8007f88 <__retarget_lock_acquire_recursive>
 8007e22:	bf00      	nop
 8007e24:	200003fc 	.word	0x200003fc

08007e28 <__sfp_lock_release>:
 8007e28:	4801      	ldr	r0, [pc, #4]	; (8007e30 <__sfp_lock_release+0x8>)
 8007e2a:	f000 b8ae 	b.w	8007f8a <__retarget_lock_release_recursive>
 8007e2e:	bf00      	nop
 8007e30:	200003fc 	.word	0x200003fc

08007e34 <__sinit_lock_acquire>:
 8007e34:	4801      	ldr	r0, [pc, #4]	; (8007e3c <__sinit_lock_acquire+0x8>)
 8007e36:	f000 b8a7 	b.w	8007f88 <__retarget_lock_acquire_recursive>
 8007e3a:	bf00      	nop
 8007e3c:	200003f7 	.word	0x200003f7

08007e40 <__sinit_lock_release>:
 8007e40:	4801      	ldr	r0, [pc, #4]	; (8007e48 <__sinit_lock_release+0x8>)
 8007e42:	f000 b8a2 	b.w	8007f8a <__retarget_lock_release_recursive>
 8007e46:	bf00      	nop
 8007e48:	200003f7 	.word	0x200003f7

08007e4c <__sinit>:
 8007e4c:	b510      	push	{r4, lr}
 8007e4e:	4604      	mov	r4, r0
 8007e50:	f7ff fff0 	bl	8007e34 <__sinit_lock_acquire>
 8007e54:	69a3      	ldr	r3, [r4, #24]
 8007e56:	b11b      	cbz	r3, 8007e60 <__sinit+0x14>
 8007e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e5c:	f7ff bff0 	b.w	8007e40 <__sinit_lock_release>
 8007e60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e64:	6523      	str	r3, [r4, #80]	; 0x50
 8007e66:	4b13      	ldr	r3, [pc, #76]	; (8007eb4 <__sinit+0x68>)
 8007e68:	4a13      	ldr	r2, [pc, #76]	; (8007eb8 <__sinit+0x6c>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e6e:	42a3      	cmp	r3, r4
 8007e70:	bf08      	it	eq
 8007e72:	2301      	moveq	r3, #1
 8007e74:	4620      	mov	r0, r4
 8007e76:	bf08      	it	eq
 8007e78:	61a3      	streq	r3, [r4, #24]
 8007e7a:	f000 f81f 	bl	8007ebc <__sfp>
 8007e7e:	6060      	str	r0, [r4, #4]
 8007e80:	4620      	mov	r0, r4
 8007e82:	f000 f81b 	bl	8007ebc <__sfp>
 8007e86:	60a0      	str	r0, [r4, #8]
 8007e88:	4620      	mov	r0, r4
 8007e8a:	f000 f817 	bl	8007ebc <__sfp>
 8007e8e:	2200      	movs	r2, #0
 8007e90:	2104      	movs	r1, #4
 8007e92:	60e0      	str	r0, [r4, #12]
 8007e94:	6860      	ldr	r0, [r4, #4]
 8007e96:	f7ff ff81 	bl	8007d9c <std>
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	2109      	movs	r1, #9
 8007e9e:	68a0      	ldr	r0, [r4, #8]
 8007ea0:	f7ff ff7c 	bl	8007d9c <std>
 8007ea4:	2202      	movs	r2, #2
 8007ea6:	2112      	movs	r1, #18
 8007ea8:	68e0      	ldr	r0, [r4, #12]
 8007eaa:	f7ff ff77 	bl	8007d9c <std>
 8007eae:	2301      	movs	r3, #1
 8007eb0:	61a3      	str	r3, [r4, #24]
 8007eb2:	e7d1      	b.n	8007e58 <__sinit+0xc>
 8007eb4:	080082c0 	.word	0x080082c0
 8007eb8:	08007de5 	.word	0x08007de5

08007ebc <__sfp>:
 8007ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ebe:	4607      	mov	r7, r0
 8007ec0:	f7ff ffac 	bl	8007e1c <__sfp_lock_acquire>
 8007ec4:	4b1e      	ldr	r3, [pc, #120]	; (8007f40 <__sfp+0x84>)
 8007ec6:	681e      	ldr	r6, [r3, #0]
 8007ec8:	69b3      	ldr	r3, [r6, #24]
 8007eca:	b913      	cbnz	r3, 8007ed2 <__sfp+0x16>
 8007ecc:	4630      	mov	r0, r6
 8007ece:	f7ff ffbd 	bl	8007e4c <__sinit>
 8007ed2:	3648      	adds	r6, #72	; 0x48
 8007ed4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	d503      	bpl.n	8007ee4 <__sfp+0x28>
 8007edc:	6833      	ldr	r3, [r6, #0]
 8007ede:	b30b      	cbz	r3, 8007f24 <__sfp+0x68>
 8007ee0:	6836      	ldr	r6, [r6, #0]
 8007ee2:	e7f7      	b.n	8007ed4 <__sfp+0x18>
 8007ee4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007ee8:	b9d5      	cbnz	r5, 8007f20 <__sfp+0x64>
 8007eea:	4b16      	ldr	r3, [pc, #88]	; (8007f44 <__sfp+0x88>)
 8007eec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007ef0:	60e3      	str	r3, [r4, #12]
 8007ef2:	6665      	str	r5, [r4, #100]	; 0x64
 8007ef4:	f000 f847 	bl	8007f86 <__retarget_lock_init_recursive>
 8007ef8:	f7ff ff96 	bl	8007e28 <__sfp_lock_release>
 8007efc:	2208      	movs	r2, #8
 8007efe:	4629      	mov	r1, r5
 8007f00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f08:	6025      	str	r5, [r4, #0]
 8007f0a:	61a5      	str	r5, [r4, #24]
 8007f0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f10:	f7fb fd88 	bl	8003a24 <memset>
 8007f14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f20:	3468      	adds	r4, #104	; 0x68
 8007f22:	e7d9      	b.n	8007ed8 <__sfp+0x1c>
 8007f24:	2104      	movs	r1, #4
 8007f26:	4638      	mov	r0, r7
 8007f28:	f7ff ff62 	bl	8007df0 <__sfmoreglue>
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	6030      	str	r0, [r6, #0]
 8007f30:	2800      	cmp	r0, #0
 8007f32:	d1d5      	bne.n	8007ee0 <__sfp+0x24>
 8007f34:	f7ff ff78 	bl	8007e28 <__sfp_lock_release>
 8007f38:	230c      	movs	r3, #12
 8007f3a:	603b      	str	r3, [r7, #0]
 8007f3c:	e7ee      	b.n	8007f1c <__sfp+0x60>
 8007f3e:	bf00      	nop
 8007f40:	080082c0 	.word	0x080082c0
 8007f44:	ffff0001 	.word	0xffff0001

08007f48 <_fwalk_reent>:
 8007f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f4c:	4606      	mov	r6, r0
 8007f4e:	4688      	mov	r8, r1
 8007f50:	2700      	movs	r7, #0
 8007f52:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f5a:	f1b9 0901 	subs.w	r9, r9, #1
 8007f5e:	d505      	bpl.n	8007f6c <_fwalk_reent+0x24>
 8007f60:	6824      	ldr	r4, [r4, #0]
 8007f62:	2c00      	cmp	r4, #0
 8007f64:	d1f7      	bne.n	8007f56 <_fwalk_reent+0xe>
 8007f66:	4638      	mov	r0, r7
 8007f68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f6c:	89ab      	ldrh	r3, [r5, #12]
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	d907      	bls.n	8007f82 <_fwalk_reent+0x3a>
 8007f72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f76:	3301      	adds	r3, #1
 8007f78:	d003      	beq.n	8007f82 <_fwalk_reent+0x3a>
 8007f7a:	4629      	mov	r1, r5
 8007f7c:	4630      	mov	r0, r6
 8007f7e:	47c0      	blx	r8
 8007f80:	4307      	orrs	r7, r0
 8007f82:	3568      	adds	r5, #104	; 0x68
 8007f84:	e7e9      	b.n	8007f5a <_fwalk_reent+0x12>

08007f86 <__retarget_lock_init_recursive>:
 8007f86:	4770      	bx	lr

08007f88 <__retarget_lock_acquire_recursive>:
 8007f88:	4770      	bx	lr

08007f8a <__retarget_lock_release_recursive>:
 8007f8a:	4770      	bx	lr

08007f8c <__swhatbuf_r>:
 8007f8c:	b570      	push	{r4, r5, r6, lr}
 8007f8e:	460e      	mov	r6, r1
 8007f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f94:	4614      	mov	r4, r2
 8007f96:	2900      	cmp	r1, #0
 8007f98:	461d      	mov	r5, r3
 8007f9a:	b096      	sub	sp, #88	; 0x58
 8007f9c:	da07      	bge.n	8007fae <__swhatbuf_r+0x22>
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	602b      	str	r3, [r5, #0]
 8007fa2:	89b3      	ldrh	r3, [r6, #12]
 8007fa4:	061a      	lsls	r2, r3, #24
 8007fa6:	d410      	bmi.n	8007fca <__swhatbuf_r+0x3e>
 8007fa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fac:	e00e      	b.n	8007fcc <__swhatbuf_r+0x40>
 8007fae:	466a      	mov	r2, sp
 8007fb0:	f000 f902 	bl	80081b8 <_fstat_r>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	dbf2      	blt.n	8007f9e <__swhatbuf_r+0x12>
 8007fb8:	9a01      	ldr	r2, [sp, #4]
 8007fba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007fbe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007fc2:	425a      	negs	r2, r3
 8007fc4:	415a      	adcs	r2, r3
 8007fc6:	602a      	str	r2, [r5, #0]
 8007fc8:	e7ee      	b.n	8007fa8 <__swhatbuf_r+0x1c>
 8007fca:	2340      	movs	r3, #64	; 0x40
 8007fcc:	2000      	movs	r0, #0
 8007fce:	6023      	str	r3, [r4, #0]
 8007fd0:	b016      	add	sp, #88	; 0x58
 8007fd2:	bd70      	pop	{r4, r5, r6, pc}

08007fd4 <__smakebuf_r>:
 8007fd4:	898b      	ldrh	r3, [r1, #12]
 8007fd6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fd8:	079d      	lsls	r5, r3, #30
 8007fda:	4606      	mov	r6, r0
 8007fdc:	460c      	mov	r4, r1
 8007fde:	d507      	bpl.n	8007ff0 <__smakebuf_r+0x1c>
 8007fe0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007fe4:	6023      	str	r3, [r4, #0]
 8007fe6:	6123      	str	r3, [r4, #16]
 8007fe8:	2301      	movs	r3, #1
 8007fea:	6163      	str	r3, [r4, #20]
 8007fec:	b002      	add	sp, #8
 8007fee:	bd70      	pop	{r4, r5, r6, pc}
 8007ff0:	466a      	mov	r2, sp
 8007ff2:	ab01      	add	r3, sp, #4
 8007ff4:	f7ff ffca 	bl	8007f8c <__swhatbuf_r>
 8007ff8:	9900      	ldr	r1, [sp, #0]
 8007ffa:	4605      	mov	r5, r0
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	f7ff f983 	bl	8007308 <_malloc_r>
 8008002:	b948      	cbnz	r0, 8008018 <__smakebuf_r+0x44>
 8008004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008008:	059a      	lsls	r2, r3, #22
 800800a:	d4ef      	bmi.n	8007fec <__smakebuf_r+0x18>
 800800c:	f023 0303 	bic.w	r3, r3, #3
 8008010:	f043 0302 	orr.w	r3, r3, #2
 8008014:	81a3      	strh	r3, [r4, #12]
 8008016:	e7e3      	b.n	8007fe0 <__smakebuf_r+0xc>
 8008018:	4b0d      	ldr	r3, [pc, #52]	; (8008050 <__smakebuf_r+0x7c>)
 800801a:	62b3      	str	r3, [r6, #40]	; 0x28
 800801c:	89a3      	ldrh	r3, [r4, #12]
 800801e:	6020      	str	r0, [r4, #0]
 8008020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008024:	81a3      	strh	r3, [r4, #12]
 8008026:	9b00      	ldr	r3, [sp, #0]
 8008028:	6120      	str	r0, [r4, #16]
 800802a:	6163      	str	r3, [r4, #20]
 800802c:	9b01      	ldr	r3, [sp, #4]
 800802e:	b15b      	cbz	r3, 8008048 <__smakebuf_r+0x74>
 8008030:	4630      	mov	r0, r6
 8008032:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008036:	f000 f8d1 	bl	80081dc <_isatty_r>
 800803a:	b128      	cbz	r0, 8008048 <__smakebuf_r+0x74>
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	f023 0303 	bic.w	r3, r3, #3
 8008042:	f043 0301 	orr.w	r3, r3, #1
 8008046:	81a3      	strh	r3, [r4, #12]
 8008048:	89a0      	ldrh	r0, [r4, #12]
 800804a:	4305      	orrs	r5, r0
 800804c:	81a5      	strh	r5, [r4, #12]
 800804e:	e7cd      	b.n	8007fec <__smakebuf_r+0x18>
 8008050:	08007de5 	.word	0x08007de5

08008054 <_malloc_usable_size_r>:
 8008054:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008058:	1f18      	subs	r0, r3, #4
 800805a:	2b00      	cmp	r3, #0
 800805c:	bfbc      	itt	lt
 800805e:	580b      	ldrlt	r3, [r1, r0]
 8008060:	18c0      	addlt	r0, r0, r3
 8008062:	4770      	bx	lr

08008064 <_raise_r>:
 8008064:	291f      	cmp	r1, #31
 8008066:	b538      	push	{r3, r4, r5, lr}
 8008068:	4604      	mov	r4, r0
 800806a:	460d      	mov	r5, r1
 800806c:	d904      	bls.n	8008078 <_raise_r+0x14>
 800806e:	2316      	movs	r3, #22
 8008070:	6003      	str	r3, [r0, #0]
 8008072:	f04f 30ff 	mov.w	r0, #4294967295
 8008076:	bd38      	pop	{r3, r4, r5, pc}
 8008078:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800807a:	b112      	cbz	r2, 8008082 <_raise_r+0x1e>
 800807c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008080:	b94b      	cbnz	r3, 8008096 <_raise_r+0x32>
 8008082:	4620      	mov	r0, r4
 8008084:	f000 f830 	bl	80080e8 <_getpid_r>
 8008088:	462a      	mov	r2, r5
 800808a:	4601      	mov	r1, r0
 800808c:	4620      	mov	r0, r4
 800808e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008092:	f000 b817 	b.w	80080c4 <_kill_r>
 8008096:	2b01      	cmp	r3, #1
 8008098:	d00a      	beq.n	80080b0 <_raise_r+0x4c>
 800809a:	1c59      	adds	r1, r3, #1
 800809c:	d103      	bne.n	80080a6 <_raise_r+0x42>
 800809e:	2316      	movs	r3, #22
 80080a0:	6003      	str	r3, [r0, #0]
 80080a2:	2001      	movs	r0, #1
 80080a4:	e7e7      	b.n	8008076 <_raise_r+0x12>
 80080a6:	2400      	movs	r4, #0
 80080a8:	4628      	mov	r0, r5
 80080aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80080ae:	4798      	blx	r3
 80080b0:	2000      	movs	r0, #0
 80080b2:	e7e0      	b.n	8008076 <_raise_r+0x12>

080080b4 <raise>:
 80080b4:	4b02      	ldr	r3, [pc, #8]	; (80080c0 <raise+0xc>)
 80080b6:	4601      	mov	r1, r0
 80080b8:	6818      	ldr	r0, [r3, #0]
 80080ba:	f7ff bfd3 	b.w	8008064 <_raise_r>
 80080be:	bf00      	nop
 80080c0:	2000000c 	.word	0x2000000c

080080c4 <_kill_r>:
 80080c4:	b538      	push	{r3, r4, r5, lr}
 80080c6:	2300      	movs	r3, #0
 80080c8:	4d06      	ldr	r5, [pc, #24]	; (80080e4 <_kill_r+0x20>)
 80080ca:	4604      	mov	r4, r0
 80080cc:	4608      	mov	r0, r1
 80080ce:	4611      	mov	r1, r2
 80080d0:	602b      	str	r3, [r5, #0]
 80080d2:	f7f9 fb16 	bl	8001702 <_kill>
 80080d6:	1c43      	adds	r3, r0, #1
 80080d8:	d102      	bne.n	80080e0 <_kill_r+0x1c>
 80080da:	682b      	ldr	r3, [r5, #0]
 80080dc:	b103      	cbz	r3, 80080e0 <_kill_r+0x1c>
 80080de:	6023      	str	r3, [r4, #0]
 80080e0:	bd38      	pop	{r3, r4, r5, pc}
 80080e2:	bf00      	nop
 80080e4:	200003f0 	.word	0x200003f0

080080e8 <_getpid_r>:
 80080e8:	f7f9 bb04 	b.w	80016f4 <_getpid>

080080ec <__sread>:
 80080ec:	b510      	push	{r4, lr}
 80080ee:	460c      	mov	r4, r1
 80080f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080f4:	f000 f894 	bl	8008220 <_read_r>
 80080f8:	2800      	cmp	r0, #0
 80080fa:	bfab      	itete	ge
 80080fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80080fe:	89a3      	ldrhlt	r3, [r4, #12]
 8008100:	181b      	addge	r3, r3, r0
 8008102:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008106:	bfac      	ite	ge
 8008108:	6563      	strge	r3, [r4, #84]	; 0x54
 800810a:	81a3      	strhlt	r3, [r4, #12]
 800810c:	bd10      	pop	{r4, pc}

0800810e <__swrite>:
 800810e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008112:	461f      	mov	r7, r3
 8008114:	898b      	ldrh	r3, [r1, #12]
 8008116:	4605      	mov	r5, r0
 8008118:	05db      	lsls	r3, r3, #23
 800811a:	460c      	mov	r4, r1
 800811c:	4616      	mov	r6, r2
 800811e:	d505      	bpl.n	800812c <__swrite+0x1e>
 8008120:	2302      	movs	r3, #2
 8008122:	2200      	movs	r2, #0
 8008124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008128:	f000 f868 	bl	80081fc <_lseek_r>
 800812c:	89a3      	ldrh	r3, [r4, #12]
 800812e:	4632      	mov	r2, r6
 8008130:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008134:	81a3      	strh	r3, [r4, #12]
 8008136:	4628      	mov	r0, r5
 8008138:	463b      	mov	r3, r7
 800813a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800813e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008142:	f000 b817 	b.w	8008174 <_write_r>

08008146 <__sseek>:
 8008146:	b510      	push	{r4, lr}
 8008148:	460c      	mov	r4, r1
 800814a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800814e:	f000 f855 	bl	80081fc <_lseek_r>
 8008152:	1c43      	adds	r3, r0, #1
 8008154:	89a3      	ldrh	r3, [r4, #12]
 8008156:	bf15      	itete	ne
 8008158:	6560      	strne	r0, [r4, #84]	; 0x54
 800815a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800815e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008162:	81a3      	strheq	r3, [r4, #12]
 8008164:	bf18      	it	ne
 8008166:	81a3      	strhne	r3, [r4, #12]
 8008168:	bd10      	pop	{r4, pc}

0800816a <__sclose>:
 800816a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800816e:	f000 b813 	b.w	8008198 <_close_r>
	...

08008174 <_write_r>:
 8008174:	b538      	push	{r3, r4, r5, lr}
 8008176:	4604      	mov	r4, r0
 8008178:	4608      	mov	r0, r1
 800817a:	4611      	mov	r1, r2
 800817c:	2200      	movs	r2, #0
 800817e:	4d05      	ldr	r5, [pc, #20]	; (8008194 <_write_r+0x20>)
 8008180:	602a      	str	r2, [r5, #0]
 8008182:	461a      	mov	r2, r3
 8008184:	f7f9 faf4 	bl	8001770 <_write>
 8008188:	1c43      	adds	r3, r0, #1
 800818a:	d102      	bne.n	8008192 <_write_r+0x1e>
 800818c:	682b      	ldr	r3, [r5, #0]
 800818e:	b103      	cbz	r3, 8008192 <_write_r+0x1e>
 8008190:	6023      	str	r3, [r4, #0]
 8008192:	bd38      	pop	{r3, r4, r5, pc}
 8008194:	200003f0 	.word	0x200003f0

08008198 <_close_r>:
 8008198:	b538      	push	{r3, r4, r5, lr}
 800819a:	2300      	movs	r3, #0
 800819c:	4d05      	ldr	r5, [pc, #20]	; (80081b4 <_close_r+0x1c>)
 800819e:	4604      	mov	r4, r0
 80081a0:	4608      	mov	r0, r1
 80081a2:	602b      	str	r3, [r5, #0]
 80081a4:	f7f9 fb00 	bl	80017a8 <_close>
 80081a8:	1c43      	adds	r3, r0, #1
 80081aa:	d102      	bne.n	80081b2 <_close_r+0x1a>
 80081ac:	682b      	ldr	r3, [r5, #0]
 80081ae:	b103      	cbz	r3, 80081b2 <_close_r+0x1a>
 80081b0:	6023      	str	r3, [r4, #0]
 80081b2:	bd38      	pop	{r3, r4, r5, pc}
 80081b4:	200003f0 	.word	0x200003f0

080081b8 <_fstat_r>:
 80081b8:	b538      	push	{r3, r4, r5, lr}
 80081ba:	2300      	movs	r3, #0
 80081bc:	4d06      	ldr	r5, [pc, #24]	; (80081d8 <_fstat_r+0x20>)
 80081be:	4604      	mov	r4, r0
 80081c0:	4608      	mov	r0, r1
 80081c2:	4611      	mov	r1, r2
 80081c4:	602b      	str	r3, [r5, #0]
 80081c6:	f7f9 fafa 	bl	80017be <_fstat>
 80081ca:	1c43      	adds	r3, r0, #1
 80081cc:	d102      	bne.n	80081d4 <_fstat_r+0x1c>
 80081ce:	682b      	ldr	r3, [r5, #0]
 80081d0:	b103      	cbz	r3, 80081d4 <_fstat_r+0x1c>
 80081d2:	6023      	str	r3, [r4, #0]
 80081d4:	bd38      	pop	{r3, r4, r5, pc}
 80081d6:	bf00      	nop
 80081d8:	200003f0 	.word	0x200003f0

080081dc <_isatty_r>:
 80081dc:	b538      	push	{r3, r4, r5, lr}
 80081de:	2300      	movs	r3, #0
 80081e0:	4d05      	ldr	r5, [pc, #20]	; (80081f8 <_isatty_r+0x1c>)
 80081e2:	4604      	mov	r4, r0
 80081e4:	4608      	mov	r0, r1
 80081e6:	602b      	str	r3, [r5, #0]
 80081e8:	f7f9 faf8 	bl	80017dc <_isatty>
 80081ec:	1c43      	adds	r3, r0, #1
 80081ee:	d102      	bne.n	80081f6 <_isatty_r+0x1a>
 80081f0:	682b      	ldr	r3, [r5, #0]
 80081f2:	b103      	cbz	r3, 80081f6 <_isatty_r+0x1a>
 80081f4:	6023      	str	r3, [r4, #0]
 80081f6:	bd38      	pop	{r3, r4, r5, pc}
 80081f8:	200003f0 	.word	0x200003f0

080081fc <_lseek_r>:
 80081fc:	b538      	push	{r3, r4, r5, lr}
 80081fe:	4604      	mov	r4, r0
 8008200:	4608      	mov	r0, r1
 8008202:	4611      	mov	r1, r2
 8008204:	2200      	movs	r2, #0
 8008206:	4d05      	ldr	r5, [pc, #20]	; (800821c <_lseek_r+0x20>)
 8008208:	602a      	str	r2, [r5, #0]
 800820a:	461a      	mov	r2, r3
 800820c:	f7f9 faf0 	bl	80017f0 <_lseek>
 8008210:	1c43      	adds	r3, r0, #1
 8008212:	d102      	bne.n	800821a <_lseek_r+0x1e>
 8008214:	682b      	ldr	r3, [r5, #0]
 8008216:	b103      	cbz	r3, 800821a <_lseek_r+0x1e>
 8008218:	6023      	str	r3, [r4, #0]
 800821a:	bd38      	pop	{r3, r4, r5, pc}
 800821c:	200003f0 	.word	0x200003f0

08008220 <_read_r>:
 8008220:	b538      	push	{r3, r4, r5, lr}
 8008222:	4604      	mov	r4, r0
 8008224:	4608      	mov	r0, r1
 8008226:	4611      	mov	r1, r2
 8008228:	2200      	movs	r2, #0
 800822a:	4d05      	ldr	r5, [pc, #20]	; (8008240 <_read_r+0x20>)
 800822c:	602a      	str	r2, [r5, #0]
 800822e:	461a      	mov	r2, r3
 8008230:	f7f9 fa81 	bl	8001736 <_read>
 8008234:	1c43      	adds	r3, r0, #1
 8008236:	d102      	bne.n	800823e <_read_r+0x1e>
 8008238:	682b      	ldr	r3, [r5, #0]
 800823a:	b103      	cbz	r3, 800823e <_read_r+0x1e>
 800823c:	6023      	str	r3, [r4, #0]
 800823e:	bd38      	pop	{r3, r4, r5, pc}
 8008240:	200003f0 	.word	0x200003f0

08008244 <_init>:
 8008244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008246:	bf00      	nop
 8008248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800824a:	bc08      	pop	{r3}
 800824c:	469e      	mov	lr, r3
 800824e:	4770      	bx	lr

08008250 <_fini>:
 8008250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008252:	bf00      	nop
 8008254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008256:	bc08      	pop	{r3}
 8008258:	469e      	mov	lr, r3
 800825a:	4770      	bx	lr
