Protel Design System Design Rule Check
PCB File : D:\Project_2\Hardware\GatewayV2\GatewayV2.PcbDoc
Date     : 12/16/2022
Time     : 11:47:22 AM

Processing Rule : Clearance Constraint (Gap=15mil) (All),(All)
   Violation between Clearance Constraint: (10.217mil < 15mil) Between Pad USB1-1(1170.315mil,2968.937mil) on Top Layer And Track (1170.315mil,2943.346mil)(1496.654mil,2943.346mil) on Top Layer 
   Violation between Clearance Constraint: (10.216mil < 15mil) Between Pad USB1-2(1170.315mil,2943.346mil) on Top Layer And Track (1170.315mil,2917.756mil)(1456.213mil,2917.756mil) on Top Layer 
   Violation between Clearance Constraint: (10.217mil < 15mil) Between Pad USB1-2(1170.315mil,2943.346mil) on Top Layer And Track (1170.315mil,2968.937mil)(1220mil,2968.937mil) on Top Layer 
   Violation between Clearance Constraint: (10.216mil < 15mil) Between Pad USB1-3(1170.315mil,2917.756mil) on Top Layer And Track (1170.315mil,2943.346mil)(1496.654mil,2943.346mil) on Top Layer 
   Violation between Clearance Constraint: (10.216mil < 15mil) Between Pad USB1-4(1170.315mil,2892.165mil) on Top Layer And Track (1170.315mil,2917.756mil)(1456.213mil,2917.756mil) on Top Layer 
   Violation between Clearance Constraint: (10.591mil < 15mil) Between Track (1170.315mil,2917.756mil)(1456.213mil,2917.756mil) on Top Layer And Track (1170.315mil,2943.346mil)(1496.654mil,2943.346mil) on Top Layer 
   Violation between Clearance Constraint: (10.591mil < 15mil) Between Track (1170.315mil,2943.346mil)(1496.654mil,2943.346mil) on Top Layer And Track (1170.315mil,2968.937mil)(1220mil,2968.937mil) on Top Layer 
   Violation between Clearance Constraint: (10.591mil < 15mil) Between Track (1170.315mil,2943.346mil)(1496.654mil,2943.346mil) on Top Layer And Track (1220mil,2968.937mil)(1220mil,3115mil) on Top Layer 
   Violation between Clearance Constraint: (10.591mil < 15mil) Between Track (1170.315mil,2943.346mil)(1496.654mil,2943.346mil) on Top Layer And Track (1456.213mil,2917.756mil)(1465mil,2908.969mil) on Top Layer 
Rule Violations :9

Processing Rule : Clearance Constraint (Gap=20mil) (InNet('GND')),(All)
   Violation between Clearance Constraint: (17.555mil < 20mil) Between Arc (1214.607mil,2864.291mil) on Top Layer And Pad USB1-4(1170.315mil,2892.165mil) on Top Layer 
   Violation between Clearance Constraint: (17.283mil < 20mil) Between Pad U2-1(2674.646mil,2527.914mil) on Top Layer And Track (2375mil,2577.913mil)(2674.646mil,2577.913mil) on Top Layer 
   Violation between Clearance Constraint: (10.217mil < 20mil) Between Pad USB1-4(1170.315mil,2892.165mil) on Top Layer And Track (1170.315mil,2866.575mil)(1214.607mil,2866.575mil) on Top Layer 
Rule Violations :3

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=50mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-0(1110mil,2595mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-0(1110mil,4890mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-0(2860mil,2595mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad Free-0(2860mil,4890mil) on Multi-Layer Actual Hole Size = 120mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-1(2674.646mil,2527.914mil) on Top Layer And Pad U2-2(2674.646mil,2577.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-10(2674.646mil,2977.914mil) on Top Layer And Pad U2-11(2674.646mil,3027.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-10(2674.646mil,2977.914mil) on Top Layer And Pad U2-9(2674.646mil,2927.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-11(2674.646mil,3027.913mil) on Top Layer And Pad U2-12(2674.646mil,3077.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-12(2674.646mil,3077.913mil) on Top Layer And Pad U2-13(2674.646mil,3127.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-13(2674.646mil,3127.913mil) on Top Layer And Pad U2-14(2674.646mil,3177.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-15(2565mil,3217.284mil) on Top Layer And Pad U2-16(2515mil,3217.283mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-16(2515mil,3217.283mil) on Top Layer And Pad U2-17(2465mil,3217.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-17(2465mil,3217.284mil) on Top Layer And Pad U2-18(2415mil,3217.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-18(2415mil,3217.284mil) on Top Layer And Pad U2-19(2365mil,3217.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-19(2365mil,3217.284mil) on Top Layer And Pad U2-20(2315mil,3217.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-2(2674.646mil,2577.913mil) on Top Layer And Pad U2-3(2674.646mil,2627.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-20(2315mil,3217.284mil) on Top Layer And Pad U2-21(2265mil,3217.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-21(2265mil,3217.284mil) on Top Layer And Pad U2-22(2215mil,3217.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-22(2215mil,3217.284mil) on Top Layer And Pad U2-23(2165mil,3217.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-23(2165mil,3217.284mil) on Top Layer And Pad U2-24(2115mil,3217.284mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-25(2005.354mil,3177.913mil) on Top Layer And Pad U2-26(2005.354mil,3127.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-26(2005.354mil,3127.913mil) on Top Layer And Pad U2-27(2005.354mil,3077.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-27(2005.354mil,3077.913mil) on Top Layer And Pad U2-28(2005.354mil,3027.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-28(2005.354mil,3027.913mil) on Top Layer And Pad U2-29(2005.354mil,2977.914mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-29(2005.354mil,2977.914mil) on Top Layer And Pad U2-30(2005.354mil,2927.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-3(2674.646mil,2627.913mil) on Top Layer And Pad U2-4(2674.646mil,2677.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-30(2005.354mil,2927.913mil) on Top Layer And Pad U2-31(2005.354mil,2877.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-31(2005.354mil,2877.913mil) on Top Layer And Pad U2-32(2005.354mil,2827.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-32(2005.354mil,2827.913mil) on Top Layer And Pad U2-33(2005.354mil,2777.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-33(2005.354mil,2777.913mil) on Top Layer And Pad U2-34(2005.354mil,2727.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-34(2005.354mil,2727.913mil) on Top Layer And Pad U2-35(2005.354mil,2677.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-35(2005.354mil,2677.913mil) on Top Layer And Pad U2-36(2005.354mil,2627.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-36(2005.354mil,2627.913mil) on Top Layer And Pad U2-37(2005.354mil,2577.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-37(2005.354mil,2577.913mil) on Top Layer And Pad U2-38(2005.354mil,2527.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-4(2674.646mil,2677.913mil) on Top Layer And Pad U2-5(2674.646mil,2727.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-5(2674.646mil,2727.913mil) on Top Layer And Pad U2-6(2674.646mil,2777.914mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-6(2674.646mil,2777.914mil) on Top Layer And Pad U2-7(2674.646mil,2827.914mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-7(2674.646mil,2827.914mil) on Top Layer And Pad U2-8(2674.646mil,2877.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad U2-8(2674.646mil,2877.913mil) on Top Layer And Pad U2-9(2674.646mil,2927.913mil) on Top Layer [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad USB1-1(1170.315mil,2968.937mil) on Top Layer And Pad USB1-2(1170.315mil,2943.346mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad USB1-2(1170.315mil,2943.346mil) on Top Layer And Pad USB1-3(1170.315mil,2917.756mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad USB1-3(1170.315mil,2917.756mil) on Top Layer And Pad USB1-4(1170.315mil,2892.165mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad USB1-4(1170.315mil,2892.165mil) on Top Layer And Pad USB1-5(1170.315mil,2866.575mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
Rule Violations :39

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.226mil < 10mil) Between Arc (1246.032mil,2826.642mil) on Top Overlay And Pad U3-1(1265mil,2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.322mil < 10mil) Between Arc (1249.965mil,2949.897mil) on Top Overlay And Pad U3-16(1265mil,3000.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.322mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.258mil < 10mil) Between Arc (1632.004mil,2951.866mil) on Top Overlay And Pad U3-9(1615mil,3000.473mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Arc (1633.968mil,2826.642mil) on Top Overlay And Pad U3-8(1615mil,2780mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (1817mil,2890.5mil) on Top Overlay And Pad Q2-1(1817.598mil,2853.287mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.748mil < 10mil) Between Arc (1817mil,3055.5mil) on Top Overlay And Pad Q1-1(1817.598mil,3018.287mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1890.63mil,4662.205mil) on Top Overlay And Pad L1-2(1831.575mil,4662.205mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1890.63mil,4937.795mil) on Top Overlay And Pad L1-4(1831.575mil,4937.795mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Arc (1965mil,4440mil) on Top Overlay And Pad D2-1(1965mil,4440mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1969.37mil,4662.205mil) on Top Overlay And Pad L1-1(2028.425mil,4662.205mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1969.37mil,4937.795mil) on Top Overlay And Pad L1-3(2028.425mil,4937.795mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2390.969mil,3602.575mil) on Top Overlay And Pad IC3-1(2290mil,3615mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2390.969mil,3602.575mil) on Top Overlay And Pad IC3-3(2490mil,3615mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.306mil < 10mil) Between Arc (2417.795mil,4822.559mil) on Top Overlay And Pad IC1-2(2389.211mil,4854.658mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-2(2890mil,3460mil) on Multi-Layer And Track (2930mil,3465mil)(2931.666mil,3466.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-2(2890mil,3460mil) on Multi-Layer And Track (2930mil,3465mil)(2975mil,3465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-3(2890mil,3660mil) on Multi-Layer And Track (2930mil,3655mil)(2931.666mil,3653.334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AN1-3(2890mil,3660mil) on Multi-Layer And Track (2930mil,3655mil)(2975mil,3655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-1(1770.002mil,2575mil) on Top Layer And Track (1563.387mil,2525mil)(1803.388mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-1(1770.002mil,2575mil) on Top Layer And Track (1563.388mil,2625mil)(1803.388mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B1-1(1770.002mil,2575mil) on Top Layer And Track (1803.388mil,2525mil)(1803.388mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B1-2(1596.773mil,2575mil) on Top Layer And Track (1563.387mil,2525mil)(1563.388mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-2(1596.773mil,2575mil) on Top Layer And Track (1563.387mil,2525mil)(1803.388mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B1-2(1596.773mil,2575mil) on Top Layer And Track (1563.388mil,2625mil)(1803.388mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B2-1(2051.614mil,3700mil) on Top Layer And Track (1845mil,3650mil)(2085mil,3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B2-1(2051.614mil,3700mil) on Top Layer And Track (1845mil,3750mil)(2085mil,3750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.796mil < 10mil) Between Pad B2-1(2051.614mil,3700mil) on Top Layer And Track (2085mil,3650mil)(2085mil,3750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.796mil < 10mil) Between Pad B2-2(1878.386mil,3700mil) on Top Layer And Track (1845mil,3650mil)(1845mil,3750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B2-2(1878.386mil,3700mil) on Top Layer And Track (1845mil,3650mil)(2085mil,3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B2-2(1878.386mil,3700mil) on Top Layer And Track (1845mil,3750mil)(2085mil,3750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B3-1(2051.614mil,3555mil) on Top Layer And Track (1845mil,3505mil)(2085mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B3-1(2051.614mil,3555mil) on Top Layer And Track (1845mil,3605mil)(2085mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B3-1(2051.614mil,3555mil) on Top Layer And Track (2085mil,3505mil)(2085mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.795mil < 10mil) Between Pad B3-2(1878.386mil,3555mil) on Top Layer And Track (1845mil,3505mil)(1845mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B3-2(1878.386mil,3555mil) on Top Layer And Track (1845mil,3505mil)(2085mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad B3-2(1878.386mil,3555mil) on Top Layer And Track (1845mil,3605mil)(2085mil,3605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C1-1(1520mil,3455mil) on Top Layer And Track (1495.002mil,3421mil)(1495.002mil,3488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-1(1520mil,3455mil) on Top Layer And Track (1495.002mil,3421mil)(1635.002mil,3421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-1(1520mil,3455mil) on Top Layer And Track (1495.002mil,3488mil)(1635.002mil,3488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C1-1(1520mil,3455mil) on Top Layer And Track (1548mil,3430mil)(1582mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C1-1(1520mil,3455mil) on Top Layer And Track (1548mil,3480mil)(1582mil,3480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(1167.205mil,4005mil) on Multi-Layer And Track (1083.102mil,3978mil)(1236.102mil,4131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(1167.205mil,4005mil) on Multi-Layer And Track (1091.102mil,3946mil)(1236.102mil,4091mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(1167.205mil,4005mil) on Multi-Layer And Track (1105.102mil,3920mil)(1236.102mil,4051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(1167.205mil,4005mil) on Multi-Layer And Track (1123.102mil,3897mil)(1236.102mil,4010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(1610mil,3455mil) on Top Layer And Track (1495.002mil,3421mil)(1635.002mil,3421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(1610mil,3455mil) on Top Layer And Track (1495.002mil,3488mil)(1635.002mil,3488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C1-2(1610mil,3455mil) on Top Layer And Track (1548mil,3430mil)(1582mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C1-2(1610mil,3455mil) on Top Layer And Track (1548mil,3480mil)(1582mil,3480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C1-2(1610mil,3455mil) on Top Layer And Track (1635.002mil,3421mil)(1635.002mil,3488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(1520mil,3732.795mil) on Multi-Layer And Track (1412mil,3776.898mil)(1525mil,3663.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(1520mil,3732.795mil) on Multi-Layer And Track (1435mil,3794.898mil)(1566mil,3663.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(1520mil,3732.795mil) on Multi-Layer And Track (1461mil,3808.898mil)(1606mil,3663.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(1520mil,3732.795mil) on Multi-Layer And Track (1493mil,3816.898mil)(1646mil,3663.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C13-1(2446.833mil,3430.003mil) on Top Layer And Track (2412.833mil,3455.001mil)(2412.833mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C13-1(2446.833mil,3430.003mil) on Top Layer And Track (2412.833mil,3455.001mil)(2479.833mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C13-1(2446.833mil,3430.003mil) on Top Layer And Track (2421.833mil,3402.003mil)(2421.833mil,3368.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C13-1(2446.833mil,3430.003mil) on Top Layer And Track (2471.833mil,3368.003mil)(2471.833mil,3402.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-1(2446.833mil,3430.003mil) on Top Layer And Track (2479.833mil,3315.001mil)(2479.833mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C13-2(2446.833mil,3340.003mil) on Top Layer And Track (2412.833mil,3315.001mil)(2479.833mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C13-2(2446.833mil,3340.003mil) on Top Layer And Track (2412.833mil,3455.001mil)(2412.833mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C13-2(2446.833mil,3340.003mil) on Top Layer And Track (2421.833mil,3402.003mil)(2421.833mil,3368.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C13-2(2446.833mil,3340.003mil) on Top Layer And Track (2471.833mil,3368.003mil)(2471.833mil,3402.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-2(2446.833mil,3340.003mil) on Top Layer And Track (2479.833mil,3315.001mil)(2479.833mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C14-1(2540mil,3965mil) on Bottom Layer And Track (2507mil,3849.998mil)(2507mil,3989.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C14-1(2540mil,3965mil) on Bottom Layer And Track (2507mil,3989.998mil)(2574mil,3989.999mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C14-1(2540mil,3965mil) on Bottom Layer And Track (2515mil,3903mil)(2515mil,3937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C14-1(2540mil,3965mil) on Bottom Layer And Track (2565mil,3903mil)(2565mil,3937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C14-1(2540mil,3965mil) on Bottom Layer And Track (2574mil,3849.998mil)(2574mil,3989.999mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C14-2(2540mil,3875mil) on Bottom Layer And Track (2507mil,3849.998mil)(2507mil,3989.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C14-2(2540mil,3875mil) on Bottom Layer And Track (2507mil,3849.998mil)(2574mil,3849.998mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C14-2(2540mil,3875mil) on Bottom Layer And Track (2515mil,3903mil)(2515mil,3937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C14-2(2540mil,3875mil) on Bottom Layer And Track (2565mil,3903mil)(2565mil,3937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C14-2(2540mil,3875mil) on Bottom Layer And Track (2574mil,3849.998mil)(2574mil,3989.999mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C2-1(1520mil,3370mil) on Top Layer And Track (1495.002mil,3336mil)(1495.002mil,3403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-1(1520mil,3370mil) on Top Layer And Track (1495.002mil,3336mil)(1635.002mil,3336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-1(1520mil,3370mil) on Top Layer And Track (1495.002mil,3403mil)(1635.002mil,3403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C2-1(1520mil,3370mil) on Top Layer And Track (1548mil,3345mil)(1582mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C2-1(1520mil,3370mil) on Top Layer And Track (1548mil,3395mil)(1582mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-2(1610mil,3370mil) on Top Layer And Track (1495.002mil,3336mil)(1635.002mil,3336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-2(1610mil,3370mil) on Top Layer And Track (1495.002mil,3403mil)(1635.002mil,3403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C2-2(1610mil,3370mil) on Top Layer And Track (1548mil,3345mil)(1582mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C2-2(1610mil,3370mil) on Top Layer And Track (1548mil,3395mil)(1582mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C2-2(1610mil,3370mil) on Top Layer And Track (1635.002mil,3336mil)(1635.002mil,3403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-1(1595mil,3258.711mil) on Top Layer And Track (1561mil,3283.709mil)(1561mil,3143.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C3-1(1595mil,3258.711mil) on Top Layer And Track (1561mil,3283.709mil)(1628mil,3283.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-1(1595mil,3258.711mil) on Top Layer And Track (1570mil,3230.711mil)(1570mil,3196.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-1(1595mil,3258.711mil) on Top Layer And Track (1620mil,3230.711mil)(1620mil,3196.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-1(1595mil,3258.711mil) on Top Layer And Track (1628mil,3283.709mil)(1628mil,3143.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C3-2(1595mil,3168.711mil) on Top Layer And Track (1561mil,3143.709mil)(1628mil,3143.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-2(1595mil,3168.711mil) on Top Layer And Track (1561mil,3283.709mil)(1561mil,3143.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-2(1595mil,3168.711mil) on Top Layer And Track (1570mil,3230.711mil)(1570mil,3196.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C3-2(1595mil,3168.711mil) on Top Layer And Track (1620mil,3230.711mil)(1620mil,3196.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-2(1595mil,3168.711mil) on Top Layer And Track (1628mil,3283.709mil)(1628mil,3143.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-1(1510mil,3258.711mil) on Top Layer And Track (1476mil,3143.709mil)(1476mil,3283.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C4-1(1510mil,3258.711mil) on Top Layer And Track (1476mil,3283.709mil)(1543mil,3283.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-1(1510mil,3258.711mil) on Top Layer And Track (1485mil,3196.711mil)(1485mil,3230.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-1(1510mil,3258.711mil) on Top Layer And Track (1535mil,3196.711mil)(1535mil,3230.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-1(1510mil,3258.711mil) on Top Layer And Track (1543mil,3283.709mil)(1543mil,3143.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-2(1510mil,3168.711mil) on Top Layer And Track (1476mil,3143.709mil)(1476mil,3283.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C4-2(1510mil,3168.711mil) on Top Layer And Track (1476mil,3143.709mil)(1543mil,3143.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-2(1510mil,3168.711mil) on Top Layer And Track (1485mil,3196.711mil)(1485mil,3230.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C4-2(1510mil,3168.711mil) on Top Layer And Track (1535mil,3196.711mil)(1535mil,3230.711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-2(1510mil,3168.711mil) on Top Layer And Track (1543mil,3283.709mil)(1543mil,3143.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-1(2320mil,2567.5mil) on Bottom Layer And Track (2286mil,2542.502mil)(2286mil,2682.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C5-1(2320mil,2567.5mil) on Bottom Layer And Track (2286mil,2542.502mil)(2353mil,2542.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-1(2320mil,2567.5mil) on Bottom Layer And Track (2295mil,2595.5mil)(2295mil,2629.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-1(2320mil,2567.5mil) on Bottom Layer And Track (2345mil,2595.5mil)(2345mil,2629.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-1(2320mil,2567.5mil) on Bottom Layer And Track (2353mil,2542.502mil)(2353mil,2682.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-2(2320mil,2657.5mil) on Bottom Layer And Track (2286mil,2542.502mil)(2286mil,2682.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C5-2(2320mil,2657.5mil) on Bottom Layer And Track (2286mil,2682.502mil)(2353mil,2682.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-2(2320mil,2657.5mil) on Bottom Layer And Track (2295mil,2595.5mil)(2295mil,2629.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C5-2(2320mil,2657.5mil) on Bottom Layer And Track (2345mil,2595.5mil)(2345mil,2629.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-2(2320mil,2657.5mil) on Bottom Layer And Track (2353mil,2542.502mil)(2353mil,2682.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-1(2240mil,2567.5mil) on Bottom Layer And Track (2206mil,2542.502mil)(2206mil,2682.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad C6-1(2240mil,2567.5mil) on Bottom Layer And Track (2206mil,2542.502mil)(2273mil,2542.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C6-1(2240mil,2567.5mil) on Bottom Layer And Track (2215mil,2595.5mil)(2215mil,2629.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C6-1(2240mil,2567.5mil) on Bottom Layer And Track (2265mil,2595.5mil)(2265mil,2629.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-1(2240mil,2567.5mil) on Bottom Layer And Track (2273mil,2542.502mil)(2273mil,2682.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-2(2240mil,2657.5mil) on Bottom Layer And Track (2206mil,2542.502mil)(2206mil,2682.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad C6-2(2240mil,2657.5mil) on Bottom Layer And Track (2206mil,2682.502mil)(2273mil,2682.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C6-2(2240mil,2657.5mil) on Bottom Layer And Track (2215mil,2595.5mil)(2215mil,2629.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad C6-2(2240mil,2657.5mil) on Bottom Layer And Track (2265mil,2595.5mil)(2265mil,2629.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-2(2240mil,2657.5mil) on Bottom Layer And Track (2273mil,2542.502mil)(2273mil,2682.502mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(2804.646mil,4602.559mil) on Multi-Layer And Track (2704.646mil,4442.559mil)(2894.646mil,4632.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(2804.646mil,4602.559mil) on Multi-Layer And Track (2704.646mil,4487.559mil)(2884.646mil,4667.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(2804.646mil,4602.559mil) on Multi-Layer And Track (2704.646mil,4532.559mil)(2869.646mil,4697.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.676mil < 10mil) Between Pad C7-2(2804.646mil,4602.559mil) on Multi-Layer And Track (2704.646mil,4577.559mil)(2849.646mil,4722.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.676mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(2390mil,4555mil) on Multi-Layer And Track (2125mil,4520mil)(2355mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(2390mil,4555mil) on Multi-Layer And Track (2125mil,4590mil)(2355mil,4590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(2090mil,4555mil) on Multi-Layer And Track (2125mil,4520mil)(2355mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(2090mil,4555mil) on Multi-Layer And Track (2125mil,4590mil)(2355mil,4590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(1275mil,4535mil) on Multi-Layer And Track (1310mil,4500mil)(1540mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(1275mil,4535mil) on Multi-Layer And Track (1310mil,4570mil)(1540mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(1575mil,4535mil) on Multi-Layer And Track (1310mil,4500mil)(1540mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(1575mil,4535mil) on Multi-Layer And Track (1310mil,4570mil)(1540mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.925mil < 10mil) Between Pad D1-2(1552mil,4043.205mil) on Top Layer And Track (1481.74mil,4090mil)(1624.26mil,4090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad D1-2(1552mil,4043.205mil) on Top Layer And Track (1482mil,3996mil)(1624mil,3996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(1965mil,4440mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(1965mil,4440mil) on Multi-Layer And Track (1915mil,4475mil)(2005mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.515mil < 10mil) Between Pad D2-1(1965mil,4440mil) on Multi-Layer And Track (1965mil,4515mil)(2005mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.515mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1960mil,4545mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1960mil,4545mil) on Multi-Layer And Track (1915mil,4475mil)(1955mil,4515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1960mil,4545mil) on Multi-Layer And Track (1915mil,4515mil)(2005mil,4515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1960mil,4545mil) on Multi-Layer And Track (1955mil,4515mil)(1965mil,4515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1960mil,4545mil) on Multi-Layer And Track (1960mil,4515mil)(1960mil,4525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1960mil,4545mil) on Multi-Layer And Track (1965mil,4515mil)(2005mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad IC1-1(2389.211mil,4758.201mil) on Top Layer And Track (2357.715mil,4708.792mil)(2357.715mil,4733.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad IC1-2(2389.211mil,4854.658mil) on Top Layer And Track (2357.715mil,4879.658mil)(2357.715mil,4904.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad IC1-3(2160.865mil,4854.658mil) on Top Layer And Track (2192.36mil,4879.658mil)(2192.36mil,4904.067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.582mil < 10mil) Between Pad IC1-4(2160.865mil,4758.201mil) on Top Layer And Track (2192.36mil,4708.792mil)(2192.36mil,4733.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-1(2640mil,3875mil) on Multi-Layer And Track (2605mil,3825mil)(2605mil,4225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-2(2640mil,3975mil) on Multi-Layer And Track (2605mil,3825mil)(2605mil,4225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-3(2640mil,4075mil) on Multi-Layer And Track (2605mil,3825mil)(2605mil,4225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-4(2640mil,4175mil) on Multi-Layer And Track (2605mil,3825mil)(2605mil,4225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-5(2340mil,4175mil) on Multi-Layer And Track (2375mil,3825mil)(2375mil,4225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-7(2340mil,3975mil) on Multi-Layer And Track (2375mil,3825mil)(2375mil,4225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-8(2340mil,3875mil) on Multi-Layer And Track (2375mil,3825mil)(2375mil,4225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-1(2290mil,3615mil) on Multi-Layer And Track (2274.662mil,3574.764mil)(2292.002mil,3550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-3(2490mil,3615mil) on Multi-Layer And Track (2495mil,3550mil)(2508mil,3576mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2028.425mil,4662.205mil) on Multi-Layer And Track (2009.904mil,4662.205mil)(2028.425mil,4662.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(1831.575mil,4662.205mil) on Multi-Layer And Track (1831.575mil,4662.205mil)(1851.655mil,4662.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-3(2028.425mil,4937.795mil) on Multi-Layer And Track (2008.345mil,4937.795mil)(2028.425mil,4937.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-4(1831.575mil,4937.795mil) on Multi-Layer And Track (1831.575mil,4937.795mil)(1850.096mil,4937.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad L2-1(1180.906mil,3765.236mil) on Top Layer And Track (1037.205mil,3786.89mil)(1141.535mil,3786.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-1(1180.906mil,3765.236mil) on Top Layer And Track (1220.276mil,3786.89mil)(1324.606mil,3786.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-2(1180.906mil,3521.142mil) on Top Layer And Track (1037.205mil,3499.488mil)(1141.535mil,3499.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad L2-2(1180.906mil,3521.142mil) on Top Layer And Track (1220.276mil,3499.488mil)(1324.606mil,3499.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(2907.5mil,2827.5mil) on Top Layer And Track (2872.5mil,2737.5mil)(2872.5mil,2827.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(2907.5mil,2827.5mil) on Top Layer And Track (2872.5mil,2827.5mil)(2877.5mil,2827.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-1(2907.5mil,2827.5mil) on Top Layer And Track (2937.5mil,2827.5mil)(2942.5mil,2827.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-1(2907.5mil,2827.5mil) on Top Layer And Track (2942.5mil,2737.5mil)(2942.5mil,2827.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(2907.5mil,2737.5mil) on Top Layer And Track (2872.5mil,2737.5mil)(2872.5mil,2827.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(2907.5mil,2737.5mil) on Top Layer And Track (2872.5mil,2737.5mil)(2877.5mil,2737.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED1-2(2907.5mil,2737.5mil) on Top Layer And Track (2937.5mil,2737.5mil)(2942.5mil,2737.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED1-2(2907.5mil,2737.5mil) on Top Layer And Track (2942.5mil,2737.5mil)(2942.5mil,2827.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(2910mil,3002.5mil) on Top Layer And Track (2875mil,3002.5mil)(2875mil,3092.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(2910mil,3002.5mil) on Top Layer And Track (2875mil,3002.5mil)(2880mil,3002.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-1(2910mil,3002.5mil) on Top Layer And Track (2940mil,3002.5mil)(2945mil,3002.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-1(2910mil,3002.5mil) on Top Layer And Track (2945mil,3002.5mil)(2945mil,3092.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(2910mil,3092.5mil) on Top Layer And Track (2875mil,3002.5mil)(2875mil,3092.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(2910mil,3092.5mil) on Top Layer And Track (2875mil,3092.5mil)(2880mil,3092.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(2910mil,3092.5mil) on Top Layer And Track (2940mil,3092.5mil)(2945mil,3092.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(2910mil,3092.5mil) on Top Layer And Track (2945mil,3002.5mil)(2945mil,3092.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(1745mil,3690mil) on Top Layer And Track (1710mil,3690mil)(1710mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(1745mil,3690mil) on Top Layer And Track (1710mil,3690mil)(1715mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-1(1745mil,3690mil) on Top Layer And Track (1775mil,3690mil)(1780mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-1(1745mil,3690mil) on Top Layer And Track (1780mil,3690mil)(1780mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(1745mil,3780mil) on Top Layer And Track (1710mil,3690mil)(1710mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(1745mil,3780mil) on Top Layer And Track (1710mil,3780mil)(1715mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(1745mil,3780mil) on Top Layer And Track (1775mil,3780mil)(1780mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(1745mil,3780mil) on Top Layer And Track (1780mil,3690mil)(1780mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.365mil < 10mil) Between Pad Q1-1(1817.598mil,3018.287mil) on Top Layer And Track (1796mil,3022.5mil)(1796mil,3119.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(1817.598mil,3018.287mil) on Top Layer And Track (1796mil,3022.5mil)(1914mil,3022.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-2(1892mil,3018.5mil) on Top Layer And Track (1796mil,3022.5mil)(1914mil,3022.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q1-2(1892mil,3018.5mil) on Top Layer And Track (1914mil,3022.5mil)(1914mil,3119.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-3(1855mil,3116.713mil) on Top Layer And Track (1796mil,3119.5mil)(1914mil,3119.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.366mil < 10mil) Between Pad Q2-1(1817.598mil,2853.287mil) on Top Layer And Track (1796mil,2857.5mil)(1796mil,2954.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-1(1817.598mil,2853.287mil) on Top Layer And Track (1796mil,2857.5mil)(1914mil,2857.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(1892mil,2853.5mil) on Top Layer And Track (1796mil,2857.5mil)(1914mil,2857.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.768mil < 10mil) Between Pad Q2-2(1892mil,2853.5mil) on Top Layer And Track (1914mil,2857.5mil)(1914mil,2954.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-3(1855mil,2951.713mil) on Top Layer And Track (1796mil,2954.5mil)(1914mil,2954.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Pad R10-1(2150mil,4425mil) on Multi-Layer And Track (2200mil,4425mil)(2255mil,4425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.258mil < 10mil) Between Pad R10-2(2356.732mil,4425mil) on Multi-Layer And Track (2255.118mil,4425mil)(2311.457mil,4425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(1415mil,2555mil) on Top Layer And Track (1390.002mil,2521mil)(1530.002mil,2521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.814mil < 10mil) Between Pad R1-1(1415mil,2555mil) on Top Layer And Track (1390.002mil,2588mil)(1390.002mil,2521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(1415mil,2555mil) on Top Layer And Track (1390.002mil,2588mil)(1530.002mil,2588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(1415mil,2555mil) on Top Layer And Track (1443mil,2530mil)(1477mil,2530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(1415mil,2555mil) on Top Layer And Track (1443mil,2580mil)(1477mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R11-1(1295mil,4660mil) on Top Layer And Track (1261mil,4622mil)(1261mil,4699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(1295mil,4660mil) on Top Layer And Track (1261mil,4622mil)(1459mil,4622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(1295mil,4660mil) on Top Layer And Track (1261mil,4699mil)(1459mil,4699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(1295mil,4660mil) on Top Layer And Track (1329mil,4630mil)(1391mil,4630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(1295mil,4660mil) on Top Layer And Track (1329mil,4690mil)(1391mil,4690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(1425mil,4660mil) on Top Layer And Track (1261mil,4622mil)(1459mil,4622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(1425mil,4660mil) on Top Layer And Track (1261mil,4699mil)(1459mil,4699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(1425mil,4660mil) on Top Layer And Track (1329mil,4630mil)(1391mil,4630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(1425mil,4660mil) on Top Layer And Track (1329mil,4690mil)(1391mil,4690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R11-2(1425mil,4660mil) on Top Layer And Track (1459mil,4622mil)(1459mil,4699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(1505mil,2555mil) on Top Layer And Track (1390.002mil,2521mil)(1530.002mil,2521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(1505mil,2555mil) on Top Layer And Track (1390.002mil,2588mil)(1530.002mil,2588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(1505mil,2555mil) on Top Layer And Track (1443mil,2530mil)(1477mil,2530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(1505mil,2555mil) on Top Layer And Track (1443mil,2580mil)(1477mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(1505mil,2555mil) on Top Layer And Track (1530.002mil,2521mil)(1530.002mil,2588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(1745mil,3620.001mil) on Top Layer And Track (1711mil,3505mil)(1711mil,3645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R12-1(1745mil,3620.001mil) on Top Layer And Track (1711mil,3645mil)(1778mil,3645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(1745mil,3620.001mil) on Top Layer And Track (1720mil,3558.002mil)(1720mil,3592.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-1(1745mil,3620.001mil) on Top Layer And Track (1770mil,3592.002mil)(1770mil,3558.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(1745mil,3620.001mil) on Top Layer And Track (1778mil,3505mil)(1778mil,3645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(1745mil,3530.002mil) on Top Layer And Track (1711mil,3505mil)(1711mil,3645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R12-2(1745mil,3530.002mil) on Top Layer And Track (1711mil,3505mil)(1778mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(1745mil,3530.002mil) on Top Layer And Track (1720mil,3558.002mil)(1720mil,3592.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R12-2(1745mil,3530.002mil) on Top Layer And Track (1770mil,3592.002mil)(1770mil,3558.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(1745mil,3530.002mil) on Top Layer And Track (1778mil,3505mil)(1778mil,3645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(2179.333mil,3430.003mil) on Top Layer And Track (2145.333mil,3315.002mil)(2145.333mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R13-1(2179.333mil,3430.003mil) on Top Layer And Track (2145.333mil,3455.001mil)(2212.333mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(2179.333mil,3430.003mil) on Top Layer And Track (2154.333mil,3368.003mil)(2154.333mil,3402.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R13-1(2179.333mil,3430.003mil) on Top Layer And Track (2204.333mil,3368.003mil)(2204.333mil,3402.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(2179.333mil,3430.003mil) on Top Layer And Track (2212.333mil,3315.001mil)(2212.333mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(2179.333mil,3340.003mil) on Top Layer And Track (2145.333mil,3315.002mil)(2145.333mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R13-2(2179.333mil,3340.003mil) on Top Layer And Track (2145.333mil,3315.002mil)(2212.333mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.314mil < 10mil) Between Pad R13-2(2179.333mil,3340.003mil) on Top Layer And Track (2154.333mil,3368.003mil)(2154.333mil,3402.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.314mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.314mil < 10mil) Between Pad R13-2(2179.333mil,3340.003mil) on Top Layer And Track (2204.333mil,3368.003mil)(2204.333mil,3402.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.314mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(2179.333mil,3340.003mil) on Top Layer And Track (2212.333mil,3315.001mil)(2212.333mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.814mil < 10mil) Between Pad R14-1(2535mil,3340mil) on Top Layer And Track (2502mil,3315.001mil)(2569mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(2535mil,3340mil) on Top Layer And Track (2502mil,3455.001mil)(2502mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(2535mil,3340mil) on Top Layer And Track (2509.999mil,3402mil)(2510mil,3368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-1(2535mil,3340mil) on Top Layer And Track (2559.999mil,3368mil)(2560mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-1(2535mil,3340mil) on Top Layer And Track (2569mil,3315.001mil)(2569mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(2535mil,3429.999mil) on Top Layer And Track (2502mil,3455.001mil)(2502mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R14-2(2535mil,3429.999mil) on Top Layer And Track (2502mil,3455.001mil)(2569mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(2535mil,3429.999mil) on Top Layer And Track (2509.999mil,3402mil)(2510mil,3368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R14-2(2535mil,3429.999mil) on Top Layer And Track (2559.999mil,3368mil)(2560mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R14-2(2535mil,3429.999mil) on Top Layer And Track (2569mil,3315.001mil)(2569mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(2268.5mil,3430.003mil) on Top Layer And Track (2234.5mil,3315.001mil)(2234.5mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R15-1(2268.5mil,3430.003mil) on Top Layer And Track (2234.5mil,3455.001mil)(2301.5mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(2268.5mil,3430.003mil) on Top Layer And Track (2243.5mil,3368.003mil)(2243.5mil,3402.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(2268.5mil,3430.003mil) on Top Layer And Track (2293.5mil,3368.003mil)(2293.5mil,3402.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(2268.5mil,3430.003mil) on Top Layer And Track (2301.5mil,3315.001mil)(2301.5mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(2268.5mil,3340.003mil) on Top Layer And Track (2234.5mil,3315.001mil)(2234.5mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R15-2(2268.5mil,3340.003mil) on Top Layer And Track (2234.5mil,3315.001mil)(2301.5mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(2268.5mil,3340.003mil) on Top Layer And Track (2243.5mil,3368.003mil)(2243.5mil,3402.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(2268.5mil,3340.003mil) on Top Layer And Track (2293.5mil,3368.003mil)(2293.5mil,3402.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(2268.5mil,3340.003mil) on Top Layer And Track (2301.5mil,3315.001mil)(2301.5mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-1(2356.666mil,3340mil) on Top Layer And Track (2323.666mil,3315.001mil)(2323.666mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.814mil < 10mil) Between Pad R16-1(2356.666mil,3340mil) on Top Layer And Track (2323.666mil,3315.001mil)(2390.666mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(2356.666mil,3340mil) on Top Layer And Track (2331.666mil,3368mil)(2331.666mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-1(2356.666mil,3340mil) on Top Layer And Track (2381.666mil,3368mil)(2381.666mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-1(2356.666mil,3340mil) on Top Layer And Track (2390.666mil,3315.001mil)(2390.666mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(2356.666mil,3430mil) on Top Layer And Track (2323.666mil,3315.001mil)(2323.666mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad R16-2(2356.666mil,3430mil) on Top Layer And Track (2323.666mil,3455.001mil)(2390.666mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(2356.666mil,3430mil) on Top Layer And Track (2331.666mil,3368mil)(2331.666mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(2356.666mil,3430mil) on Top Layer And Track (2381.666mil,3368mil)(2381.666mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(2356.666mil,3430mil) on Top Layer And Track (2390.666mil,3315.001mil)(2390.666mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(2089.166mil,3340mil) on Top Layer And Track (2056.167mil,3315.001mil)(2056.167mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(2089.166mil,3340mil) on Top Layer And Track (2056.167mil,3315.001mil)(2123.167mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2089.166mil,3340mil) on Top Layer And Track (2064.167mil,3368mil)(2064.167mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2089.166mil,3340mil) on Top Layer And Track (2114.166mil,3368mil)(2114.166mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2089.166mil,3340mil) on Top Layer And Track (2123.167mil,3315.001mil)(2123.167mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2089.166mil,3430mil) on Top Layer And Track (2056.167mil,3315.001mil)(2056.167mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R2-2(2089.166mil,3430mil) on Top Layer And Track (2056.167mil,3455.001mil)(2123.167mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2089.166mil,3430mil) on Top Layer And Track (2064.167mil,3368mil)(2064.167mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-2(2089.166mil,3430mil) on Top Layer And Track (2114.166mil,3368mil)(2114.166mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2089.166mil,3430mil) on Top Layer And Track (2123.167mil,3315.001mil)(2123.167mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(2821.5mil,2734.999mil) on Top Layer And Track (2788.5mil,2710mil)(2788.5mil,2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R3-1(2821.5mil,2734.999mil) on Top Layer And Track (2788.5mil,2710mil)(2855.5mil,2710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(2821.5mil,2734.999mil) on Top Layer And Track (2796.5mil,2762.998mil)(2796.5mil,2796.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(2821.5mil,2734.999mil) on Top Layer And Track (2846.5mil,2762.998mil)(2846.5mil,2796.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(2821.5mil,2734.999mil) on Top Layer And Track (2855.5mil,2710mil)(2855.5mil,2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(2821.5mil,2824.998mil) on Top Layer And Track (2788.5mil,2710mil)(2788.5mil,2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R3-2(2821.5mil,2824.998mil) on Top Layer And Track (2788.5mil,2850mil)(2855.5mil,2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(2821.5mil,2824.998mil) on Top Layer And Track (2796.5mil,2762.998mil)(2796.5mil,2796.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(2821.5mil,2824.998mil) on Top Layer And Track (2846.5mil,2762.998mil)(2846.5mil,2796.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(2821.5mil,2824.998mil) on Top Layer And Track (2855.5mil,2710mil)(2855.5mil,2850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(2000mil,3340mil) on Top Layer And Track (1967mil,3315.001mil)(1967mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R4-1(2000mil,3340mil) on Top Layer And Track (1967mil,3315.001mil)(2034mil,3315.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(2000mil,3340mil) on Top Layer And Track (1975mil,3368mil)(1975mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-1(2000mil,3340mil) on Top Layer And Track (2025mil,3368mil)(2025mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(2000mil,3340mil) on Top Layer And Track (2034mil,3315.001mil)(2034mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(2000mil,3430mil) on Top Layer And Track (1967mil,3315.001mil)(1967mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad R4-2(2000mil,3430mil) on Top Layer And Track (1967mil,3455.001mil)(2034mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(2000mil,3430mil) on Top Layer And Track (1975mil,3368mil)(1975mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R4-2(2000mil,3430mil) on Top Layer And Track (2025mil,3368mil)(2025mil,3402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(2000mil,3430mil) on Top Layer And Track (2034mil,3315.001mil)(2034mil,3455.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(2825mil,3092.501mil) on Top Layer And Track (2791mil,2977.5mil)(2791mil,3117.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(2825mil,3092.501mil) on Top Layer And Track (2791mil,3117.5mil)(2858mil,3117.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(2825mil,3092.501mil) on Top Layer And Track (2800mil,3030.502mil)(2800mil,3064.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(2825mil,3092.501mil) on Top Layer And Track (2850mil,3030.502mil)(2850mil,3064.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(2825mil,3092.501mil) on Top Layer And Track (2858mil,2977.5mil)(2858mil,3117.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(2825mil,3002.502mil) on Top Layer And Track (2791mil,2977.5mil)(2791mil,3117.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(2825mil,3002.502mil) on Top Layer And Track (2791mil,2977.5mil)(2858mil,2977.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(2825mil,3002.502mil) on Top Layer And Track (2800mil,3030.502mil)(2800mil,3064.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(2825mil,3002.502mil) on Top Layer And Track (2850mil,3030.502mil)(2850mil,3064.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(2825mil,3002.502mil) on Top Layer And Track (2858mil,2977.5mil)(2858mil,3117.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(1725mil,2852.499mil) on Top Layer And Track (1692mil,2827.5mil)(1692mil,2967.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.814mil < 10mil) Between Pad R6-1(1725mil,2852.499mil) on Top Layer And Track (1692mil,2827.5mil)(1759mil,2827.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(1725mil,2852.499mil) on Top Layer And Track (1700mil,2914.499mil)(1700mil,2880.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(1725mil,2852.499mil) on Top Layer And Track (1750mil,2880.499mil)(1750mil,2914.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(1725mil,2852.499mil) on Top Layer And Track (1759mil,2827.5mil)(1759mil,2967.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(1725mil,2942.498mil) on Top Layer And Track (1692mil,2827.5mil)(1692mil,2967.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.816mil < 10mil) Between Pad R6-2(1725mil,2942.498mil) on Top Layer And Track (1692mil,2967.5mil)(1759mil,2967.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(1725mil,2942.498mil) on Top Layer And Track (1700mil,2914.499mil)(1700mil,2880.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-2(1725mil,2942.498mil) on Top Layer And Track (1750mil,2880.499mil)(1750mil,2914.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(1725mil,2942.498mil) on Top Layer And Track (1759mil,2827.5mil)(1759mil,2967.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-1(1725mil,3102.501mil) on Top Layer And Track (1691mil,3127.5mil)(1691mil,2987.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R7-1(1725mil,3102.501mil) on Top Layer And Track (1691mil,3127.5mil)(1758mil,3127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(1725mil,3102.501mil) on Top Layer And Track (1700mil,3040.502mil)(1700mil,3074.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-1(1725mil,3102.501mil) on Top Layer And Track (1750mil,3074.501mil)(1750mil,3040.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(1725mil,3102.501mil) on Top Layer And Track (1758mil,2987.5mil)(1758mil,3127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R7-2(1725mil,3012.502mil) on Top Layer And Track (1691mil,2987.5mil)(1758mil,2987.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R7-2(1725mil,3012.502mil) on Top Layer And Track (1691mil,3127.5mil)(1691mil,2987.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(1725mil,3012.502mil) on Top Layer And Track (1700mil,3040.502mil)(1700mil,3074.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R7-2(1725mil,3012.502mil) on Top Layer And Track (1750mil,3074.501mil)(1750mil,3040.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(1725mil,3012.502mil) on Top Layer And Track (1758mil,2987.5mil)(1758mil,3127.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.983mil < 10mil) Between Pad R8-1(1340mil,4290mil) on Multi-Layer And Track (1380.957mil,4318.679mil)(1426.011mil,4350.225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.258mil < 10mil) Between Pad R8-2(1509.345mil,4408.577mil) on Multi-Layer And Track (1426.108mil,4350.293mil)(1472.257mil,4382.608mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R9-1(1510mil,4660mil) on Top Layer And Track (1476mil,4622mil)(1476mil,4699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(1510mil,4660mil) on Top Layer And Track (1476mil,4622mil)(1674mil,4622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(1510mil,4660mil) on Top Layer And Track (1476mil,4699mil)(1674mil,4699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(1510mil,4660mil) on Top Layer And Track (1544mil,4630mil)(1606mil,4630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(1510mil,4660mil) on Top Layer And Track (1544mil,4690mil)(1606mil,4690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(1640mil,4660mil) on Top Layer And Track (1476mil,4622mil)(1674mil,4622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(1640mil,4660mil) on Top Layer And Track (1476mil,4699mil)(1674mil,4699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(1640mil,4660mil) on Top Layer And Track (1544mil,4630mil)(1606mil,4630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(1640mil,4660mil) on Top Layer And Track (1544mil,4690mil)(1606mil,4690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R9-2(1640mil,4660mil) on Top Layer And Track (1674mil,4622mil)(1674mil,4699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-1(1315mil,3184.449mil) on Top Layer And Track (1265mil,3150mil)(1265mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(1075mil,3275mil) on Top Layer And Track (1125mil,3150mil)(1125mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(1315mil,3275mil) on Top Layer And Track (1265mil,3150mil)(1265mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-3(1315mil,3365.551mil) on Top Layer And Track (1265mil,3150mil)(1265mil,3400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-1(1265mil,2780mil) on Top Layer And Track (1248mil,2813.61mil)(1635.937mil,2813.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-10(1565mil,3000.472mil) on Top Layer And Track (1248mil,2966.862mil)(1632mil,2966.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-11(1515mil,3000.472mil) on Top Layer And Track (1248mil,2966.862mil)(1632mil,2966.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-12(1465mil,3000.472mil) on Top Layer And Track (1248mil,2966.862mil)(1632mil,2966.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-13(1415mil,3000.472mil) on Top Layer And Track (1248mil,2966.862mil)(1632mil,2966.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-14(1365mil,3000.472mil) on Top Layer And Track (1248mil,2966.862mil)(1632mil,2966.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-15(1315mil,3000.472mil) on Top Layer And Track (1248mil,2966.862mil)(1632mil,2966.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-16(1265mil,3000.472mil) on Top Layer And Track (1248mil,2966.862mil)(1632mil,2966.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-2(1315mil,2780mil) on Top Layer And Track (1248mil,2813.61mil)(1635.937mil,2813.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-3(1365mil,2780mil) on Top Layer And Track (1248mil,2813.61mil)(1635.937mil,2813.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-4(1415mil,2780mil) on Top Layer And Track (1248mil,2813.61mil)(1635.937mil,2813.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-5(1465mil,2780mil) on Top Layer And Track (1248mil,2813.61mil)(1635.937mil,2813.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-6(1515mil,2780mil) on Top Layer And Track (1248mil,2813.61mil)(1635.937mil,2813.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-7(1565mil,2780mil) on Top Layer And Track (1248mil,2813.61mil)(1635.937mil,2813.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-8(1615mil,2780mil) on Top Layer And Track (1248mil,2813.61mil)(1635.937mil,2813.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.988mil < 10mil) Between Pad U3-9(1615mil,3000.473mil) on Top Layer And Track (1248mil,2966.862mil)(1632mil,2966.862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-1(2790mil,3852.677mil) on Top Layer And Track (2749.449mil,3907.795mil)(2930.551mil,3907.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-1(2790mil,3852.677mil) on Top Layer And Track (2765.537mil,3811.029mil)(2790.536mil,3811.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.278mil < 10mil) Between Pad U4-1(2790mil,3852.677mil) on Top Layer And Track (2825.536mil,3811.029mil)(2850.536mil,3811.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.278mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-2(2890mil,3852.677mil) on Top Layer And Track (2749.449mil,3907.795mil)(2930.551mil,3907.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-2(2890mil,3852.677mil) on Top Layer And Track (2885.536mil,3810.805mil)(2910.536mil,3810.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-3(2890mil,4187.323mil) on Top Layer And Track (2749.449mil,4132.205mil)(2930.551mil,4132.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-4(2790mil,4187.323mil) on Top Layer And Track (2749.449mil,4132.205mil)(2930.551mil,4132.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad USB1-1(1170.315mil,2968.937mil) on Top Layer And Track (1181.142mil,2988.622mil)(1181.142mil,3000.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad USB1-5(1065mil,2787.834mil) on Multi-Layer And Track (1112.244mil,2764.213mil)(1120.118mil,2764.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Pad USB1-5(1065mil,2870.512mil) on Top Layer And Track (1074.842mil,2917.756mil)(1082.717mil,2917.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Pad USB1-5(1065mil,2965mil) on Top Layer And Track (1074.842mil,2917.756mil)(1082.717mil,2917.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad USB1-5(1065mil,3047.677mil) on Multi-Layer And Track (1112.244mil,3071.299mil)(1120.118mil,3071.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad USB1-5(1161.457mil,2791.772mil) on Top Layer And Track (1112.244mil,2764.213mil)(1120.118mil,2764.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad USB1-5(1161.457mil,2791.772mil) on Top Layer And Track (1181.142mil,2835.079mil)(1181.142mil,2846.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad USB1-5(1161.457mil,3043.74mil) on Top Layer And Track (1112.244mil,3071.299mil)(1120.118mil,3071.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad USB1-5(1161.457mil,3043.74mil) on Top Layer And Track (1181.142mil,2988.622mil)(1181.142mil,3000.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad USB1-5(1170.315mil,2866.575mil) on Top Layer And Track (1181.142mil,2835.079mil)(1181.142mil,2846.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :383

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 438
Waived Violations : 0
Time Elapsed        : 00:00:02