   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"core_cm3.c"
  21              	.Ltext0:
  22              		.section	.text._Z9__get_PSPv,"ax",%progbits
  23              		.align	2
  24              		.global	_Z9__get_PSPv
  25              		.thumb
  26              		.thumb_func
  28              	_Z9__get_PSPv:
  29              	.LFB0:
  30              		.file 1 "./Libraries/CMSIS/Core/CM3/core_cm3.c"
   1:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /******************************************************************************
   2:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @file:    core_cm3.c
   3:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @purpose: CMSIS Cortex-M3 Core Peripheral Access Layer Source File
   4:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @version: V1.20
   5:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @date:    22. May 2009
   6:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *----------------------------------------------------------------------------
   7:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
   8:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
  10:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * ARM Limited (ARM) is supplying this software for use with Cortex-Mx 
  11:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * processor based microcontrollers.  This file can be freely distributed 
  12:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * within development tools that are supporting such ARM based processors. 
  13:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
  14:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  15:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  16:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  17:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  18:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  19:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
  20:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  ******************************************************************************/
  21:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  22:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  23:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  24:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #include <stdint.h>
  25:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  26:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  27:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /* define compiler specific symbols */
  28:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #if defined   ( __CC_ARM   )
  29:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   #define __ASM            __asm           /*!< asm keyword for armcc           */
  30:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   #define __INLINE         __inline        /*!< inline keyword for armcc        */
  31:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  32:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #elif defined ( __ICCARM__ )
  33:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   #define __ASM           __asm            /*!< asm keyword for iarcc           */
  34:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   #define __INLINE        inline           /*!< inline keyword for iarcc. Only avaiable in High opt
  35:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  36:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #elif defined (  __GNUC__  )
  37:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   #define __ASM             __asm          /*!< asm keyword for gcc            */
  38:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   #define __INLINE          inline         /*!< inline keyword for gcc         */
  39:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  40:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #elif defined   (  __TASKING__  )
  41:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   #define __ASM            __asm           /*!< asm keyword for TASKING Compiler          */
  42:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   #define __INLINE         inline          /*!< inline keyword for TASKING Compiler       */
  43:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  44:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #endif
  45:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  46:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  47:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  48:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
  49:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  50:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
  51:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Process Stack Pointer
  52:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
  53:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
  54:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t ProcessStackPointer
  55:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
  56:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the actual process stack pointer
  57:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
  58:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM uint32_t __get_PSP(void)
  59:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
  60:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   mrs r0, psp
  61:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
  62:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
  63:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  64:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
  65:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Process Stack Pointer
  66:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
  67:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t Process Stack Pointer
  68:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
  69:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
  70:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
  71:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * (process stack pointer) Cortex processor register
  72:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
  73:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM void __set_PSP(uint32_t topOfProcStack)
  74:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
  75:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   msr psp, r0
  76:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
  77:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
  78:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  79:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
  80:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Main Stack Pointer
  81:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
  82:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
  83:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t Main Stack Pointer
  84:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
  85:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
  86:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Cortex processor register
  87:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
  88:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM uint32_t __get_MSP(void)
  89:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
  90:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   mrs r0, msp
  91:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
  92:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
  93:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
  94:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
  95:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Main Stack Pointer
  96:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
  97:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t Main Stack Pointer
  98:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
  99:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 100:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 101:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * (main stack pointer) Cortex processor register
 102:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 103:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM void __set_MSP(uint32_t mainStackPointer)
 104:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 105:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   msr msp, r0
 106:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 107:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 108:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 109:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 110:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 111:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 112:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint16_t value to reverse
 113:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t reversed value
 114:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 115:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Reverse byte order in unsigned short value
 116:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 117:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM uint32_t __REV16(uint16_t value)
 118:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 119:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   rev16 r0, r0
 120:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 121:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 122:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 123:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 124:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 125:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 126:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  int16_t value to reverse
 127:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return int32_t reversed value
 128:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 129:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 130:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 131:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM int32_t __REVSH(int16_t value)
 132:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 133:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   revsh r0, r0
 134:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 135:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 136:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 137:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 138:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #if (__ARMCC_VERSION < 400000)
 139:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 140:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 141:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Remove the exclusive lock created by ldrex
 142:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 143:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 144:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 145:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 146:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Removes the exclusive lock which is created by ldrex.
 147:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 148:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM void __CLREX(void)
 149:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 150:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   clrex
 151:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 152:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 153:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 154:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Base Priority value
 155:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 156:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 157:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t BasePriority
 158:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 159:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the content of the base priority register
 160:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 161:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM uint32_t  __get_BASEPRI(void)
 162:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 163:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   mrs r0, basepri
 164:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 165:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 166:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 167:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 168:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Base Priority value
 169:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 170:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t BasePriority
 171:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 172:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 173:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Set the base priority register
 174:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 175:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM void __set_BASEPRI(uint32_t basePri)
 176:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 177:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   msr basepri, r0
 178:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 179:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 180:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 181:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 182:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Priority Mask value
 183:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 184:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 185:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t PriMask
 186:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 187:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the state of the priority mask bit from the priority mask
 188:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * register
 189:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 190:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM uint32_t __get_PRIMASK(void)
 191:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 192:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   mrs r0, primask
 193:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 194:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 195:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 196:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 197:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Priority Mask value
 198:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 199:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t PriMask
 200:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 201:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 202:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 203:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 204:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM void __set_PRIMASK(uint32_t priMask)
 205:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 206:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   msr primask, r0
 207:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 208:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 209:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 210:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 211:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Fault Mask value
 212:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 213:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 214:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t FaultMask
 215:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 216:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the content of the fault mask register
 217:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 218:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM uint32_t  __get_FAULTMASK(void)
 219:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 220:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   mrs r0, faultmask
 221:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 222:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 223:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 224:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 225:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Fault Mask value
 226:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 227:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t faultMask value
 228:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 229:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 230:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Set the fault mask register
 231:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 232:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM void __set_FAULTMASK(uint32_t faultMask)
 233:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 234:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   msr faultmask, r0
 235:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 236:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 237:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 238:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 239:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Control Register value
 240:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * 
 241:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 242:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t Control value
 243:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 244:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the content of the control register
 245:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 246:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM uint32_t  __get_CONTROL(void)
 247:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 248:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   mrs r0, control
 249:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 250:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 251:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 252:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 253:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Control Register value
 254:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 255:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t Control value
 256:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 257:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 258:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Set the control register
 259:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 260:./Libraries/CMSIS/Core/CM3/core_cm3.c **** __ASM void __set_CONTROL(uint32_t control)
 261:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 262:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   msr control, r0
 263:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   bx lr
 264:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 265:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 266:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #endif /* __ARMCC_VERSION  */ 
 267:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 268:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 269:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
 270:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #pragma diag_suppress=Pe940
 271:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 272:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 273:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 274:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 275:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 276:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t ProcessStackPointer
 277:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 278:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the actual process stack pointer
 279:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 280:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __get_PSP(void)
 281:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 282:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("mrs r0, psp");
 283:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 284:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 285:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 286:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 287:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 288:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 289:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t Process Stack Pointer
 290:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 291:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 292:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 293:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * (process stack pointer) Cortex processor register
 294:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 295:./Libraries/CMSIS/Core/CM3/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 296:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 297:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("msr psp, r0");
 298:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 299:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 300:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 301:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 302:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 303:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 304:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 305:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t Main Stack Pointer
 306:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 307:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 308:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Cortex processor register
 309:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 310:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __get_MSP(void)
 311:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 312:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("mrs r0, msp");
 313:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 314:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 315:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 316:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 317:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 318:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 319:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t Main Stack Pointer
 320:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 321:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 322:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 323:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * (main stack pointer) Cortex processor register
 324:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 325:./Libraries/CMSIS/Core/CM3/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 326:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 327:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("msr msp, r0");
 328:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 329:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 330:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 331:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 332:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 333:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 334:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint16_t value to reverse
 335:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t reversed value
 336:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 337:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Reverse byte order in unsigned short value
 338:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 339:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __REV16(uint16_t value)
 340:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 341:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("rev16 r0, r0");
 342:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 343:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 344:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 345:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 346:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Reverse bit order of value
 347:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 348:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t value to reverse
 349:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t reversed value
 350:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 351:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Reverse bit order of value
 352:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 353:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 354:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 355:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("rbit r0, r0");
 356:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 357:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 358:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 359:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 360:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  LDR Exclusive
 361:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 362:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint8_t* address
 363:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint8_t value of (*address)
 364:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 365:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive LDR command
 366:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 367:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 368:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 369:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("ldrexb r0, [r0]");
 370:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr"); 
 371:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 372:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 373:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 374:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  LDR Exclusive
 375:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 376:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint16_t* address
 377:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint16_t value of (*address)
 378:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 379:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive LDR command
 380:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 381:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 382:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 383:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("ldrexh r0, [r0]");
 384:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 385:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 386:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 387:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 388:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  LDR Exclusive
 389:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 390:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t* address
 391:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t value of (*address)
 392:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 393:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive LDR command
 394:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 395:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 396:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 397:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("ldrex r0, [r0]");
 398:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 399:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 400:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 401:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 402:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  STR Exclusive
 403:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 404:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint8_t *address
 405:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint8_t value to store
 406:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t successful / failed
 407:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 408:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive STR command
 409:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 410:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 411:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 412:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("strexb r0, r0, [r1]");
 413:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 414:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 415:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 416:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 417:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  STR Exclusive
 418:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 419:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint16_t *address
 420:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint16_t value to store
 421:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t successful / failed
 422:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 423:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive STR command
 424:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 425:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 426:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 427:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("strexh r0, r0, [r1]");
 428:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 429:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 430:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 431:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 432:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  STR Exclusive
 433:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 434:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t *address
 435:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t value to store
 436:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t successful / failed
 437:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 438:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive STR command
 439:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 440:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 441:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 442:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("strex r0, r0, [r1]");
 443:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM("bx lr");
 444:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 445:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 446:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #pragma diag_default=Pe940
 447:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 448:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 449:./Libraries/CMSIS/Core/CM3/core_cm3.c **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
 450:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 451:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 452:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 453:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 454:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 455:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t ProcessStackPointer
 456:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 457:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the actual process stack pointer
 458:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 459:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __get_PSP(void) __attribute__( ( naked ) );
 460:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __get_PSP(void)
 461:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
  31              		.loc 1 461 0
  32              		@ Naked Function: prologue and epilogue provided by programmer.
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 1, uses_anonymous_args = 0
  35              	.LBB2:
 462:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   uint32_t result=0;
  36              		.loc 1 462 0
  37 0000 4FF00004 		mov	r4, #0
 463:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 464:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MRS %0, psp\n\t" 
 465:./Libraries/CMSIS/Core/CM3/core_cm3.c ****                   "MOV r0, %0 \n\t"
 466:./Libraries/CMSIS/Core/CM3/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
  38              		.loc 1 466 0
  39              	@ 466 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
  40 0004 EFF30984 		MRS r4, psp
  41 0008 2046     		MOV r0, r4 
  42 000a 7047     		BX  lr     
  43              		
  44              	@ 0 "" 2
 467:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   return(result);
  45              		.loc 1 467 0
  46              		.thumb
  47 000c 2346     		mov	r3, r4
  48              	.LBE2:
 468:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
  49              		.loc 1 468 0
  50 000e 1846     		mov	r0, r3
  51              	.LFE0:
  53              		.section	.text._Z9__set_PSPm,"ax",%progbits
  54              		.align	2
  55              		.global	_Z9__set_PSPm
  56              		.thumb
  57              		.thumb_func
  59              	_Z9__set_PSPm:
  60              	.LFB1:
 469:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 470:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 471:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 472:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 473:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 474:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t Process Stack Pointer
 475:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 476:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 477:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 478:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * (process stack pointer) Cortex processor register
 479:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 480:./Libraries/CMSIS/Core/CM3/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
 481:./Libraries/CMSIS/Core/CM3/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 482:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
  61              		.loc 1 482 0
  62              		@ Naked Function: prologue and epilogue provided by programmer.
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 1, uses_anonymous_args = 0
  65 0000 0346     		mov	r3, r0
 483:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MSR psp, %0\n\t"
 484:./Libraries/CMSIS/Core/CM3/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfProcStack) );
  66              		.loc 1 484 0
  67              	@ 484 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
  68 0002 83F30988 		MSR psp, r3
  69 0006 7047     		BX  lr     
  70              		
  71              	@ 0 "" 2
 485:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
  72              		.loc 1 485 0
  73              		.thumb
  74              	.LFE1:
  76              		.section	.text._Z9__get_MSPv,"ax",%progbits
  77              		.align	2
  78              		.global	_Z9__get_MSPv
  79              		.thumb
  80              		.thumb_func
  82              	_Z9__get_MSPv:
  83              	.LFB2:
 486:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 487:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 488:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 489:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 490:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 491:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t Main Stack Pointer
 492:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 493:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 494:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Cortex processor register
 495:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 496:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __get_MSP(void) __attribute__( ( naked ) );
 497:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __get_MSP(void)
 498:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
  84              		.loc 1 498 0
  85              		@ Naked Function: prologue and epilogue provided by programmer.
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 1, uses_anonymous_args = 0
  88              	.LBB3:
 499:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   uint32_t result=0;
  89              		.loc 1 499 0
  90 0000 4FF00004 		mov	r4, #0
 500:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 501:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MRS %0, msp\n\t" 
 502:./Libraries/CMSIS/Core/CM3/core_cm3.c ****                   "MOV r0, %0 \n\t"
 503:./Libraries/CMSIS/Core/CM3/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
  91              		.loc 1 503 0
  92              	@ 503 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
  93 0004 EFF30884 		MRS r4, msp
  94 0008 2046     		MOV r0, r4 
  95 000a 7047     		BX  lr     
  96              		
  97              	@ 0 "" 2
 504:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   return(result);
  98              		.loc 1 504 0
  99              		.thumb
 100 000c 2346     		mov	r3, r4
 101              	.LBE3:
 505:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 102              		.loc 1 505 0
 103 000e 1846     		mov	r0, r3
 104              	.LFE2:
 106              		.section	.text._Z9__set_MSPm,"ax",%progbits
 107              		.align	2
 108              		.global	_Z9__set_MSPm
 109              		.thumb
 110              		.thumb_func
 112              	_Z9__set_MSPm:
 113              	.LFB3:
 506:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 507:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 508:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 509:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 510:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t Main Stack Pointer
 511:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 512:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 513:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 514:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * (main stack pointer) Cortex processor register
 515:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 516:./Libraries/CMSIS/Core/CM3/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
 517:./Libraries/CMSIS/Core/CM3/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 518:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 114              		.loc 1 518 0
 115              		@ Naked Function: prologue and epilogue provided by programmer.
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 1, uses_anonymous_args = 0
 118 0000 0346     		mov	r3, r0
 519:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MSR msp, %0\n\t"
 520:./Libraries/CMSIS/Core/CM3/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfMainStack) );
 119              		.loc 1 520 0
 120              	@ 520 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 121 0002 83F30888 		MSR msp, r3
 122 0006 7047     		BX  lr     
 123              		
 124              	@ 0 "" 2
 521:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 125              		.loc 1 521 0
 126              		.thumb
 127              	.LFE3:
 129              		.section	.text._Z13__get_BASEPRIv,"ax",%progbits
 130              		.align	2
 131              		.global	_Z13__get_BASEPRIv
 132              		.thumb
 133              		.thumb_func
 135              	_Z13__get_BASEPRIv:
 136              	.LFB4:
 522:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 523:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 524:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Base Priority value
 525:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 526:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 527:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t BasePriority
 528:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 529:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the content of the base priority register
 530:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 531:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __get_BASEPRI(void)
 532:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 137              		.loc 1 532 0
 138              		@ args = 0, pretend = 0, frame = 8
 139              		@ frame_needed = 1, uses_anonymous_args = 0
 140              		@ link register save eliminated.
 141 0000 80B4     		push	{r7}
 142              	.LCFI0:
 143 0002 83B0     		sub	sp, sp, #12
 144              	.LCFI1:
 145 0004 00AF     		add	r7, sp, #0
 146              	.LCFI2:
 147              	.LBB4:
 533:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   uint32_t result=0;
 148              		.loc 1 533 0
 149 0006 4FF00003 		mov	r3, #0
 150 000a 7B60     		str	r3, [r7, #4]
 534:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 535:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 151              		.loc 1 535 0
 152              	@ 535 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 153 000c EFF31283 		MRS r3, basepri_max
 154              	@ 0 "" 2
 155              		.thumb
 156 0010 7B60     		str	r3, [r7, #4]
 536:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   return(result);
 157              		.loc 1 536 0
 158 0012 7B68     		ldr	r3, [r7, #4]
 159              	.LBE4:
 537:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 160              		.loc 1 537 0
 161 0014 1846     		mov	r0, r3
 162 0016 07F10C07 		add	r7, r7, #12
 163 001a BD46     		mov	sp, r7
 164 001c 80BC     		pop	{r7}
 165 001e 7047     		bx	lr
 166              	.LFE4:
 168              		.section	.text._Z13__set_BASEPRIm,"ax",%progbits
 169              		.align	2
 170              		.global	_Z13__set_BASEPRIm
 171              		.thumb
 172              		.thumb_func
 174              	_Z13__set_BASEPRIm:
 175              	.LFB5:
 538:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 539:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 540:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Base Priority value
 541:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 542:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t BasePriority
 543:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 544:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 545:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Set the base priority register
 546:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 547:./Libraries/CMSIS/Core/CM3/core_cm3.c **** void __set_BASEPRI(uint32_t value)
 548:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 176              		.loc 1 548 0
 177              		@ args = 0, pretend = 0, frame = 8
 178              		@ frame_needed = 1, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 180 0000 80B4     		push	{r7}
 181              	.LCFI3:
 182 0002 83B0     		sub	sp, sp, #12
 183              	.LCFI4:
 184 0004 00AF     		add	r7, sp, #0
 185              	.LCFI5:
 186 0006 7860     		str	r0, [r7, #4]
 549:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 187              		.loc 1 549 0
 188 0008 7B68     		ldr	r3, [r7, #4]
 189              	@ 549 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 190 000a 83F31188 		MSR basepri, r3
 191              	@ 0 "" 2
 550:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 192              		.loc 1 550 0
 193              		.thumb
 194 000e 07F10C07 		add	r7, r7, #12
 195 0012 BD46     		mov	sp, r7
 196 0014 80BC     		pop	{r7}
 197 0016 7047     		bx	lr
 198              	.LFE5:
 200              		.section	.text._Z13__get_PRIMASKv,"ax",%progbits
 201              		.align	2
 202              		.global	_Z13__get_PRIMASKv
 203              		.thumb
 204              		.thumb_func
 206              	_Z13__get_PRIMASKv:
 207              	.LFB6:
 551:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 552:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 553:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Priority Mask value
 554:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 555:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 556:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t PriMask
 557:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 558:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the state of the priority mask bit from the priority mask
 559:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * register
 560:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 561:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __get_PRIMASK(void)
 562:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 208              		.loc 1 562 0
 209              		@ args = 0, pretend = 0, frame = 8
 210              		@ frame_needed = 1, uses_anonymous_args = 0
 211              		@ link register save eliminated.
 212 0000 80B4     		push	{r7}
 213              	.LCFI6:
 214 0002 83B0     		sub	sp, sp, #12
 215              	.LCFI7:
 216 0004 00AF     		add	r7, sp, #0
 217              	.LCFI8:
 218              	.LBB5:
 563:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   uint32_t result=0;
 219              		.loc 1 563 0
 220 0006 4FF00003 		mov	r3, #0
 221 000a 7B60     		str	r3, [r7, #4]
 564:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 565:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 222              		.loc 1 565 0
 223              	@ 565 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 224 000c EFF31083 		MRS r3, primask
 225              	@ 0 "" 2
 226              		.thumb
 227 0010 7B60     		str	r3, [r7, #4]
 566:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   return(result);
 228              		.loc 1 566 0
 229 0012 7B68     		ldr	r3, [r7, #4]
 230              	.LBE5:
 567:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 231              		.loc 1 567 0
 232 0014 1846     		mov	r0, r3
 233 0016 07F10C07 		add	r7, r7, #12
 234 001a BD46     		mov	sp, r7
 235 001c 80BC     		pop	{r7}
 236 001e 7047     		bx	lr
 237              	.LFE6:
 239              		.section	.text._Z13__set_PRIMASKm,"ax",%progbits
 240              		.align	2
 241              		.global	_Z13__set_PRIMASKm
 242              		.thumb
 243              		.thumb_func
 245              	_Z13__set_PRIMASKm:
 246              	.LFB7:
 568:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 569:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 570:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Priority Mask value
 571:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 572:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t PriMask
 573:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 574:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 575:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 576:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 577:./Libraries/CMSIS/Core/CM3/core_cm3.c **** void __set_PRIMASK(uint32_t priMask)
 578:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 247              		.loc 1 578 0
 248              		@ args = 0, pretend = 0, frame = 8
 249              		@ frame_needed = 1, uses_anonymous_args = 0
 250              		@ link register save eliminated.
 251 0000 80B4     		push	{r7}
 252              	.LCFI9:
 253 0002 83B0     		sub	sp, sp, #12
 254              	.LCFI10:
 255 0004 00AF     		add	r7, sp, #0
 256              	.LCFI11:
 257 0006 7860     		str	r0, [r7, #4]
 579:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 258              		.loc 1 579 0
 259 0008 7B68     		ldr	r3, [r7, #4]
 260              	@ 579 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 261 000a 83F31088 		MSR primask, r3
 262              	@ 0 "" 2
 580:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 263              		.loc 1 580 0
 264              		.thumb
 265 000e 07F10C07 		add	r7, r7, #12
 266 0012 BD46     		mov	sp, r7
 267 0014 80BC     		pop	{r7}
 268 0016 7047     		bx	lr
 269              	.LFE7:
 271              		.section	.text._Z15__get_FAULTMASKv,"ax",%progbits
 272              		.align	2
 273              		.global	_Z15__get_FAULTMASKv
 274              		.thumb
 275              		.thumb_func
 277              	_Z15__get_FAULTMASKv:
 278              	.LFB8:
 581:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 582:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 583:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Fault Mask value
 584:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 585:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 586:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t FaultMask
 587:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 588:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the content of the fault mask register
 589:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 590:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __get_FAULTMASK(void)
 591:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 279              		.loc 1 591 0
 280              		@ args = 0, pretend = 0, frame = 8
 281              		@ frame_needed = 1, uses_anonymous_args = 0
 282              		@ link register save eliminated.
 283 0000 80B4     		push	{r7}
 284              	.LCFI12:
 285 0002 83B0     		sub	sp, sp, #12
 286              	.LCFI13:
 287 0004 00AF     		add	r7, sp, #0
 288              	.LCFI14:
 289              	.LBB6:
 592:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   uint32_t result=0;
 290              		.loc 1 592 0
 291 0006 4FF00003 		mov	r3, #0
 292 000a 7B60     		str	r3, [r7, #4]
 593:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 594:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 293              		.loc 1 594 0
 294              	@ 594 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 295 000c EFF31383 		MRS r3, faultmask
 296              	@ 0 "" 2
 297              		.thumb
 298 0010 7B60     		str	r3, [r7, #4]
 595:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   return(result);
 299              		.loc 1 595 0
 300 0012 7B68     		ldr	r3, [r7, #4]
 301              	.LBE6:
 596:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 302              		.loc 1 596 0
 303 0014 1846     		mov	r0, r3
 304 0016 07F10C07 		add	r7, r7, #12
 305 001a BD46     		mov	sp, r7
 306 001c 80BC     		pop	{r7}
 307 001e 7047     		bx	lr
 308              	.LFE8:
 310              		.section	.text._Z15__set_FAULTMASKm,"ax",%progbits
 311              		.align	2
 312              		.global	_Z15__set_FAULTMASKm
 313              		.thumb
 314              		.thumb_func
 316              	_Z15__set_FAULTMASKm:
 317              	.LFB9:
 597:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 598:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 599:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Fault Mask value
 600:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 601:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t faultMask value
 602:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 603:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 604:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Set the fault mask register
 605:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 606:./Libraries/CMSIS/Core/CM3/core_cm3.c **** void __set_FAULTMASK(uint32_t faultMask)
 607:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 318              		.loc 1 607 0
 319              		@ args = 0, pretend = 0, frame = 8
 320              		@ frame_needed = 1, uses_anonymous_args = 0
 321              		@ link register save eliminated.
 322 0000 80B4     		push	{r7}
 323              	.LCFI15:
 324 0002 83B0     		sub	sp, sp, #12
 325              	.LCFI16:
 326 0004 00AF     		add	r7, sp, #0
 327              	.LCFI17:
 328 0006 7860     		str	r0, [r7, #4]
 608:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 329              		.loc 1 608 0
 330 0008 7B68     		ldr	r3, [r7, #4]
 331              	@ 608 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 332 000a 83F31388 		MSR faultmask, r3
 333              	@ 0 "" 2
 609:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 334              		.loc 1 609 0
 335              		.thumb
 336 000e 07F10C07 		add	r7, r7, #12
 337 0012 BD46     		mov	sp, r7
 338 0014 80BC     		pop	{r7}
 339 0016 7047     		bx	lr
 340              	.LFE9:
 342              		.section	.text._Z5__REVm,"ax",%progbits
 343              		.align	2
 344              		.global	_Z5__REVm
 345              		.thumb
 346              		.thumb_func
 348              	_Z5__REVm:
 349              	.LFB10:
 610:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 611:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 612:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Reverse byte order in integer value
 613:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 614:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t value to reverse
 615:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t reversed value
 616:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 617:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Reverse byte order in integer value
 618:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 619:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __REV(uint32_t value)
 620:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 350              		.loc 1 620 0
 351              		@ args = 0, pretend = 0, frame = 16
 352              		@ frame_needed = 1, uses_anonymous_args = 0
 353              		@ link register save eliminated.
 354 0000 80B4     		push	{r7}
 355              	.LCFI18:
 356 0002 85B0     		sub	sp, sp, #20
 357              	.LCFI19:
 358 0004 00AF     		add	r7, sp, #0
 359              	.LCFI20:
 360 0006 7860     		str	r0, [r7, #4]
 361              	.LBB7:
 621:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   uint32_t result=0;
 362              		.loc 1 621 0
 363 0008 4FF00003 		mov	r3, #0
 364 000c FB60     		str	r3, [r7, #12]
 622:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 623:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 365              		.loc 1 623 0
 366 000e 7B68     		ldr	r3, [r7, #4]
 367              	@ 623 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 368 0010 1BBA     		rev r3, r3
 369              	@ 0 "" 2
 370              		.thumb
 371 0012 FB60     		str	r3, [r7, #12]
 624:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   return(result);
 372              		.loc 1 624 0
 373 0014 FB68     		ldr	r3, [r7, #12]
 374              	.LBE7:
 625:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 375              		.loc 1 625 0
 376 0016 1846     		mov	r0, r3
 377 0018 07F11407 		add	r7, r7, #20
 378 001c BD46     		mov	sp, r7
 379 001e 80BC     		pop	{r7}
 380 0020 7047     		bx	lr
 381              	.LFE10:
 383 0022 00BF     		.section	.text._Z7__REV16t,"ax",%progbits
 384              		.align	2
 385              		.global	_Z7__REV16t
 386              		.thumb
 387              		.thumb_func
 389              	_Z7__REV16t:
 390              	.LFB11:
 626:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 627:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 628:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 629:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 630:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint16_t value to reverse
 631:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t reversed value
 632:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 633:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Reverse byte order in unsigned short value
 634:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 635:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __REV16(uint16_t value)
 636:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 391              		.loc 1 636 0
 392              		@ args = 0, pretend = 0, frame = 16
 393              		@ frame_needed = 1, uses_anonymous_args = 0
 394              		@ link register save eliminated.
 395 0000 80B4     		push	{r7}
 396              	.LCFI21:
 397 0002 85B0     		sub	sp, sp, #20
 398              	.LCFI22:
 399 0004 00AF     		add	r7, sp, #0
 400              	.LCFI23:
 401 0006 0346     		mov	r3, r0
 402 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 403              	.LBB8:
 637:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   uint32_t result=0;
 404              		.loc 1 637 0
 405 000a 4FF00003 		mov	r3, #0
 406 000e FB60     		str	r3, [r7, #12]
 638:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 639:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 407              		.loc 1 639 0
 408 0010 FB88     		ldrh	r3, [r7, #6]	@ movhi
 409              	@ 639 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 410 0012 5BBA     		rev16 r3, r3
 411              	@ 0 "" 2
 412              		.thumb
 413 0014 FB60     		str	r3, [r7, #12]
 640:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   return(result);
 414              		.loc 1 640 0
 415 0016 FB68     		ldr	r3, [r7, #12]
 416              	.LBE8:
 641:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 417              		.loc 1 641 0
 418 0018 1846     		mov	r0, r3
 419 001a 07F11407 		add	r7, r7, #20
 420 001e BD46     		mov	sp, r7
 421 0020 80BC     		pop	{r7}
 422 0022 7047     		bx	lr
 423              	.LFE11:
 425              		.section	.text._Z7__REVSHs,"ax",%progbits
 426              		.align	2
 427              		.global	_Z7__REVSHs
 428              		.thumb
 429              		.thumb_func
 431              	_Z7__REVSHs:
 432              	.LFB12:
 642:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 643:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 644:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 645:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 646:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  int32_t value to reverse
 647:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return int32_t reversed value
 648:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 649:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 650:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 651:./Libraries/CMSIS/Core/CM3/core_cm3.c **** int32_t __REVSH(int16_t value)
 652:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 433              		.loc 1 652 0
 434              		@ args = 0, pretend = 0, frame = 16
 435              		@ frame_needed = 1, uses_anonymous_args = 0
 436              		@ link register save eliminated.
 437 0000 80B4     		push	{r7}
 438              	.LCFI24:
 439 0002 85B0     		sub	sp, sp, #20
 440              	.LCFI25:
 441 0004 00AF     		add	r7, sp, #0
 442              	.LCFI26:
 443 0006 0346     		mov	r3, r0
 444 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 445              	.LBB9:
 653:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   uint32_t result=0;
 446              		.loc 1 653 0
 447 000a 4FF00003 		mov	r3, #0
 448 000e FB60     		str	r3, [r7, #12]
 654:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 655:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 449              		.loc 1 655 0
 450 0010 FB88     		ldrh	r3, [r7, #6]	@ movhi
 451              	@ 655 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 452 0012 DBBA     		revsh r3, r3
 453              	@ 0 "" 2
 454              		.thumb
 455 0014 FB60     		str	r3, [r7, #12]
 656:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   return(result);
 456              		.loc 1 656 0
 457 0016 FB68     		ldr	r3, [r7, #12]
 458              	.LBE9:
 657:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 459              		.loc 1 657 0
 460 0018 1846     		mov	r0, r3
 461 001a 07F11407 		add	r7, r7, #20
 462 001e BD46     		mov	sp, r7
 463 0020 80BC     		pop	{r7}
 464 0022 7047     		bx	lr
 465              	.LFE12:
 467              		.section	.text._Z6__RBITm,"ax",%progbits
 468              		.align	2
 469              		.global	_Z6__RBITm
 470              		.thumb
 471              		.thumb_func
 473              	_Z6__RBITm:
 474              	.LFB13:
 658:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 659:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 660:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Reverse bit order of value
 661:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 662:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t value to reverse
 663:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t reversed value
 664:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 665:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Reverse bit order of value
 666:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 667:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 668:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 475              		.loc 1 668 0
 476              		@ args = 0, pretend = 0, frame = 16
 477              		@ frame_needed = 1, uses_anonymous_args = 0
 478              		@ link register save eliminated.
 479 0000 80B4     		push	{r7}
 480              	.LCFI27:
 481 0002 85B0     		sub	sp, sp, #20
 482              	.LCFI28:
 483 0004 00AF     		add	r7, sp, #0
 484              	.LCFI29:
 485 0006 7860     		str	r0, [r7, #4]
 486              	.LBB10:
 669:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   uint32_t result=0;
 487              		.loc 1 669 0
 488 0008 4FF00003 		mov	r3, #0
 489 000c FB60     		str	r3, [r7, #12]
 670:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 671:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 490              		.loc 1 671 0
 491 000e 7B68     		ldr	r3, [r7, #4]
 492              	@ 671 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 493 0010 93FAA3F3 		rbit r3, r3
 494              	@ 0 "" 2
 495              		.thumb
 496 0014 FB60     		str	r3, [r7, #12]
 672:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    return(result);
 497              		.loc 1 672 0
 498 0016 FB68     		ldr	r3, [r7, #12]
 499              	.LBE10:
 673:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 500              		.loc 1 673 0
 501 0018 1846     		mov	r0, r3
 502 001a 07F11407 		add	r7, r7, #20
 503 001e BD46     		mov	sp, r7
 504 0020 80BC     		pop	{r7}
 505 0022 7047     		bx	lr
 506              	.LFE13:
 508              		.section	.text._Z8__LDREXBPh,"ax",%progbits
 509              		.align	2
 510              		.global	_Z8__LDREXBPh
 511              		.thumb
 512              		.thumb_func
 514              	_Z8__LDREXBPh:
 515              	.LFB14:
 674:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 675:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 676:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  LDR Exclusive
 677:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 678:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint8_t* address
 679:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint8_t value of (*address)
 680:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 681:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive LDR command
 682:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 683:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 684:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 516              		.loc 1 684 0
 517              		@ args = 0, pretend = 0, frame = 16
 518              		@ frame_needed = 1, uses_anonymous_args = 0
 519              		@ link register save eliminated.
 520 0000 80B4     		push	{r7}
 521              	.LCFI30:
 522 0002 85B0     		sub	sp, sp, #20
 523              	.LCFI31:
 524 0004 00AF     		add	r7, sp, #0
 525              	.LCFI32:
 526 0006 7860     		str	r0, [r7, #4]
 527              	.LBB11:
 685:./Libraries/CMSIS/Core/CM3/core_cm3.c ****     uint8_t result=0;
 528              		.loc 1 685 0
 529 0008 4FF00003 		mov	r3, #0
 530 000c FB73     		strb	r3, [r7, #15]
 686:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 687:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 531              		.loc 1 687 0
 532 000e 7B68     		ldr	r3, [r7, #4]
 533              	@ 687 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 534 0010 D3E84F3F 		ldrexb r3, [r3]
 535              	@ 0 "" 2
 536              		.thumb
 537 0014 FB73     		strb	r3, [r7, #15]
 688:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    return(result);
 538              		.loc 1 688 0
 539 0016 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 540              	.LBE11:
 689:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 541              		.loc 1 689 0
 542 0018 1846     		mov	r0, r3
 543 001a 07F11407 		add	r7, r7, #20
 544 001e BD46     		mov	sp, r7
 545 0020 80BC     		pop	{r7}
 546 0022 7047     		bx	lr
 547              	.LFE14:
 549              		.section	.text._Z8__LDREXHPt,"ax",%progbits
 550              		.align	2
 551              		.global	_Z8__LDREXHPt
 552              		.thumb
 553              		.thumb_func
 555              	_Z8__LDREXHPt:
 556              	.LFB15:
 690:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 691:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 692:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  LDR Exclusive
 693:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 694:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint16_t* address
 695:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint16_t value of (*address)
 696:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 697:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive LDR command
 698:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 699:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 700:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 557              		.loc 1 700 0
 558              		@ args = 0, pretend = 0, frame = 16
 559              		@ frame_needed = 1, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 561 0000 80B4     		push	{r7}
 562              	.LCFI33:
 563 0002 85B0     		sub	sp, sp, #20
 564              	.LCFI34:
 565 0004 00AF     		add	r7, sp, #0
 566              	.LCFI35:
 567 0006 7860     		str	r0, [r7, #4]
 568              	.LBB12:
 701:./Libraries/CMSIS/Core/CM3/core_cm3.c ****     uint16_t result=0;
 569              		.loc 1 701 0
 570 0008 4FF00003 		mov	r3, #0
 571 000c FB81     		strh	r3, [r7, #14]	@ movhi
 702:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 703:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 572              		.loc 1 703 0
 573 000e 7B68     		ldr	r3, [r7, #4]
 574              	@ 703 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 575 0010 D3E85F3F 		ldrexh r3, [r3]
 576              	@ 0 "" 2
 577              		.thumb
 578 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 704:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    return(result);
 579              		.loc 1 704 0
 580 0016 FB89     		ldrh	r3, [r7, #14]
 581              	.LBE12:
 705:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 582              		.loc 1 705 0
 583 0018 1846     		mov	r0, r3
 584 001a 07F11407 		add	r7, r7, #20
 585 001e BD46     		mov	sp, r7
 586 0020 80BC     		pop	{r7}
 587 0022 7047     		bx	lr
 588              	.LFE15:
 590              		.section	.text._Z8__LDREXWPm,"ax",%progbits
 591              		.align	2
 592              		.global	_Z8__LDREXWPm
 593              		.thumb
 594              		.thumb_func
 596              	_Z8__LDREXWPm:
 597              	.LFB16:
 706:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 707:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 708:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  LDR Exclusive
 709:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 710:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t* address
 711:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t value of (*address)
 712:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 713:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive LDR command
 714:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 715:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 716:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 598              		.loc 1 716 0
 599              		@ args = 0, pretend = 0, frame = 16
 600              		@ frame_needed = 1, uses_anonymous_args = 0
 601              		@ link register save eliminated.
 602 0000 80B4     		push	{r7}
 603              	.LCFI36:
 604 0002 85B0     		sub	sp, sp, #20
 605              	.LCFI37:
 606 0004 00AF     		add	r7, sp, #0
 607              	.LCFI38:
 608 0006 7860     		str	r0, [r7, #4]
 609              	.LBB13:
 717:./Libraries/CMSIS/Core/CM3/core_cm3.c ****     uint32_t result=0;
 610              		.loc 1 717 0
 611 0008 4FF00003 		mov	r3, #0
 612 000c FB60     		str	r3, [r7, #12]
 718:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 719:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 613              		.loc 1 719 0
 614 000e 7B68     		ldr	r3, [r7, #4]
 615              	@ 719 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 616 0010 53E8003F 		ldrex r3, [r3]
 617              	@ 0 "" 2
 618              		.thumb
 619 0014 FB60     		str	r3, [r7, #12]
 720:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    return(result);
 620              		.loc 1 720 0
 621 0016 FB68     		ldr	r3, [r7, #12]
 622              	.LBE13:
 721:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 623              		.loc 1 721 0
 624 0018 1846     		mov	r0, r3
 625 001a 07F11407 		add	r7, r7, #20
 626 001e BD46     		mov	sp, r7
 627 0020 80BC     		pop	{r7}
 628 0022 7047     		bx	lr
 629              	.LFE16:
 631              		.section	.text._Z8__STREXBhPh,"ax",%progbits
 632              		.align	2
 633              		.global	_Z8__STREXBhPh
 634              		.thumb
 635              		.thumb_func
 637              	_Z8__STREXBhPh:
 638              	.LFB17:
 722:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 723:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 724:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  STR Exclusive
 725:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 726:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint8_t *address
 727:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint8_t value to store
 728:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t successful / failed
 729:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 730:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive STR command
 731:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 732:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 733:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 639              		.loc 1 733 0
 640              		@ args = 0, pretend = 0, frame = 16
 641              		@ frame_needed = 1, uses_anonymous_args = 0
 642              		@ link register save eliminated.
 643 0000 80B4     		push	{r7}
 644              	.LCFI39:
 645 0002 85B0     		sub	sp, sp, #20
 646              	.LCFI40:
 647 0004 00AF     		add	r7, sp, #0
 648              	.LCFI41:
 649 0006 0346     		mov	r3, r0
 650 0008 3960     		str	r1, [r7, #0]
 651 000a FB71     		strb	r3, [r7, #7]
 652              	.LBB14:
 734:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    uint32_t result=0;
 653              		.loc 1 734 0
 654 000c 4FF00003 		mov	r3, #0
 655 0010 FB60     		str	r3, [r7, #12]
 735:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 736:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 656              		.loc 1 736 0
 657 0012 3B68     		ldr	r3, [r7, #0]
 658 0014 FA79     		ldrb	r2, [r7, #7]
 659              	@ 736 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 660 0016 C3E8432F 		strexb r3, r2, [r3]
 661              	@ 0 "" 2
 662              		.thumb
 663 001a FB60     		str	r3, [r7, #12]
 737:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    return(result);
 664              		.loc 1 737 0
 665 001c FB68     		ldr	r3, [r7, #12]
 666              	.LBE14:
 738:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 667              		.loc 1 738 0
 668 001e 1846     		mov	r0, r3
 669 0020 07F11407 		add	r7, r7, #20
 670 0024 BD46     		mov	sp, r7
 671 0026 80BC     		pop	{r7}
 672 0028 7047     		bx	lr
 673              	.LFE17:
 675 002a 00BF     		.section	.text._Z8__STREXHtPt,"ax",%progbits
 676              		.align	2
 677              		.global	_Z8__STREXHtPt
 678              		.thumb
 679              		.thumb_func
 681              	_Z8__STREXHtPt:
 682              	.LFB18:
 739:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 740:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 741:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  STR Exclusive
 742:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 743:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint16_t *address
 744:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint16_t value to store
 745:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t successful / failed
 746:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 747:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive STR command
 748:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 749:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 750:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 683              		.loc 1 750 0
 684              		@ args = 0, pretend = 0, frame = 16
 685              		@ frame_needed = 1, uses_anonymous_args = 0
 686              		@ link register save eliminated.
 687 0000 80B4     		push	{r7}
 688              	.LCFI42:
 689 0002 85B0     		sub	sp, sp, #20
 690              	.LCFI43:
 691 0004 00AF     		add	r7, sp, #0
 692              	.LCFI44:
 693 0006 0346     		mov	r3, r0
 694 0008 3960     		str	r1, [r7, #0]
 695 000a FB80     		strh	r3, [r7, #6]	@ movhi
 696              	.LBB15:
 751:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    uint32_t result=0;
 697              		.loc 1 751 0
 698 000c 4FF00003 		mov	r3, #0
 699 0010 FB60     		str	r3, [r7, #12]
 752:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 753:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 700              		.loc 1 753 0
 701 0012 3B68     		ldr	r3, [r7, #0]
 702 0014 FA88     		ldrh	r2, [r7, #6]	@ movhi
 703              	@ 753 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 704 0016 C3E8532F 		strexh r3, r2, [r3]
 705              	@ 0 "" 2
 706              		.thumb
 707 001a FB60     		str	r3, [r7, #12]
 754:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    return(result);
 708              		.loc 1 754 0
 709 001c FB68     		ldr	r3, [r7, #12]
 710              	.LBE15:
 755:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 711              		.loc 1 755 0
 712 001e 1846     		mov	r0, r3
 713 0020 07F11407 		add	r7, r7, #20
 714 0024 BD46     		mov	sp, r7
 715 0026 80BC     		pop	{r7}
 716 0028 7047     		bx	lr
 717              	.LFE18:
 719 002a 00BF     		.section	.text._Z8__STREXWmPm,"ax",%progbits
 720              		.align	2
 721              		.global	_Z8__STREXWmPm
 722              		.thumb
 723              		.thumb_func
 725              	_Z8__STREXWmPm:
 726              	.LFB19:
 756:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 757:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 758:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  STR Exclusive
 759:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 760:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t *address
 761:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t value to store
 762:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t successful / failed
 763:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 764:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Exclusive STR command
 765:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 766:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 767:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 727              		.loc 1 767 0
 728              		@ args = 0, pretend = 0, frame = 16
 729              		@ frame_needed = 1, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 731 0000 80B4     		push	{r7}
 732              	.LCFI45:
 733 0002 85B0     		sub	sp, sp, #20
 734              	.LCFI46:
 735 0004 00AF     		add	r7, sp, #0
 736              	.LCFI47:
 737 0006 7860     		str	r0, [r7, #4]
 738 0008 3960     		str	r1, [r7, #0]
 739              	.LBB16:
 768:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    uint32_t result=0;
 740              		.loc 1 768 0
 741 000a 4FF00003 		mov	r3, #0
 742 000e FB60     		str	r3, [r7, #12]
 769:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   
 770:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 743              		.loc 1 770 0
 744 0010 3B68     		ldr	r3, [r7, #0]
 745 0012 7A68     		ldr	r2, [r7, #4]
 746              	@ 770 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 747 0014 43E80023 		strex r3, r2, [r3]
 748              	@ 0 "" 2
 749              		.thumb
 750 0018 FB60     		str	r3, [r7, #12]
 771:./Libraries/CMSIS/Core/CM3/core_cm3.c ****    return(result);
 751              		.loc 1 771 0
 752 001a FB68     		ldr	r3, [r7, #12]
 753              	.LBE16:
 772:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 754              		.loc 1 772 0
 755 001c 1846     		mov	r0, r3
 756 001e 07F11407 		add	r7, r7, #20
 757 0022 BD46     		mov	sp, r7
 758 0024 80BC     		pop	{r7}
 759 0026 7047     		bx	lr
 760              	.LFE19:
 762              		.section	.text._Z13__get_CONTROLv,"ax",%progbits
 763              		.align	2
 764              		.global	_Z13__get_CONTROLv
 765              		.thumb
 766              		.thumb_func
 768              	_Z13__get_CONTROLv:
 769              	.LFB20:
 773:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 774:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 775:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Return the Control Register value
 776:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * 
 777:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  none
 778:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return uint32_t Control value
 779:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 780:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Return the content of the control register
 781:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 782:./Libraries/CMSIS/Core/CM3/core_cm3.c **** uint32_t __get_CONTROL(void)
 783:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 770              		.loc 1 783 0
 771              		@ args = 0, pretend = 0, frame = 8
 772              		@ frame_needed = 1, uses_anonymous_args = 0
 773              		@ link register save eliminated.
 774 0000 80B4     		push	{r7}
 775              	.LCFI48:
 776 0002 83B0     		sub	sp, sp, #12
 777              	.LCFI49:
 778 0004 00AF     		add	r7, sp, #0
 779              	.LCFI50:
 780              	.LBB17:
 784:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   uint32_t result=0;
 781              		.loc 1 784 0
 782 0006 4FF00003 		mov	r3, #0
 783 000a 7B60     		str	r3, [r7, #4]
 785:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 786:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 784              		.loc 1 786 0
 785              	@ 786 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 786 000c EFF31483 		MRS r3, control
 787              	@ 0 "" 2
 788              		.thumb
 789 0010 7B60     		str	r3, [r7, #4]
 787:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   return(result);
 790              		.loc 1 787 0
 791 0012 7B68     		ldr	r3, [r7, #4]
 792              	.LBE17:
 788:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 793              		.loc 1 788 0
 794 0014 1846     		mov	r0, r3
 795 0016 07F10C07 		add	r7, r7, #12
 796 001a BD46     		mov	sp, r7
 797 001c 80BC     		pop	{r7}
 798 001e 7047     		bx	lr
 799              	.LFE20:
 801              		.section	.text._Z13__set_CONTROLm,"ax",%progbits
 802              		.align	2
 803              		.global	_Z13__set_CONTROLm
 804              		.thumb
 805              		.thumb_func
 807              	_Z13__set_CONTROLm:
 808              	.LFB21:
 789:./Libraries/CMSIS/Core/CM3/core_cm3.c **** 
 790:./Libraries/CMSIS/Core/CM3/core_cm3.c **** /**
 791:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @brief  Set the Control Register value
 792:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 793:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @param  uint32_t Control value
 794:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * @return none
 795:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  *
 796:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  * Set the control register
 797:./Libraries/CMSIS/Core/CM3/core_cm3.c ****  */
 798:./Libraries/CMSIS/Core/CM3/core_cm3.c **** void __set_CONTROL(uint32_t control)
 799:./Libraries/CMSIS/Core/CM3/core_cm3.c **** {
 809              		.loc 1 799 0
 810              		@ args = 0, pretend = 0, frame = 8
 811              		@ frame_needed = 1, uses_anonymous_args = 0
 812              		@ link register save eliminated.
 813 0000 80B4     		push	{r7}
 814              	.LCFI51:
 815 0002 83B0     		sub	sp, sp, #12
 816              	.LCFI52:
 817 0004 00AF     		add	r7, sp, #0
 818              	.LCFI53:
 819 0006 7860     		str	r0, [r7, #4]
 800:./Libraries/CMSIS/Core/CM3/core_cm3.c ****   __ASM volatile ("MSR control, %0" : : "r" (control) );
 820              		.loc 1 800 0
 821 0008 7B68     		ldr	r3, [r7, #4]
 822              	@ 800 "./Libraries/CMSIS/Core/CM3/core_cm3.c" 1
 823 000a 83F31488 		MSR control, r3
 824              	@ 0 "" 2
 801:./Libraries/CMSIS/Core/CM3/core_cm3.c **** }
 825              		.loc 1 801 0
 826              		.thumb
 827 000e 07F10C07 		add	r7, r7, #12
 828 0012 BD46     		mov	sp, r7
 829 0014 80BC     		pop	{r7}
 830 0016 7047     		bx	lr
 831              	.LFE21:
 1295              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 core_cm3.c
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:23     .text._Z9__get_PSPv:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:28     .text._Z9__get_PSPv:00000000 _Z9__get_PSPv
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:54     .text._Z9__set_PSPm:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:59     .text._Z9__set_PSPm:00000000 _Z9__set_PSPm
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:77     .text._Z9__get_MSPv:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:82     .text._Z9__get_MSPv:00000000 _Z9__get_MSPv
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:107    .text._Z9__set_MSPm:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:112    .text._Z9__set_MSPm:00000000 _Z9__set_MSPm
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:130    .text._Z13__get_BASEPRIv:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:135    .text._Z13__get_BASEPRIv:00000000 _Z13__get_BASEPRIv
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:169    .text._Z13__set_BASEPRIm:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:174    .text._Z13__set_BASEPRIm:00000000 _Z13__set_BASEPRIm
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:201    .text._Z13__get_PRIMASKv:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:206    .text._Z13__get_PRIMASKv:00000000 _Z13__get_PRIMASKv
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:240    .text._Z13__set_PRIMASKm:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:245    .text._Z13__set_PRIMASKm:00000000 _Z13__set_PRIMASKm
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:272    .text._Z15__get_FAULTMASKv:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:277    .text._Z15__get_FAULTMASKv:00000000 _Z15__get_FAULTMASKv
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:311    .text._Z15__set_FAULTMASKm:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:316    .text._Z15__set_FAULTMASKm:00000000 _Z15__set_FAULTMASKm
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:343    .text._Z5__REVm:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:348    .text._Z5__REVm:00000000 _Z5__REVm
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:384    .text._Z7__REV16t:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:389    .text._Z7__REV16t:00000000 _Z7__REV16t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:426    .text._Z7__REVSHs:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:431    .text._Z7__REVSHs:00000000 _Z7__REVSHs
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:468    .text._Z6__RBITm:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:473    .text._Z6__RBITm:00000000 _Z6__RBITm
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:509    .text._Z8__LDREXBPh:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:514    .text._Z8__LDREXBPh:00000000 _Z8__LDREXBPh
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:550    .text._Z8__LDREXHPt:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:555    .text._Z8__LDREXHPt:00000000 _Z8__LDREXHPt
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:591    .text._Z8__LDREXWPm:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:596    .text._Z8__LDREXWPm:00000000 _Z8__LDREXWPm
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:632    .text._Z8__STREXBhPh:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:637    .text._Z8__STREXBhPh:00000000 _Z8__STREXBhPh
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:676    .text._Z8__STREXHtPt:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:681    .text._Z8__STREXHtPt:00000000 _Z8__STREXHtPt
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:720    .text._Z8__STREXWmPm:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:725    .text._Z8__STREXWmPm:00000000 _Z8__STREXWmPm
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:763    .text._Z13__get_CONTROLv:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:768    .text._Z13__get_CONTROLv:00000000 _Z13__get_CONTROLv
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:802    .text._Z13__set_CONTROLm:00000000 $t
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:807    .text._Z13__set_CONTROLm:00000000 _Z13__set_CONTROLm
C:\Users\crenix\AppData\Local\Temp\ccA9xXIY.s:846    .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
