module test_tl;
  reg en,t,e;
  wire q,qb;
  tlatch dut(.t(t),.e(e),.q(q),.qb(qb),.en(en));
  always#20en=~en;
  initial begin
    $dumpfile("tlatch.vcd");
    $dumpvars(1,test_tl);
    $monitor("input enable=%b e=%b t=%b output q=%b qb=%b",en,e,t,q,qb);
    en=1;
    e=0;t=0;
    #1e=0;t=1;
    #1e=1;t=0;
    #1e=1;t=1;
  end
endmodule
