INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/hdmi_tx_0_1/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/hdmi_tx_0_1/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/hdmi_tx_0_1/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/7_1_guyanw2/lab7/lab7.tmp/hdmi_text_controller_working_v1_0_project/hdmi_text_controller_working_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/7_1_guyanw2/lab7/lab7.tmp/hdmi_text_controller_working_v1_0_project/hdmi_text_controller_working_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/7_1_guyanw2/lab7/lab7.tmp/hdmi_text_controller_working_v1_0_project/hdmi_text_controller_working_v1_0_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/7_1_guyanw2/lab7/lab7.tmp/hdmi_text_controller_working_v1_0_project/hdmi_text_controller_working_v1_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [c:/users/aaro/desktop/385/nds_capture_385/ip_repo/src/hdmi_text_controller_v1_0_tb.sv:389]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/7_1_guyanw2/lab7/lab7.tmp/hdmi_text_controller_working_v1_0_project/hdmi_text_controller_working_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
