
---------- Begin Simulation Statistics ----------
final_tick                               3122361300000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190998                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661532                       # Number of bytes of host memory used
host_op_rate                                   191084                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.55                       # Real time elapsed on the host
host_tick_rate                           270428206797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2205244                       # Number of instructions simulated
sim_ops                                       2206247                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.122361                       # Number of seconds simulated
sim_ticks                                3122361300000                       # Number of ticks simulated
system.cpu.Branches                            501188                       # Number of branches fetched
system.cpu.committedInsts                     2205244                       # Number of instructions committed
system.cpu.committedOps                       2206247                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         31223613                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               31223612.999990                       # Number of busy cycles
system.cpu.num_cc_register_reads               601857                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              701704                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       200881                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                      200206                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.000010                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1305584                       # Number of integer alu accesses
system.cpu.num_int_insts                      1305584                       # number of integer instructions
system.cpu.num_int_register_reads             3707168                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1404283                       # number of times the integer registers were written
system.cpu.num_load_insts                      400752                       # Number of load instructions
system.cpu.num_mem_refs                        601777                       # number of memory refs
system.cpu.num_store_insts                     201025                       # Number of store instructions
system.cpu.num_vec_alu_accesses                900079                       # Number of vector alu accesses
system.cpu.num_vec_insts                       900079                       # number of vector instructions
system.cpu.num_vec_register_reads              800097                       # number of times the vector registers were read
system.cpu.num_vec_register_writes             700036                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     2      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    904438     40.99%     40.99% # Class of executed instruction
system.cpu.op_class::IntMult                        3      0.00%     40.99% # Class of executed instruction
system.cpu.op_class::IntDiv                         2      0.00%     40.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                  100000      4.53%     45.53% # Class of executed instruction
system.cpu.op_class::FloatCmp                  100000      4.53%     50.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                  300000     13.60%     63.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                 100000      4.53%     68.19% # Class of executed instruction
system.cpu.op_class::FloatSqrt                 100000      4.53%     72.72% # Class of executed instruction
system.cpu.op_class::SimdAdd                       11      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdAlu                        6      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdCmp                        8      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdMisc                       8      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.72% # Class of executed instruction
system.cpu.op_class::MemRead                   400752     18.16%     90.89% # Class of executed instruction
system.cpu.op_class::MemWrite                  201025      9.11%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2206255                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3122361300000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2605985                       # Transaction distribution
system.membus.trans_dist::ReadResp            2605999                       # Transaction distribution
system.membus.trans_dist::WriteReq             201010                       # Transaction distribution
system.membus.trans_dist::WriteResp            201010                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                 6                       # Transaction distribution
system.membus.trans_dist::SoftPFResp                6                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            14                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             14                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            14                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      4410504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      1203554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5614058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      8821008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      2414729                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11235737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2807029                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2807029    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2807029                       # Request fanout histogram
system.membus.reqLayer0.occupancy        300807400000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy       570979047500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy       138534340000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                        100000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3122361300000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        8821008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1606578                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10427586                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      8821008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8821008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data       808151                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          808151                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         2205252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          400753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2606005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data         201024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             201024                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2825108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            514539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3339647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2825108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2825108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data           258827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               258827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2825108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           773366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3598474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples   2205252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    400841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      3.114929332500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6214920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                119                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2606005                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     201024                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2606005                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   201024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     66                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                200870                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2200653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           401064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24027615000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13029695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             72888971250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9220.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27970.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1904146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     107                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                    50                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    10                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2               2605375                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   388                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                   182                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                   13                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               200084                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                  919                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    7                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2605939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       701811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.653590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.854043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   143.968874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       200571     28.58%     28.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       100379     14.30%     42.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       200526     28.57%     71.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       200327     28.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       701811                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    657.413589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    434.450611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2     28.57%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1     14.29%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1     14.29%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1     14.29%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166780096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    8064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10427586                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               808151                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        53.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3122359100000                       # Total gap between requests
system.mem_ctrls.avgGap                    1112335.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      8821008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1606121                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data         1345                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2825108.036023889668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 514393.065274028340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 430.763730001393                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      2205252                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       400753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data       201024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  61015112500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11873858750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 150621750000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27668.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29628.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data    749272.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2151274860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1143425910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2884045920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             657720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     246476171760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     872270908800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     464442816000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1589369300970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.027991                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1199834948750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 104262340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1818264011250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2859662820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1519946835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15722358540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     246476171760.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1314358991190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      92158115040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1673095246185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.842936                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 228974727500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 104262340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2789124232500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                    100000                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    3122361300000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3122361300000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3122361300000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3122361300000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3122361300000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
