<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Agilex™ 7 FPGAs and SoC FPGAs</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_7_FPGAs_and_SoC_FPGAs_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_FPGA_portfolio.html">Agilex™ FPGA Portfolio</a></li>
                    <li><p class="mb-0">Agilex™ 7 FPGA and SoC FPGA</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Agilex™ 7 FPGA and SoC FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/data-center-gpu-max-badge.png.rendition.intel.web.480.270.png" alt="">
                        </div>
                        <p>The highest-performance FPGAs deliver industry-leading fabric and IO speeds, ideal for most bandwidth, compute, and memory-intensive applications.</p>
                        <p>Agilex™ 7 devices deliver ~2X better fabric performance per watt1 compared to competing 7 nm FPGAs. They also offer integrated Arm-based processors, transceivers up to 116Gbps, PCI Express (PCIe) 5.0, and Compute Express Link (CXL), and 32GB HBM2e. These features make them ideal for a wide range of applications in many markets including data center, networking, broadcast, defense, and industrial.</p>
                        <p><a href="">Read the Agilex™ 7 FPGA product brief ›</a></p>
                        <p><a href="">Get started with the design journey ›</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/badge-agilex-inside-reduced_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Demo Videos</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_7_FPGAs_and_SoC_FPGAs_design_hub.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Design Hub</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!------------------------------- Agilex FPGAs ------------------------------>
    <section>
        <div class="mv_gen_padd">
            <div class="container">
                <div style="border-bottom: 1px solid #fff;" class="row mv_gen_content">
                    <div class="col-md-4 col-sm-12">
                        <div class="mv_gen_heading">
                            <div class="mv_agilex_img">
                                <img src="/img/mv_image/badge-agilex-inside-reduced_1080-1080.webp" alt="">
                            </div>
                            <div class="align-content-center">
                                <h5><a href="/vaidikhtml/mv_product/agilex_7_FPGAs_and_SoC_FPGAs_F_Series_overview.html">Agilex™ 7 FPGAs and SoC FPGAs F-Series</a></h5>
                            </div>
                        </div>
                    </div>
                    <div class="col-8">
                        <p class="mb-0 mv_agilex_text">Targeted for a wide range of applications, this series is built using Intel 10 nm SuperFin process technology, and offers transceiver rates up to 58 Gbps, advanced DSP blocks supporting multiple precisions of fixed-point and floating-point operations, and high-performance crypto blocks.</p>
                    </div>
                </div>
                <div style="border-bottom: 1px solid #fff;" class="row mv_gen_content">
                    <div class="col-md-4 col-sm-12">
                        <div class="mv_gen_heading">
                            <div class="mv_agilex_img">
                                <img src="/img/mv_image/badge-agilex-inside-reduced_1080-1080.webp" alt="">
                            </div>
                            <div class="align-content-center">
                                <h5><a href="/vaidikhtml/mv_product/agilex_7_FPGAs_and_SoC_FPGAs_I_Series_overview.html">Agilex™ 7 FPGAs and SoC FPGAs I-Series</a></h5>
                            </div>
                        </div>
                    </div>
                    <div class="col-8">
                        <p class="mb-0 mv_agilex_text">Targeted for bandwidth-intensive applications, this series is built using Intel 10 nm SuperFin process technology and expands upon F-Series device features, offering transceiver rates up to 116 Gbps, PCIe 5.0 support, and cache- and memory-coherent attach to processors with Compute Express Link (CXL).</p>
                    </div>
                </div>
                <div class="row mv_gen_content">
                    <div class="col-md-4 col-sm-12">
                        <div class="mv_gen_heading">
                            <div class="mv_agilex_img">
                                <img src="/img/mv_image/badge-agilex-inside-reduced_1080-1080.webp" alt="">
                            </div>
                            <div class="align-content-center">
                                <h5><a href="/vaidikhtml/mv_product/agilex_7_FPGAs_and_SoC_FPGAs_M_Series_overview.html">Agilex™ 7 FPGAs and SoC FPGAs M-Series</a></h5>
                            </div>
                        </div>
                    </div>
                    <div class="col-8">
                        <p class="mb-0 mv_agilex_text">Targeted for compute and memory-intensive applications, this series is built using Intel 7 process technology and expands upon I-Series device features, offering in-package high-bandwidth memory (HBM), memory interfaces for DDR5 SDRAM, and a hard memory Network-on-Chip (NoC) to maximize memory bandwidth.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- altera ----------------------------->
    <section>
        <div class="mv_altera_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5">
                        <video class="w-100" controls loop id="myVideo1">
                            <source src="/img/mv_video/video.mp4" type="video/mp4">
                        </video>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h1 style="font-weight: 350;">Agilex™ 7 FPGA Overview Video</h1>
                        <p class="">Watch this video to learn more about the key features and capabilities of the Agilex™ 7 FPGA portfolio.</p>
                        <a class="mv_watch_btn" href="/darshit/intel_data_center_GPU_flex_seriesFind_systems_with_intel_GPUs_related_vidoes.html">Watch the video<i style="color: #fff; margin-left: 7px;" class="fa-solid fa-arrow-right"></i></a>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!---------------------------- Series table ------------------------------------>
    <section>
        <div class="mv_product_padd">
            <div class="container">
                <table class="mv_product_table w-100">
                    <thead>
                        <tr>
                            <th>
                                <p style="font-size: 16px; font-weight: 700;" class="mb-2">F-Series</p>
                                <p style="font-size: 16px; font-weight: normal;" class="mb-0">For wide range of applications that require optimal balance of power and performance.</p>
                            </th>
                            <th>
                                <p style="font-size: 16px; font-weight: 700;" class="mb-2">I-Series</p>
                                <p style="font-size: 16px; font-weight: normal;" class="mb-0">For high-performance processor interface and bandwidth-intensive applications.</p>
                            </th>
                            <th>
                                <p style="font-size: 16px; font-weight: 700;" class="mb-2">M-Series</p>
                                <p style="font-size: 16px; font-weight: normal;" class="mb-0">For compute-intensive and high-memory-bandwidth applications.</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>573k - 2.7M LEs</td>
                            <td>1.9M - 4M LEs</td>
                            <td>3.2M - 3.8M LEs</td>
                        </tr>
                        <tr>
                            <td>Up to 58 G transceivers</td>
                            <td>Up to 116 G transceivers</td>
                            <td>Up to 116 G transceivers</td>
                        </tr>
                        <tr>
                            <td>PCIe 4.0 x16</td>
                            <td>PCIe 5.0 x16</td>
                            <td>PCIe 5.0 x16</td>
                        </tr>
                        <tr>
                            <td>DDR4 interface</td>
                            <td>DDR4 interface</td>
                            <td>DDR4, DDR5 and LPDDR5 interfaces</td>
                        </tr>
                        <tr>
                            <td>Quad-core Arm Cortex-A53 SoC option</td>
                            <td>Quad-core Arm Cortex-A53 SoC option</td>
                            <td>Quad-core Arm Cortex-A53 SoC option</td>
                        </tr>
                        <tr>
                            <td>-</td>
                            <td>Compute Express Link (CXL) to Intel® Xeon® Scalable processor</td>
                            <td>Compute Express Link (CXL) to Intel® Xeon® Scalable processor</td>
                        </tr>
                        <tr>
                            <td>-</td>
                            <td>-</td>
                            <td>Non-HBM and HBM (16GB, 32GB) support</td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------- Want to Learn More? ----------------------------->
    <section>
        <div class="row mv_wrapper_row_padd">
            <div class="col-xxl-6 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_ai"></div>
                    </div>
                    <a href="" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>Want to Learn More?</h2>
                            <p> For documentation and product information, contact our sales team.</p>
                            <p><span class="mv_con_btn">Contact us</span></p>
                        </div>
                    </a>
                </div>
            </div>
            <div class="col-xxl-6 col-xl-6 col-lg-6 col-md-12">
                <div class="mv_wrapper">
                    <div class="mv_wrapper_bg">
                        <div class="mv_wrapper_bg_img mv_wrapper_bg_img_trust"></div>
                    </div>
                    <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_7_FPGAs_and_SoC_FPGAs_design_hub.html" class="mv_promo_block">
                        <div class="mv_promo_text">
                            <h2>Ready to Start Designing?</h2>
                            <p><span class="mv_con_btn">Get started with the design journey</span></p>
                        </div>
                    </a>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!------------------------------- Resources to ------------------------------------>
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350;">Resources to Help You Get Started</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Agilex™ 7 Product Brief</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Agilex™ 7 Device Overview</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------- Product and Performance Information ----------------------->
    <section class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer" style="font-size: 12px;"><sup>1</sup> Performance varies by use, configuration and other factors. Learn more at <a class="b_special_a1" href="">www.intel.com/PerformanceIndex</a>​. Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available ​updates. See backup for configuration details. No product or component can be absolutely secure. Your costs and results may vary.</div>
    </section>
    <!-- ---------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>