{
  "module_name": "state.xml.h",
  "hash_id": "06c1bfb2a7bb0ad29dc1eed97b64f941e9fa152b6bb79e3d9e7d46cd1dad9252",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/etnaviv/state.xml.h",
  "human_readable_source": "#ifndef STATE_XML\n#define STATE_XML\n\n \n\n\n#define VARYING_COMPONENT_USE_UNUSED\t\t\t\t0x00000000\n#define VARYING_COMPONENT_USE_USED\t\t\t\t0x00000001\n#define VARYING_COMPONENT_USE_POINTCOORD_X\t\t\t0x00000002\n#define VARYING_COMPONENT_USE_POINTCOORD_Y\t\t\t0x00000003\n#define FE_DATA_TYPE_BYTE\t\t\t\t\t0x00000000\n#define FE_DATA_TYPE_UNSIGNED_BYTE\t\t\t\t0x00000001\n#define FE_DATA_TYPE_SHORT\t\t\t\t\t0x00000002\n#define FE_DATA_TYPE_UNSIGNED_SHORT\t\t\t\t0x00000003\n#define FE_DATA_TYPE_INT\t\t\t\t\t0x00000004\n#define FE_DATA_TYPE_UNSIGNED_INT\t\t\t\t0x00000005\n#define FE_DATA_TYPE_FLOAT\t\t\t\t\t0x00000008\n#define FE_DATA_TYPE_HALF_FLOAT\t\t\t\t\t0x00000009\n#define FE_DATA_TYPE_FIXED\t\t\t\t\t0x0000000b\n#define FE_DATA_TYPE_INT_10_10_10_2\t\t\t\t0x0000000c\n#define FE_DATA_TYPE_UNSIGNED_INT_10_10_10_2\t\t\t0x0000000d\n#define FE_DATA_TYPE_BYTE_I\t\t\t\t\t0x0000000e\n#define FE_DATA_TYPE_SHORT_I\t\t\t\t\t0x0000000f\n#define FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__MASK\t\t0x000000ff\n#define FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__SHIFT\t\t0\n#define FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE(x)\t\t(((x) << FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__SHIFT) & FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__MASK)\n#define FE_VERTEX_STREAM_CONTROL_VERTEX_DIVISOR__MASK\t\t0x00ff0000\n#define FE_VERTEX_STREAM_CONTROL_VERTEX_DIVISOR__SHIFT\t\t16\n#define FE_VERTEX_STREAM_CONTROL_VERTEX_DIVISOR(x)\t\t(((x) << FE_VERTEX_STREAM_CONTROL_VERTEX_DIVISOR__SHIFT) & FE_VERTEX_STREAM_CONTROL_VERTEX_DIVISOR__MASK)\n#define VIVS_FE\t\t\t\t\t\t\t0x00000000\n\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG(i0)\t\t       (0x00000600 + 0x4*(i0))\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG__ESIZE\t\t\t0x00000004\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG__LEN\t\t\t0x00000010\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__MASK\t\t0x0000000f\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__SHIFT\t\t0\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE(x)\t\t\t(((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__MASK)\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__MASK\t\t0x00000030\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__SHIFT\t\t4\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN(x)\t\t\t(((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__MASK)\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NONCONSECUTIVE\t\t0x00000080\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__MASK\t\t0x00000700\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__SHIFT\t\t8\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM(x)\t\t\t(((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__MASK)\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__MASK\t\t\t0x00003000\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__SHIFT\t\t12\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM(x)\t\t\t(((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__MASK)\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE__MASK\t\t0x0000c000\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE__SHIFT\t\t14\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE_OFF\t\t0x00000000\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE_ON\t\t0x00008000\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_START__MASK\t\t0x00ff0000\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_START__SHIFT\t\t16\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_START(x)\t\t\t(((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_START__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_START__MASK)\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_END__MASK\t\t\t0xff000000\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_END__SHIFT\t\t24\n#define VIVS_FE_VERTEX_ELEMENT_CONFIG_END(x)\t\t\t(((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_END__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_END__MASK)\n\n#define VIVS_FE_CMD_STREAM_BASE_ADDR\t\t\t\t0x00000640\n\n#define VIVS_FE_INDEX_STREAM_BASE_ADDR\t\t\t\t0x00000644\n\n#define VIVS_FE_INDEX_STREAM_CONTROL\t\t\t\t0x00000648\n#define VIVS_FE_INDEX_STREAM_CONTROL_TYPE__MASK\t\t\t0x00000003\n#define VIVS_FE_INDEX_STREAM_CONTROL_TYPE__SHIFT\t\t0\n#define VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_CHAR\t\t0x00000000\n#define VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_SHORT\t0x00000001\n#define VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_INT\t\t0x00000002\n#define VIVS_FE_INDEX_STREAM_CONTROL_PRIMITIVE_RESTART\t\t0x00000100\n\n#define VIVS_FE_VERTEX_STREAM_BASE_ADDR\t\t\t\t0x0000064c\n\n#define VIVS_FE_VERTEX_STREAM_CONTROL\t\t\t\t0x00000650\n\n#define VIVS_FE_COMMAND_ADDRESS\t\t\t\t\t0x00000654\n\n#define VIVS_FE_COMMAND_CONTROL\t\t\t\t\t0x00000658\n#define VIVS_FE_COMMAND_CONTROL_PREFETCH__MASK\t\t\t0x0000ffff\n#define VIVS_FE_COMMAND_CONTROL_PREFETCH__SHIFT\t\t\t0\n#define VIVS_FE_COMMAND_CONTROL_PREFETCH(x)\t\t\t(((x) << VIVS_FE_COMMAND_CONTROL_PREFETCH__SHIFT) & VIVS_FE_COMMAND_CONTROL_PREFETCH__MASK)\n#define VIVS_FE_COMMAND_CONTROL_ENABLE\t\t\t\t0x00010000\n\n#define VIVS_FE_DMA_STATUS\t\t\t\t\t0x0000065c\n\n#define VIVS_FE_DMA_DEBUG_STATE\t\t\t\t\t0x00000660\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE__MASK\t\t\t0x0000001f\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE__SHIFT\t\t0\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_IDLE\t\t\t0x00000000\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DEC\t\t\t0x00000001\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_ADR0\t\t\t0x00000002\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LOAD0\t\t\t0x00000003\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_ADR1\t\t\t0x00000004\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LOAD1\t\t\t0x00000005\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DADR\t\t\t0x00000006\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DCMD\t\t\t0x00000007\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DCNTL\t\t0x00000008\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DIDXCNTL\t\t0x00000009\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_INITREQDMA\t\t0x0000000a\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DRAWIDX\t\t0x0000000b\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DRAW\t\t\t0x0000000c\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DRECT0\t\t0x0000000d\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DRECT1\t\t0x0000000e\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DDATA0\t\t0x0000000f\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DDATA1\t\t0x00000010\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_WAITFIFO\t\t0x00000011\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_WAIT\t\t\t0x00000012\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LINK\t\t\t0x00000013\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_END\t\t\t0x00000014\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_STALL\t\t\t0x00000015\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE__MASK\t\t0x00000300\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE__SHIFT\t\t8\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_IDLE\t\t0x00000000\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_START\t\t0x00000100\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_REQ\t\t0x00000200\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_END\t\t0x00000300\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE__MASK\t\t0x00000c00\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE__SHIFT\t\t10\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_IDLE\t\t0x00000000\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_RAMVALID\t0x00000400\n#define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_VALID\t\t0x00000800\n#define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE__MASK\t\t0x00003000\n#define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE__SHIFT\t\t12\n#define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_IDLE\t\t0x00000000\n#define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_WAITIDX\t\t0x00001000\n#define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_CAL\t\t0x00002000\n#define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE__MASK\t\t\t0x0000c000\n#define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE__SHIFT\t\t14\n#define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_IDLE\t\t\t0x00000000\n#define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_LDADR\t\t\t0x00004000\n#define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_IDXCALC\t\t0x00008000\n#define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE__MASK\t\t0x00030000\n#define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE__SHIFT\t\t16\n#define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_IDLE\t\t0x00000000\n#define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_CKCACHE\t\t0x00010000\n#define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_MISS\t\t0x00020000\n\n#define VIVS_FE_DMA_ADDRESS\t\t\t\t\t0x00000664\n\n#define VIVS_FE_DMA_LOW\t\t\t\t\t\t0x00000668\n\n#define VIVS_FE_DMA_HIGH\t\t\t\t\t0x0000066c\n\n#define VIVS_FE_AUTO_FLUSH\t\t\t\t\t0x00000670\n\n#define VIVS_FE_PRIMITIVE_RESTART_INDEX\t\t\t\t0x00000674\n\n#define VIVS_FE_UNK00678\t\t\t\t\t0x00000678\n\n#define VIVS_FE_UNK0067C\t\t\t\t\t0x0000067c\n\n#define VIVS_FE_VERTEX_STREAMS(i0)\t\t\t       (0x00000000 + 0x4*(i0))\n#define VIVS_FE_VERTEX_STREAMS__ESIZE\t\t\t\t0x00000004\n#define VIVS_FE_VERTEX_STREAMS__LEN\t\t\t\t0x00000008\n\n#define VIVS_FE_VERTEX_STREAMS_BASE_ADDR(i0)\t\t       (0x00000680 + 0x4*(i0))\n\n#define VIVS_FE_VERTEX_STREAMS_CONTROL(i0)\t\t       (0x000006a0 + 0x4*(i0))\n\n#define VIVS_FE_GENERIC_ATTRIB(i0)\t\t\t       (0x00000000 + 0x4*(i0))\n#define VIVS_FE_GENERIC_ATTRIB__ESIZE\t\t\t\t0x00000004\n#define VIVS_FE_GENERIC_ATTRIB__LEN\t\t\t\t0x00000010\n\n#define VIVS_FE_GENERIC_ATTRIB_UNK006C0(i0)\t\t       (0x000006c0 + 0x4*(i0))\n\n#define VIVS_FE_GENERIC_ATTRIB_UNK00700(i0)\t\t       (0x00000700 + 0x4*(i0))\n\n#define VIVS_FE_GENERIC_ATTRIB_UNK00740(i0)\t\t       (0x00000740 + 0x4*(i0))\n\n#define VIVS_FE_GENERIC_ATTRIB_SCALE(i0)\t\t       (0x00000780 + 0x4*(i0))\n\n#define VIVS_FE_HALTI5_UNK007C4\t\t\t\t\t0x000007c4\n\n#define VIVS_FE_HALTI5_UNK007D0(i0)\t\t\t       (0x000007d0 + 0x4*(i0))\n#define VIVS_FE_HALTI5_UNK007D0__ESIZE\t\t\t\t0x00000004\n#define VIVS_FE_HALTI5_UNK007D0__LEN\t\t\t\t0x00000002\n\n#define VIVS_FE_HALTI5_UNK007D8\t\t\t\t\t0x000007d8\n\n#define VIVS_FE_DESC_START\t\t\t\t\t0x000007dc\n\n#define VIVS_FE_DESC_END\t\t\t\t\t0x000007e0\n\n#define VIVS_FE_DESC_AVAIL\t\t\t\t\t0x000007e4\n#define VIVS_FE_DESC_AVAIL_COUNT__MASK\t\t\t\t0x0000007f\n#define VIVS_FE_DESC_AVAIL_COUNT__SHIFT\t\t\t\t0\n#define VIVS_FE_DESC_AVAIL_COUNT(x)\t\t\t\t(((x) << VIVS_FE_DESC_AVAIL_COUNT__SHIFT) & VIVS_FE_DESC_AVAIL_COUNT__MASK)\n\n#define VIVS_FE_FENCE_WAIT_DATA_LOW\t\t\t\t0x000007e8\n\n#define VIVS_FE_FENCE_WAIT_DATA_HIGH\t\t\t\t0x000007f4\n\n#define VIVS_FE_ROBUSTNESS_UNK007F8\t\t\t\t0x000007f8\n\n#define VIVS_GL\t\t\t\t\t\t\t0x00000000\n\n#define VIVS_GL_PIPE_SELECT\t\t\t\t\t0x00003800\n#define VIVS_GL_PIPE_SELECT_PIPE__MASK\t\t\t\t0x00000001\n#define VIVS_GL_PIPE_SELECT_PIPE__SHIFT\t\t\t\t0\n#define VIVS_GL_PIPE_SELECT_PIPE(x)\t\t\t\t(((x) << VIVS_GL_PIPE_SELECT_PIPE__SHIFT) & VIVS_GL_PIPE_SELECT_PIPE__MASK)\n\n#define VIVS_GL_EVENT\t\t\t\t\t\t0x00003804\n#define VIVS_GL_EVENT_EVENT_ID__MASK\t\t\t\t0x0000001f\n#define VIVS_GL_EVENT_EVENT_ID__SHIFT\t\t\t\t0\n#define VIVS_GL_EVENT_EVENT_ID(x)\t\t\t\t(((x) << VIVS_GL_EVENT_EVENT_ID__SHIFT) & VIVS_GL_EVENT_EVENT_ID__MASK)\n#define VIVS_GL_EVENT_FROM_FE\t\t\t\t\t0x00000020\n#define VIVS_GL_EVENT_FROM_PE\t\t\t\t\t0x00000040\n#define VIVS_GL_EVENT_FROM_BLT\t\t\t\t\t0x00000080\n#define VIVS_GL_EVENT_SOURCE__MASK\t\t\t\t0x00001f00\n#define VIVS_GL_EVENT_SOURCE__SHIFT\t\t\t\t8\n#define VIVS_GL_EVENT_SOURCE(x)\t\t\t\t\t(((x) << VIVS_GL_EVENT_SOURCE__SHIFT) & VIVS_GL_EVENT_SOURCE__MASK)\n\n#define VIVS_GL_SEMAPHORE_TOKEN\t\t\t\t\t0x00003808\n#define VIVS_GL_SEMAPHORE_TOKEN_FROM__MASK\t\t\t0x0000001f\n#define VIVS_GL_SEMAPHORE_TOKEN_FROM__SHIFT\t\t\t0\n#define VIVS_GL_SEMAPHORE_TOKEN_FROM(x)\t\t\t\t(((x) << VIVS_GL_SEMAPHORE_TOKEN_FROM__SHIFT) & VIVS_GL_SEMAPHORE_TOKEN_FROM__MASK)\n#define VIVS_GL_SEMAPHORE_TOKEN_TO__MASK\t\t\t0x00001f00\n#define VIVS_GL_SEMAPHORE_TOKEN_TO__SHIFT\t\t\t8\n#define VIVS_GL_SEMAPHORE_TOKEN_TO(x)\t\t\t\t(((x) << VIVS_GL_SEMAPHORE_TOKEN_TO__SHIFT) & VIVS_GL_SEMAPHORE_TOKEN_TO__MASK)\n#define VIVS_GL_SEMAPHORE_TOKEN_UNK28__MASK\t\t\t0x30000000\n#define VIVS_GL_SEMAPHORE_TOKEN_UNK28__SHIFT\t\t\t28\n#define VIVS_GL_SEMAPHORE_TOKEN_UNK28(x)\t\t\t(((x) << VIVS_GL_SEMAPHORE_TOKEN_UNK28__SHIFT) & VIVS_GL_SEMAPHORE_TOKEN_UNK28__MASK)\n\n#define VIVS_GL_FLUSH_CACHE\t\t\t\t\t0x0000380c\n#define VIVS_GL_FLUSH_CACHE_DEPTH\t\t\t\t0x00000001\n#define VIVS_GL_FLUSH_CACHE_COLOR\t\t\t\t0x00000002\n#define VIVS_GL_FLUSH_CACHE_TEXTURE\t\t\t\t0x00000004\n#define VIVS_GL_FLUSH_CACHE_PE2D\t\t\t\t0x00000008\n#define VIVS_GL_FLUSH_CACHE_TEXTUREVS\t\t\t\t0x00000010\n#define VIVS_GL_FLUSH_CACHE_SHADER_L1\t\t\t\t0x00000020\n#define VIVS_GL_FLUSH_CACHE_SHADER_L2\t\t\t\t0x00000040\n#define VIVS_GL_FLUSH_CACHE_UNK10\t\t\t\t0x00000400\n#define VIVS_GL_FLUSH_CACHE_UNK11\t\t\t\t0x00000800\n#define VIVS_GL_FLUSH_CACHE_DESCRIPTOR_UNK12\t\t\t0x00001000\n#define VIVS_GL_FLUSH_CACHE_DESCRIPTOR_UNK13\t\t\t0x00002000\n\n#define VIVS_GL_FLUSH_MMU\t\t\t\t\t0x00003810\n#define VIVS_GL_FLUSH_MMU_FLUSH_FEMMU\t\t\t\t0x00000001\n#define VIVS_GL_FLUSH_MMU_FLUSH_UNK1\t\t\t\t0x00000002\n#define VIVS_GL_FLUSH_MMU_FLUSH_UNK2\t\t\t\t0x00000004\n#define VIVS_GL_FLUSH_MMU_FLUSH_PEMMU\t\t\t\t0x00000008\n#define VIVS_GL_FLUSH_MMU_FLUSH_UNK4\t\t\t\t0x00000010\n\n#define VIVS_GL_VERTEX_ELEMENT_CONFIG\t\t\t\t0x00003814\n\n#define VIVS_GL_MULTI_SAMPLE_CONFIG\t\t\t\t0x00003818\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES__MASK\t\t0x00000003\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES__SHIFT\t\t0\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_NONE\t\t0x00000000\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_2X\t\t0x00000001\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_4X\t\t0x00000002\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_MASK\t\t0x00000008\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__MASK\t\t0x000000f0\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__SHIFT\t\t4\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES(x)\t\t(((x) << VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__SHIFT) & VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__MASK)\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES_MASK\t\t0x00000100\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__MASK\t\t\t0x00007000\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__SHIFT\t\t12\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12(x)\t\t\t(((x) << VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__SHIFT) & VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__MASK)\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12_MASK\t\t\t0x00008000\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__MASK\t\t\t0x00030000\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__SHIFT\t\t16\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16(x)\t\t\t(((x) << VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__SHIFT) & VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__MASK)\n#define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16_MASK\t\t\t0x00080000\n\n#define VIVS_GL_VARYING_TOTAL_COMPONENTS\t\t\t0x0000381c\n#define VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__MASK\t\t0x000000ff\n#define VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__SHIFT\t\t0\n#define VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM(x)\t\t\t(((x) << VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__SHIFT) & VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__MASK)\n\n#define VIVS_GL_VARYING_NUM_COMPONENTS\t\t\t\t0x00003820\n\n#define VIVS_GL_OCCLUSION_QUERY_ADDR\t\t\t\t0x00003824\n\n#define VIVS_GL_VARYING_COMPONENT_USE(i0)\t\t       (0x00003828 + 0x4*(i0))\n#define VIVS_GL_VARYING_COMPONENT_USE__ESIZE\t\t\t0x00000004\n#define VIVS_GL_VARYING_COMPONENT_USE__LEN\t\t\t0x00000002\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP0__MASK\t\t0x00000003\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP0__SHIFT\t\t0\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP0(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP0__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP0__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP1__MASK\t\t0x0000000c\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP1__SHIFT\t\t2\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP1(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP1__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP1__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP2__MASK\t\t0x00000030\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP2__SHIFT\t\t4\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP2(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP2__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP2__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP3__MASK\t\t0x000000c0\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP3__SHIFT\t\t6\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP3(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP3__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP3__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP4__MASK\t\t0x00000300\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP4__SHIFT\t\t8\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP4(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP4__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP4__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP5__MASK\t\t0x00000c00\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP5__SHIFT\t\t10\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP5(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP5__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP5__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP6__MASK\t\t0x00003000\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP6__SHIFT\t\t12\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP6(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP6__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP6__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP7__MASK\t\t0x0000c000\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP7__SHIFT\t\t14\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP7(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP7__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP7__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP8__MASK\t\t0x00030000\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP8__SHIFT\t\t16\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP8(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP8__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP8__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP9__MASK\t\t0x000c0000\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP9__SHIFT\t\t18\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP9(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP9__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP9__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP10__MASK\t\t0x00300000\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP10__SHIFT\t\t20\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP10(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP10__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP10__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP11__MASK\t\t0x00c00000\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP11__SHIFT\t\t22\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP11(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP11__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP11__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP12__MASK\t\t0x03000000\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP12__SHIFT\t\t24\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP12(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP12__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP12__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP13__MASK\t\t0x0c000000\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP13__SHIFT\t\t26\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP13(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP13__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP13__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP14__MASK\t\t0x30000000\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP14__SHIFT\t\t28\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP14(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP14__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP14__MASK)\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP15__MASK\t\t0xc0000000\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP15__SHIFT\t\t30\n#define VIVS_GL_VARYING_COMPONENT_USE_COMP15(x)\t\t\t(((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP15__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP15__MASK)\n\n#define VIVS_GL_UNK0382C\t\t\t\t\t0x0000382c\n\n#define VIVS_GL_OCCLUSION_QUERY_CONTROL\t\t\t\t0x00003830\n\n#define VIVS_GL_UNK03834\t\t\t\t\t0x00003834\n\n#define VIVS_GL_UNK03838\t\t\t\t\t0x00003838\n\n#define VIVS_GL_API_MODE\t\t\t\t\t0x0000384c\n#define VIVS_GL_API_MODE_OPENGL\t\t\t\t\t0x00000000\n#define VIVS_GL_API_MODE_OPENVG\t\t\t\t\t0x00000001\n#define VIVS_GL_API_MODE_OPENCL\t\t\t\t\t0x00000002\n\n#define VIVS_GL_CONTEXT_POINTER\t\t\t\t\t0x00003850\n\n#define VIVS_GL_UNK03854\t\t\t\t\t0x00003854\n\n#define VIVS_GL_BUG_FIXES\t\t\t\t\t0x00003860\n\n#define VIVS_GL_FENCE_OUT_ADDRESS\t\t\t\t0x00003868\n\n#define VIVS_GL_FENCE_OUT_DATA_LOW\t\t\t\t0x0000386c\n\n#define VIVS_GL_HALTI5_UNK03884\t\t\t\t\t0x00003884\n\n#define VIVS_GL_HALTI5_SH_SPECIALS\t\t\t\t0x00003888\n#define VIVS_GL_HALTI5_SH_SPECIALS_VS_PSIZE_OUT__MASK\t\t0x0000007f\n#define VIVS_GL_HALTI5_SH_SPECIALS_VS_PSIZE_OUT__SHIFT\t\t0\n#define VIVS_GL_HALTI5_SH_SPECIALS_VS_PSIZE_OUT(x)\t\t(((x) << VIVS_GL_HALTI5_SH_SPECIALS_VS_PSIZE_OUT__SHIFT) & VIVS_GL_HALTI5_SH_SPECIALS_VS_PSIZE_OUT__MASK)\n#define VIVS_GL_HALTI5_SH_SPECIALS_PS_PCOORD_IN__MASK\t\t0x00007f00\n#define VIVS_GL_HALTI5_SH_SPECIALS_PS_PCOORD_IN__SHIFT\t\t8\n#define VIVS_GL_HALTI5_SH_SPECIALS_PS_PCOORD_IN(x)\t\t(((x) << VIVS_GL_HALTI5_SH_SPECIALS_PS_PCOORD_IN__SHIFT) & VIVS_GL_HALTI5_SH_SPECIALS_PS_PCOORD_IN__MASK)\n#define VIVS_GL_HALTI5_SH_SPECIALS_UNK16__MASK\t\t\t0x007f0000\n#define VIVS_GL_HALTI5_SH_SPECIALS_UNK16__SHIFT\t\t\t16\n#define VIVS_GL_HALTI5_SH_SPECIALS_UNK16(x)\t\t\t(((x) << VIVS_GL_HALTI5_SH_SPECIALS_UNK16__SHIFT) & VIVS_GL_HALTI5_SH_SPECIALS_UNK16__MASK)\n#define VIVS_GL_HALTI5_SH_SPECIALS_UNK24__MASK\t\t\t0xff000000\n#define VIVS_GL_HALTI5_SH_SPECIALS_UNK24__SHIFT\t\t\t24\n#define VIVS_GL_HALTI5_SH_SPECIALS_UNK24(x)\t\t\t(((x) << VIVS_GL_HALTI5_SH_SPECIALS_UNK24__SHIFT) & VIVS_GL_HALTI5_SH_SPECIALS_UNK24__MASK)\n\n#define VIVS_GL_GS_UNK0388C\t\t\t\t\t0x0000388c\n\n#define VIVS_GL_FENCE_OUT_DATA_HIGH\t\t\t\t0x00003898\n\n#define VIVS_GL_SHADER_INDEX\t\t\t\t\t0x0000389c\n\n#define VIVS_GL_GS_UNK038A0(i0)\t\t\t\t       (0x000038a0 + 0x4*(i0))\n#define VIVS_GL_GS_UNK038A0__ESIZE\t\t\t\t0x00000004\n#define VIVS_GL_GS_UNK038A0__LEN\t\t\t\t0x00000008\n\n#define VIVS_GL_HALTI5_UNK038C0(i0)\t\t\t       (0x000038c0 + 0x4*(i0))\n#define VIVS_GL_HALTI5_UNK038C0__ESIZE\t\t\t\t0x00000004\n#define VIVS_GL_HALTI5_UNK038C0__LEN\t\t\t\t0x00000010\n\n#define VIVS_GL_SECURITY_UNK3900\t\t\t\t0x00003900\n\n#define VIVS_GL_SECURITY_UNK3904\t\t\t\t0x00003904\n\n#define VIVS_GL_UNK03A00\t\t\t\t\t0x00003a00\n\n#define VIVS_GL_UNK03A04\t\t\t\t\t0x00003a04\n\n#define VIVS_GL_UNK03A08\t\t\t\t\t0x00003a08\n\n#define VIVS_GL_UNK03A0C\t\t\t\t\t0x00003a0c\n\n#define VIVS_GL_UNK03A10\t\t\t\t\t0x00003a10\n\n#define VIVS_GL_STALL_TOKEN\t\t\t\t\t0x00003c00\n#define VIVS_GL_STALL_TOKEN_FROM__MASK\t\t\t\t0x0000001f\n#define VIVS_GL_STALL_TOKEN_FROM__SHIFT\t\t\t\t0\n#define VIVS_GL_STALL_TOKEN_FROM(x)\t\t\t\t(((x) << VIVS_GL_STALL_TOKEN_FROM__SHIFT) & VIVS_GL_STALL_TOKEN_FROM__MASK)\n#define VIVS_GL_STALL_TOKEN_TO__MASK\t\t\t\t0x00001f00\n#define VIVS_GL_STALL_TOKEN_TO__SHIFT\t\t\t\t8\n#define VIVS_GL_STALL_TOKEN_TO(x)\t\t\t\t(((x) << VIVS_GL_STALL_TOKEN_TO__SHIFT) & VIVS_GL_STALL_TOKEN_TO__MASK)\n#define VIVS_GL_STALL_TOKEN_FLIP0\t\t\t\t0x40000000\n#define VIVS_GL_STALL_TOKEN_FLIP1\t\t\t\t0x80000000\n\n#define VIVS_NFE\t\t\t\t\t\t0x00000000\n\n#define VIVS_NFE_VERTEX_STREAMS(i0)\t\t\t       (0x00000000 + 0x4*(i0))\n#define VIVS_NFE_VERTEX_STREAMS__ESIZE\t\t\t\t0x00000004\n#define VIVS_NFE_VERTEX_STREAMS__LEN\t\t\t\t0x00000010\n\n#define VIVS_NFE_VERTEX_STREAMS_BASE_ADDR(i0)\t\t       (0x00014600 + 0x4*(i0))\n\n#define VIVS_NFE_VERTEX_STREAMS_CONTROL(i0)\t\t       (0x00014640 + 0x4*(i0))\n\n#define VIVS_NFE_VERTEX_STREAMS_UNK14680(i0)\t\t       (0x00014680 + 0x4*(i0))\n\n#define VIVS_NFE_VERTEX_STREAMS_ROBUSTNESS_UNK146C0(i0)\t       (0x000146c0 + 0x4*(i0))\n\n#define VIVS_NFE_GENERIC_ATTRIB(i0)\t\t\t       (0x00000000 + 0x4*(i0))\n#define VIVS_NFE_GENERIC_ATTRIB__ESIZE\t\t\t\t0x00000004\n#define VIVS_NFE_GENERIC_ATTRIB__LEN\t\t\t\t0x00000020\n\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0(i0)\t\t       (0x00017800 + 0x4*(i0))\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_TYPE__MASK\t\t0x0000000f\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_TYPE__SHIFT\t\t0\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_TYPE(x)\t\t\t(((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG0_TYPE__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG0_TYPE__MASK)\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_ENDIAN__MASK\t\t0x00000030\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_ENDIAN__SHIFT\t\t4\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_ENDIAN(x)\t\t(((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG0_ENDIAN__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG0_ENDIAN__MASK)\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_STREAM__MASK\t\t0x00000700\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_STREAM__SHIFT\t\t8\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_STREAM(x)\t\t(((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG0_STREAM__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG0_STREAM__MASK)\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NUM__MASK\t\t0x00003000\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NUM__SHIFT\t\t12\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NUM(x)\t\t\t(((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NUM__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NUM__MASK)\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NORMALIZE__MASK\t\t0x0000c000\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NORMALIZE__SHIFT\t14\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NORMALIZE_OFF\t\t0x00000000\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NORMALIZE_ON\t\t0x00008000\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_START__MASK\t\t0x00ff0000\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_START__SHIFT\t\t16\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_START(x)\t\t(((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG0_START__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG0_START__MASK)\n\n#define VIVS_NFE_GENERIC_ATTRIB_UNK17880(i0)\t\t       (0x00017880 + 0x4*(i0))\n\n#define VIVS_NFE_GENERIC_ATTRIB_UNK17900(i0)\t\t       (0x00017900 + 0x4*(i0))\n\n#define VIVS_NFE_GENERIC_ATTRIB_UNK17980(i0)\t\t       (0x00017980 + 0x4*(i0))\n\n#define VIVS_NFE_GENERIC_ATTRIB_SCALE(i0)\t\t       (0x00017a00 + 0x4*(i0))\n\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG1(i0)\t\t       (0x00017a80 + 0x4*(i0))\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG1_END__MASK\t\t0x000000ff\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG1_END__SHIFT\t\t0\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG1_END(x)\t\t\t(((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG1_END__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG1_END__MASK)\n#define VIVS_NFE_GENERIC_ATTRIB_CONFIG1_NONCONSECUTIVE\t\t0x00000800\n\n#define VIVS_DUMMY\t\t\t\t\t\t0x00000000\n\n#define VIVS_DUMMY_DUMMY\t\t\t\t\t0x0003fffc\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}