

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32_uart.h</div>  </div>
</div>
<div class="contents">
<a href="stm32__uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef STM32_UART_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define STM32_UART_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 <span class="comment">/*</span>
<a name="l00040"></a>00040 <span class="comment"> * USART Word Length</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#define USART_WORD_LEN_8B                  ((uint16_t)0x0000)</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define USART_WORD_LEN_9B                  ((uint16_t)0x1000)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="comment">/*</span>
<a name="l00046"></a>00046 <span class="comment"> * USART Stop Bits</span>
<a name="l00047"></a>00047 <span class="comment"> */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#define USART_STOP_BIT_1                     ((uint16_t)0x0000)</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define USART_STOP_BIT_0_5                   ((uint16_t)0x1000)</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define USART_STOP_BIT_2                     ((uint16_t)0x2000)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define USART_STOP_BIT_1_5                   ((uint16_t)0x3000)</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a>00053 <span class="comment">/*</span>
<a name="l00054"></a>00054 <span class="comment"> * USART Parity</span>
<a name="l00055"></a>00055 <span class="comment"> */</span>
<a name="l00056"></a>00056 <span class="preprocessor">#define USART_PARITY_NO                      ((uint16_t)0x0000)</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define USART_PARITY_EVEN                    ((uint16_t)0x0400)</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define USART_PARITY_ODD                     ((uint16_t)0x0600)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 
<a name="l00061"></a>00061 <span class="comment">/*</span>
<a name="l00062"></a>00062 <span class="comment"> * USART Hardware Flow Control</span>
<a name="l00063"></a>00063 <span class="comment"> */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#define USART_HW_FLOW_NONE       ((uint16_t)0x0000)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define USART_HW_FLOW_RTS        ((uint16_t)0x0100)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define USART_HW_FLOW_CTS        ((uint16_t)0x0200)</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define USART_HW_FLOW_RTS_CTS    ((uint16_t)0x0300)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="comment">/*</span>
<a name="l00071"></a>00071 <span class="comment"> * USART Clock</span>
<a name="l00072"></a>00072 <span class="comment"> */</span>
<a name="l00073"></a>00073 <span class="preprocessor">#define USART_CLK_DIS                  ((uint16_t)0x0000)</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define USART_CLK_EN                   ((uint16_t)0x0800)</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a>00076 <span class="comment">/*</span>
<a name="l00077"></a>00077 <span class="comment"> * USART Clock Polarity</span>
<a name="l00078"></a>00078 <span class="comment"> */</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define USART_CPOL_LOW                       ((uint16_t)0x0000)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define USART_CPOL_HIGHT                      ((uint16_t)0x0400)</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 <span class="comment">/*</span>
<a name="l00083"></a>00083 <span class="comment"> * USART Clock Phase</span>
<a name="l00084"></a>00084 <span class="comment"> */</span>
<a name="l00085"></a>00085 <span class="preprocessor">#define USART_CPHA_1EDGE                     ((uint16_t)0x0000)</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define USART_CPHA_2EDGE                     ((uint16_t)0x0200)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="comment">/*</span>
<a name="l00091"></a>00091 <span class="comment"> * USART Interrupt definition</span>
<a name="l00092"></a>00092 <span class="comment"> */</span>
<a name="l00093"></a>00093 <span class="preprocessor">#define USART_IT_PE                          ((uint16_t)0x0028)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define USART_IT_TXE                         ((uint16_t)0x0727)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define USART_IT_TC                          ((uint16_t)0x0626)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define USART_IT_RXNE                        ((uint16_t)0x0525)</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define USART_IT_IDLE                        ((uint16_t)0x0424)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define USART_IT_LBD                         ((uint16_t)0x0846)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define USART_IT_CTS                         ((uint16_t)0x096A)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define USART_IT_ERR                         ((uint16_t)0x0060)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define USART_IT_ORE                         ((uint16_t)0x0360)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define USART_IT_NE                          ((uint16_t)0x0260)</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define USART_IT_FE                          ((uint16_t)0x0160)</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a>00105 
<a name="l00106"></a>00106 <span class="preprocessor">#define INT_UART0_CR1                                      0x0C</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define INT_UART0_CR2                                      0x10</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define INT_UART0_CR3                                      0x14</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a>00110 <span class="comment">/*</span>
<a name="l00111"></a>00111 <span class="comment"> * USART DMA Requests</span>
<a name="l00112"></a>00112 <span class="comment"> */</span>
<a name="l00113"></a>00113 <span class="preprocessor">#define USART_DMA_REQ_TX                      ((uint16_t)0x0080)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define USART_DMA_REQ_RX                      ((uint16_t)0x0040)</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00116"></a>00116 <span class="comment">/*</span>
<a name="l00117"></a>00117 <span class="comment"> * USART WakeUp methods</span>
<a name="l00118"></a>00118 <span class="comment"> */</span>
<a name="l00119"></a>00119 <span class="preprocessor">#define USART_WAKEUP_IDLELINE                ((uint16_t)0x0000)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define USART_WAKEUP_ADRESSMARK             ((uint16_t)0x0800)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="comment">/*</span>
<a name="l00124"></a>00124 <span class="comment"> * USART LIN Break Detection Length</span>
<a name="l00125"></a>00125 <span class="comment"> */</span>
<a name="l00126"></a>00126 <span class="preprocessor">#define USART_LIN_BREAK_DET_LEN_10B      ((uint16_t)0x0000)</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define USART_LIN_BREAK_DET_LEN_11B      ((uint16_t)0x0020)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>
<a name="l00129"></a>00129 <span class="comment">/*</span>
<a name="l00130"></a>00130 <span class="comment"> * USART IrDA Low Power</span>
<a name="l00131"></a>00131 <span class="comment"> */</span>
<a name="l00132"></a>00132 <span class="preprocessor">#define USART_IRDA_MODE_LOWPOWER              ((uint16_t)0x0004)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define USART_IRDA_MODE_NORMAL                ((uint16_t)0x0000)</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="preprocessor">#define CR1_RUN_SET               ((uint16_t)0x2000)  </span><span class="comment">/* USART Enable MASK */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define CR1_RUN_RESET             ((uint16_t)0xDFFF)  </span><span class="comment">/* USART Disable MASK */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define CR1_RWU_SET               ((uint16_t)0x0002)  </span><span class="comment">/* USART mute mode Enable MASK */</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define CR1_RWU_RESET             ((uint16_t)0xFFFD)  </span><span class="comment">/* USART mute mode Enable MASK */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define CR1_SBK_SET               ((uint16_t)0x0001)  </span><span class="comment">/* USART Break Character send MASK */</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define CR1_USART_CLEAR_MASK      ((uint16_t)0xE9F3)  </span><span class="comment">/* USART CR1 MASK */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define CR1_UE                                   13</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define CR1_M                                    12</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CR1_WAKE                                 11</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define CR1_PCE                                  10</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define CR1_PS                                    9</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define CR1_PEIE                                  8</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define CR1_TXEIE                                 7</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define CR1_TCIE                                  6</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define CR1_RXNEIE                                5</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define CR1_IDLEIE                                4</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define CR1_TE                                    3</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define CR1_RE                                    2</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define CR1_RWU                                   1</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CR1_SBK                                   0</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>
<a name="l00157"></a>00157 <span class="preprocessor">#define CR2_MASK                  ((uint16_t)0xFFF0)  </span><span class="comment">/* USART address MASK */</span>
<a name="l00158"></a>00158 <span class="preprocessor">#define CR2_LINE_SET              ((uint16_t)0x4000)  </span><span class="comment">/* USART LIN Enable MASK */</span>
<a name="l00159"></a>00159 <span class="preprocessor">#define CR2_LINE_RESET            ((uint16_t)0xBFFF)  </span><span class="comment">/* USART LIN Disable MASK */</span>
<a name="l00160"></a>00160 <span class="preprocessor">#define CR2_USART_CLEAR_MASK      ((uint16_t)0xC0FF)  </span><span class="comment">/* USART CR2 MASK */</span>
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 <span class="preprocessor">#define CR3_SCEN_SET              ((uint16_t)0x0020)  </span><span class="comment">/* USART SC Enable MASK */</span>
<a name="l00163"></a>00163 <span class="preprocessor">#define CR3_SCEN_RESET            ((uint16_t)0xFFDF)  </span><span class="comment">/* USART SC Disable MASK */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define CR3_NACK_SET              ((uint16_t)0x0010)  </span><span class="comment">/* USART SC NACK Enable MASK */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#define CR3_NACK_RESET            ((uint16_t)0xFFEF)  </span><span class="comment">/* USART SC NACK Disable MASK */</span>
<a name="l00166"></a>00166 <span class="preprocessor">#define CR3_HDSEL_SET             ((uint16_t)0x0008)  </span><span class="comment">/* USART Half-Duplex Enable MASK */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define CR3_HDSEL_RESET           ((uint16_t)0xFFF7)  </span><span class="comment">/* USART Half-Duplex Disable MASK */</span>
<a name="l00168"></a>00168 <span class="preprocessor">#define CR3_IRLP_MASK             ((uint16_t)0xFFFB)  </span><span class="comment">/* USART IrDA LowPower mode MASK */</span>
<a name="l00169"></a>00169 <span class="preprocessor">#define CR3_LBDL_MASK             ((uint16_t)0xFFDF)  </span><span class="comment">/* USART LIN Break detection MASK */</span>
<a name="l00170"></a>00170 <span class="preprocessor">#define CR3_WAKE_MASK             ((uint16_t)0xF7FF)  </span><span class="comment">/* USART WakeUp Method MASK */</span>
<a name="l00171"></a>00171 <span class="preprocessor">#define CR3_IREN_SET              ((uint16_t)0x0002)  </span><span class="comment">/* USART IrDA Enable MASK */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define CR3_IREN_RESET            ((uint16_t)0xFFFD)  </span><span class="comment">/* USART IrDA Disable MASK */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define CR3_CLEAR_MASK            ((uint16_t)0xFCFF)  </span><span class="comment">/* USART CR3 MASK */</span>
<a name="l00174"></a>00174 
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 <span class="comment">/* Status */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define SR_CTS                                    9</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define SR_LBD                                    8</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define SR_TXE                                    7</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define SR_TC                                     6</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define SR_RXNE                                   5</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define SR_IDLE                                   4</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define SR_ORE                                    3</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define SR_NE                                     2</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define SR_FE                                     1</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define SR_PE                                     0</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>
<a name="l00188"></a>00188 <span class="preprocessor">#define GTPR_LSB_MASK             ((uint16_t)0x00FF)  </span><span class="comment">/* Guard Time Register LSB MASK */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#define GTPR_MSB_MASK             ((uint16_t)0xFF00)  </span><span class="comment">/* Guard Time Register MSB MASK */</span>
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 <span class="preprocessor">#define USART_IT_MASK             ((uint16_t)0x001F)  </span><span class="comment">/* USART Interrupt MASK */</span>
<a name="l00192"></a>00192 
<a name="l00193"></a>00193 <span class="comment">/* USART flags */</span>
<a name="l00194"></a>00194 <span class="preprocessor">#define USART_FLAG_CTS            ((uint16_t)0x0200)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define USART_FLAG_LBD            ((uint16_t)0x0100)</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define USART_FLAG_TXE            ((uint16_t)0x0080)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define USART_FLAG_TC             ((uint16_t)0x0040)</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define USART_FLAG_RXNE           ((uint16_t)0x0020)</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define USART_FLAG_IDLE           ((uint16_t)0x0010)</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define USART_FLAG_ORE            ((uint16_t)0x0008)</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define USART_FLAG_NE             ((uint16_t)0x0004)</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define USART_FLAG_FE             ((uint16_t)0x0002)</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define USART_FLAG_PE             ((uint16_t)0x0001)</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define USART_FLAG_MASK           ((uint16_t)0x03FF)</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>
<a name="l00206"></a>00206 
<a name="l00207"></a>00207 <span class="comment">/* USART registers */</span>
<a name="l00208"></a>00208 <span class="keyword">struct </span>stm32_usart
<a name="l00209"></a>00209 {
<a name="l00210"></a>00210     reg16_t SR;
<a name="l00211"></a>00211     uint16_t _RESERVED0;
<a name="l00212"></a>00212     reg16_t DR;
<a name="l00213"></a>00213     uint16_t _RESERVED1;
<a name="l00214"></a>00214     reg16_t BRR;
<a name="l00215"></a>00215     uint16_t _RESERVED2;
<a name="l00216"></a>00216     reg16_t CR1;
<a name="l00217"></a>00217     uint16_t _RESERVED3;
<a name="l00218"></a>00218     reg16_t CR2;
<a name="l00219"></a>00219     uint16_t _RESERVED4;
<a name="l00220"></a>00220     reg16_t CR3;
<a name="l00221"></a>00221     uint16_t _RESERVED5;
<a name="l00222"></a>00222     reg16_t GTPR;
<a name="l00223"></a>00223     uint16_t _RESERVED6;
<a name="l00224"></a>00224 };
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 <span class="comment">/* USART mode */</span>
<a name="l00227"></a>00227 <span class="preprocessor">#define USART_MODE_RX             ((uint16_t)0x0004)</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define USART_MODE_TX             ((uint16_t)0x0008)</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span>
<a name="l00230"></a>00230 <span class="comment">/* USART last bit */</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define USART_LASTBIT_DISABLE     ((uint16_t)0x0000)</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define USART_LASTBIT_ENABLE      ((uint16_t)0x0100)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>
<a name="l00234"></a>00234 
<a name="l00235"></a>00235 INLINE uint16_t evaluate_brr(<span class="keyword">struct</span> stm32_usart *base, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> cpu_freq, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> baud)
<a name="l00236"></a>00236 {
<a name="l00237"></a>00237     uint32_t freq, reg, div, frac;
<a name="l00238"></a>00238 
<a name="l00239"></a>00239     <span class="comment">/* NOTE: PCLK1 has been configured as CPU_FREQ / 2 */</span>
<a name="l00240"></a>00240     freq = (base == (<span class="keyword">struct </span>stm32_usart *)USART1_BASE) ? cpu_freq : cpu_freq / 2;
<a name="l00241"></a>00241     div = (0x19 * freq) / (0x04 * baud);
<a name="l00242"></a>00242     reg = (div / 0x64) &lt;&lt; 0x04;
<a name="l00243"></a>00243     frac = div - (0x64 * (reg &gt;&gt; 0x04));
<a name="l00244"></a>00244     reg |= ((frac * 0x10 + 0x32) / 0x64) &amp; 0x0f;
<a name="l00245"></a>00245 
<a name="l00246"></a>00246     <span class="keywordflow">return</span> (uint16_t)reg;
<a name="l00247"></a>00247 }
<a name="l00248"></a>00248 
<a name="l00249"></a>00249 <span class="preprocessor">#endif </span><span class="comment">/* STM32_UART_H */</span>
<a name="l00250"></a>00250 
</pre></div></div>
</div>


