Library {
  Name			  "megacorefunctions_alteradspbuilder2"
  Version		  7.6
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1252"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  MaxMDLFileLineLength	  120
  InitFcn		  "%% DSPBuilder Start\nalt_dspbuilder_update_model(bdroot)\n%% DSPBuilder End\n"
  Created		  "Thu Oct 24 04:44:27 2013"
  Creator		  "swbuild"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "swbuild"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Oct 24 04:44:31 2013"
  RTWModifiedTimeStamp	  304490668
  ModelVersionFormat	  "1.%<AutoIncrement:2>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 360, 98, 1240, 728 ] "
    }
    PropName		    "ConfigurationSets"
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
  }
  System {
    Name		    "megacorefunctions_alteradspbuilder2"
    Location		    [480, 85, 1016, 386]
    Open		    off
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "20"
    Block {
      BlockType		      SubSystem
      Name		      "Avalon-MM Bus Master"
      SID		      "8"
      Ports		      [1, 1]
      Position		      [160, 99, 280, 121]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.225"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Avalon-MM Bus Master AlteraBlockset"
      MaskDescription	      "Defines a collection of ports for connection to an SOPC Builder system when your design f"
      "unctions as an Avalon Memory-Mapped master interface.\n"
      MaskHelp		      "helpview(char(com.altera.dspbuilder.simulation.Cache.getBlockTemplate('BlockFactory', 'com.alte"
      "ra.dspbuilder.blockset.avalonmm.BusMaster').getHelpFile))"
      MaskPromptString	      "iofile|Specify Clock|Clock|Address Width|Address Type|DataType|[number of bits].[]|[].[n"
      "umber of bits]|Allow Byte Enable|Allow Flow Control|Allow Pipeline Transfers|Use Flush Signal|Allow Burst Transf"
      "ers|Maximum Burst Size|Receive IRQ|IRQ Mode|External Type|TYPE|||"
      MaskStyleString	      "edit,checkbox,edit,edit,popup(Read|Write|Read/Write),popup(Signed Integer|Unsigned Intege"
      "r|Signed Fractional|Unsigned Fractional),edit,edit,checkbox,checkbox,checkbox,checkbox,checkbox,edit,checkbox,po"
      "pup(Prioritized|Indiviual Signals),popup(Inferred|Simulink Fixed Point Type|Double),edit,edit,edit,edit"
      MaskVariables	      "iofile=&1;SpecifyClock=&2;clock=&3;addrWidth=@4;addrType=&5;BusType=&6;bwl=@7;bwr=@8;byteEn"
      "able=&9;flowCtrl=&10;pipeline=&11;flush=&12;burst=&13;maxBurst=@14;irq=&15;irq_mode=&16;externalType=&17;PORTTYP"
      "E=&18;internalbustype=&19;externalbustype=&20;root=&21;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonmm.Bus"
      "Master', 'SpecifyClock', 1);|||alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonm"
      "m.BusMaster', 'addrType', 4);|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonmm"
      ".BusMaster', 'BusType', 5);||||alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonm"
      "m.BusMaster', 'flowCtrl', 9);|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonmm"
      ".BusMaster', 'pipeline', 10);|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonmm"
      ".BusMaster', 'flush', 11);|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonmm.Bu"
      "sMaster', 'burst', 12);||alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonmm.BusM"
      "aster', 'irq', 14);|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonmm.BusMaster"
      "', 'irq_mode', 15);|||||"
      MaskEnableString	      "on,on,off,on,on,on,on,off,off,on,on,off,on,off,on,off,on,on,on,on,on"
      MaskVisibilityString    "off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskInitialization      "alt_dspbuilder_internal_initBusPortBlock('BlockFactory', 'com.altera.dspbuilder.blockse"
      "t.avalonmm.BusMaster', { iofile get_param(gcb, 'SpecifyClock') clock addrWidth get_param(gcb, 'addrType') get_pa"
      "ram(gcb, 'BusType') bwl bwr byteEnable get_param(gcb, 'flowCtrl') get_param(gcb, 'pipeline') get_param(gcb, 'flu"
      "sh') get_param(gcb, 'burst') maxBurst get_param(gcb, 'irq') get_param(gcb, 'irq_mode') externalType PORTTYPE int"
      "ernalbustype externalbustype root });"
      MaskSelfModifiable      on
      MaskDisplay	      "plot([-25 19 29 19 -25 -25]*-1, [0 0 -10 -20 -20 0] - 0);plot([11 21 11]*-1, [0 -10 -20] - 0)"
      ";plot([15 25 15]*-1, [0 -10 -20] - 0);text(-5*-1, -10, 'AV-MM Master', 'horizontalAlignment','center','verticalA"
      "lignment','middle');"
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "D:\\\\megacorefunctions%5Falteradspbuilder2_Avalon-MM+Bus+Master_waitrequest.salt,D:\\\\m"
      "egacorefunctions%5Falteradspbuilder2_Avalon-MM+Bus+Master_address.capture,D:\\\\megacorefunctions%5Falteradspbui"
      "lder2_Avalon-MM+Bus+Master_read.capture,D:\\\\megacorefunctions%5Falteradspbuilder2_Avalon-MM+Bus+Master_readdat"
      "a.salt,|off||2|Read|Signed Integer|8|0|off|off|off|off|off|4|off|Prioritized|Inferred|Input|AVALON_MM|Memory|all"
      "blocks_alteradspbuilder2/Avalon-MM Master"
      System {
	Name			"Avalon-MM Bus Master"
	Location		[433, 403, 931, 703]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"15"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  SID			  "8:11"
	  Position		  [15, 15, 35, 35]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "IO"
	  SID			  "8:13"
	  Ports			  [4, 4]
	  Position		  [185, 68, 365, 287]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.1"
	  SourceBlock		  "allblocks_alteradspbuilder2/Avalon-MM Master"
	  SourceType		  "Avalon-MM Master AlteraBlockset"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  iofile		  "D:\\megacorefunctions%5Falteradspbuilder2_Avalon-MM+Bus+Master_IO_waitrequest.salt,D:\\megacorefunctions"
	  "%5Falteradspbuilder2_Avalon-MM+Bus+Master_IO_address.capture,D:\\megacorefunctions%5Falteradspbuilder2_Avalon-MM+Bu"
	  "s+Master_IO_read.capture,D:\\megacorefunctions%5Falteradspbuilder2_Avalon-MM+Bus+Master_IO_readdata.salt,"
	  SpecifyClock		  off
	  addrWidth		  "2"
	  addrType		  "Read"
	  BusType		  "Signed Integer"
	  bwl			  "8"
	  bwr			  "0"
	  byteEnable		  off
	  flowCtrl		  off
	  pipeline		  off
	  flush			  off
	  burst			  off
	  maxBurst		  "4"
	  irq			  off
	  irq_mode		  "Prioritized"
	  externalType		  "Inferred"
	  PORTTYPE		  "Input"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bus_in"
	  SID			  "8:14"
	  Ports			  [3, 2]
	  Position		  [135, 24, 200, 96]
	  LibraryVersion	  "1.29"
	  SourceBlock		  "alt_dspbuilder_internal_BusSink/Bus Sink"
	  SourceType		  "Bus to Wires AlteraBlockset"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sources		  "{ 'waitrequest','readdata', }"
	  sinks			  "{ 'address','read', }"
	  busType		  "AVALON_MM"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bus_out"
	  SID			  "8:15"
	  Ports			  [2, 3]
	  Position		  [30, 24, 95, 96]
	  LibraryVersion	  "1.29"
	  SourceBlock		  "alt_dspbuilder_internal_BusSource/Bus Source"
	  SourceType		  "Wires to Bus AlteraBlockset"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sources		  "{ 'address','read', }"
	  sinks			  "{ 'waitrequest','readdata', }"
	  busType		  "Memory"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  SID			  "8:12"
	  Position		  [15, 15, 35, 35]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  DstBlock		  "bus_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_out"
	  SrcPort		  1
	  DstBlock		  "out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_out"
	  SrcPort		  2
	  DstBlock		  "IO"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "IO"
	  SrcPort		  1
	  DstBlock		  "bus_in"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bus_in"
	  SrcPort		  1
	  DstBlock		  "IO"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "IO"
	  SrcPort		  2
	  DstBlock		  "bus_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_in"
	  SrcPort		  2
	  DstBlock		  "IO"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "IO"
	  SrcPort		  3
	  DstBlock		  "bus_out"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bus_out"
	  SrcPort		  3
	  DstBlock		  "IO"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "IO"
	  SrcPort		  4
	  DstBlock		  "bus_in"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Avalon-MM Bus Slave"
      SID		      "11"
      Ports		      [1, 1]
      Position		      [310, 99, 430, 121]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.225"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Avalon-MM Bus Slave AlteraBlockset"
      MaskDescription	      "Defines a collection of ports for connection to an SOPC Builder system when your design f"
      "unctions as an Avalon Memory-Mapped slave interface.\n"
      MaskHelp		      "helpview(char(com.altera.dspbuilder.simulation.Cache.getBlockTemplate('BlockFactory', 'com.alte"
      "ra.dspbuilder.blockset.avalonmm.BusSlave').getHelpFile))"
      MaskPromptString	      "iofile|Specify Clock|Clock|Address Width|Address Alignment|Address Type|DataType|[number"
      " of bits].[]|[].[number of bits]|Allow Byte Enable|Allow Flow Control|Allow Pipeline Transfers|Wait-State Format"
      "|Read Wait-State Cycles|Write Wait-State Cycles|Read Latency Format|Read Latency Cycles|Allow Burst Transfers|Ma"
      "ximum Burst Size|Output IRQ|Receive BeginTransfer|Use Chip Select|External Type|TYPE|||"
      MaskStyleString	      "edit,checkbox,edit,edit,popup(Dynamic|Native),popup(Read|Write|Read/Write),popup(Signed I"
      "nteger|Unsigned Integer|Signed Fractional|Unsigned Fractional),edit,edit,checkbox,checkbox,checkbox,popup(Fixed|"
      "Variable),edit,edit,popup(Fixed|Variable),edit,checkbox,edit,checkbox,checkbox,checkbox,popup(Inferred|Simulink "
      "Fixed Point Type|Double),edit,edit,edit,edit"
      MaskVariables	      "iofile=&1;SpecifyClock=&2;clock=&3;addrWidth=@4;addrAlignment=&5;addrType=&6;BusType=&7;bwl"
      "=@8;bwr=@9;byteEnable=&10;flowCtrl=&11;pipeline=&12;waitStateFormat=&13;readWaitStateCycles=@14;writeWaitStateCy"
      "cles=@15;readLatencyFormat=&16;readLatencyCycles=@17;burst=&18;maxBurst=@19;irq=&20;receiveBeginTransfer=&21;use"
      "ChipSelect=&22;externalType=&23;PORTTYPE=&24;internalbustype=&25;externalbustype=&26;root=&27;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonmm.Bus"
      "Slave', 'SpecifyClock', 1);||||alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonm"
      "m.BusSlave', 'addrType', 5);|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonmm."
      "BusSlave', 'BusType', 6);||||||alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonm"
      "m.BusSlave', 'waitStateFormat', 12);|||||alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blocks"
      "et.avalonmm.BusSlave', 'burst', 17);|||||||||"
      MaskEnableString	      "on,on,off,on,on,on,on,on,off,on,on,off,on,off,on,off,off,on,off,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskInitialization      "alt_dspbuilder_internal_initBusPortBlock('BlockFactory', 'com.altera.dspbuilder.blockse"
      "t.avalonmm.BusSlave', { iofile get_param(gcb, 'SpecifyClock') clock addrWidth addrAlignment get_param(gcb, 'addr"
      "Type') get_param(gcb, 'BusType') bwl bwr byteEnable flowCtrl pipeline get_param(gcb, 'waitStateFormat') readWait"
      "StateCycles writeWaitStateCycles readLatencyFormat readLatencyCycles get_param(gcb, 'burst') maxBurst irq receiv"
      "eBeginTransfer useChipSelect externalType PORTTYPE internalbustype externalbustype root });"
      MaskSelfModifiable      on
      MaskDisplay	      "plot([-25 19 29 19 -25 -25]*1, [0 0 -10 -20 -20 0] - 0);plot([11 21 11]*1, [0 -10 -20] - 0);p"
      "lot([15 25 15]*1, [0 -10 -20] - 0);text(-5*1, -10, 'AV-MM Slave', 'horizontalAlignment','center','verticalAlignm"
      "ent','middle');"
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "D:\\\\megacorefunctions%5Falteradspbuilder2_Avalon-MM+Bus+Slave_address.salt,D:\\\\megaco"
      "refunctions%5Falteradspbuilder2_Avalon-MM+Bus+Slave_write.salt,D:\\\\megacorefunctions%5Falteradspbuilder2_Avalo"
      "n-MM+Bus+Slave_writedata.salt,D:\\\\megacorefunctions%5Falteradspbuilder2_Avalon-MM+Bus+Slave_byteenable.salt,|o"
      "ff||2|Dynamic|Write|Unsigned Integer|16|0|on|off|off|Fixed|0|0|Fixed|0|off|4|off|off|off|Inferred|Output|AVALON_"
      "MM|Memory|allblocks_alteradspbuilder2/Avalon-MM Slave"
      System {
	Name			"Avalon-MM Bus Slave"
	Location		[433, 403, 931, 703]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"18"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  SID			  "11:14"
	  Position		  [15, 15, 35, 35]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "IO"
	  SID			  "11:16"
	  Ports			  [4, 4]
	  Position		  [395, 68, 575, 287]
	  ForegroundColor	  "blue"
	  LibraryVersion	  "1.1"
	  SourceBlock		  "allblocks_alteradspbuilder2/Avalon-MM Slave"
	  SourceType		  "Avalon-MM Slave AlteraBlockset"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  iofile		  "D:\\megacorefunctions%5Falteradspbuilder2_Avalon-MM+Bus+Slave_IO_address.salt,D:\\megacorefunctions%5Fal"
	  "teradspbuilder2_Avalon-MM+Bus+Slave_IO_write.salt,D:\\megacorefunctions%5Falteradspbuilder2_Avalon-MM+Bus+Slave_IO_"
	  "writedata.salt,D:\\megacorefunctions%5Falteradspbuilder2_Avalon-MM+Bus+Slave_IO_byteenable.salt,"
	  SpecifyClock		  off
	  addrWidth		  "2"
	  addrAlignment		  "Dynamic"
	  addrType		  "Write"
	  BusType		  "Unsigned Integer"
	  bwl			  "16"
	  bwr			  "0"
	  byteEnable		  on
	  flowCtrl		  off
	  pipeline		  off
	  waitStateFormat	  "Fixed"
	  readWaitStateCycles	  "0"
	  writeWaitStateCycles	  "0"
	  readLatencyFormat	  "Fixed"
	  readLatencyCycles	  "0"
	  burst			  off
	  maxBurst		  "4"
	  irq			  off
	  receiveBeginTransfer	  off
	  useChipSelect		  off
	  externalType		  "Inferred"
	  PORTTYPE		  "Output"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bus_in"
	  SID			  "11:17"
	  Ports			  [1, 4]
	  Position		  [135, 24, 200, 96]
	  LibraryVersion	  "1.29"
	  SourceBlock		  "alt_dspbuilder_internal_BusSink/Bus Sink"
	  SourceType		  "Bus to Wires AlteraBlockset"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sources		  "{ }"
	  sinks			  "{ 'address','write','writedata','byteenable', }"
	  busType		  "Memory"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bus_out"
	  SID			  "11:18"
	  Ports			  [4, 1]
	  Position		  [30, 24, 95, 96]
	  LibraryVersion	  "1.29"
	  SourceBlock		  "alt_dspbuilder_internal_BusSource/Bus Source"
	  SourceType		  "Wires to Bus AlteraBlockset"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sources		  "{ 'address','write','writedata','byteenable', }"
	  sinks			  "{ }"
	  busType		  "AVALON_MM"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  SID			  "11:15"
	  Position		  [15, 15, 35, 35]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  DstBlock		  "bus_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_out"
	  SrcPort		  1
	  DstBlock		  "out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_in"
	  SrcPort		  1
	  DstBlock		  "IO"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "IO"
	  SrcPort		  1
	  DstBlock		  "bus_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bus_in"
	  SrcPort		  2
	  DstBlock		  "IO"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "IO"
	  SrcPort		  2
	  DstBlock		  "bus_out"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bus_in"
	  SrcPort		  3
	  DstBlock		  "IO"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "IO"
	  SrcPort		  3
	  DstBlock		  "bus_out"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bus_in"
	  SrcPort		  4
	  DstBlock		  "IO"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "IO"
	  SrcPort		  4
	  DstBlock		  "bus_out"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Avalon-ST Bus Sink"
      SID		      "14"
      Ports		      [1, 1]
      Position		      [460, 99, 580, 121]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.225"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Avalon-ST Bus Sink AlteraBlockset"
      MaskDescription	      "Defines a collection of ports for connection to an SOPC Builder system when your design f"
      "unctions as an Avalon-ST source.\n"
      MaskHelp		      "helpview(char(com.altera.dspbuilder.simulation.Cache.getBlockTemplate('BlockFactory', 'com.alte"
      "ra.dspbuilder.blockset.avalonst.BusSink').getHelpFile))"
      MaskPromptString	      "iofile|Specify Clock|Clock|DataType|[number of bits].[]|[].[number of bits]|Symbol Width"
      "|symbolsPerBeat|Use endofpacket|Use startofpacket|Ready Latency|External Type|TYPE|||"
      MaskStyleString	      "edit,checkbox,edit,popup(Signed Integer|Unsigned Integer|Signed Fractional|Unsigned Fract"
      "ional),edit,edit,edit,edit,checkbox,checkbox,edit,popup(Inferred|Simulink Fixed Point Type|Double),edit,edit,edi"
      "t,edit"
      MaskVariables	      "iofile=&1;SpecifyClock=&2;clock=&3;BusType=&4;bwl=@5;bwr=@6;symbolWidth=@7;symbolsPerBeat=@"
      "8;endOfPacket=&9;startOfPacket=&10;readyLatency=@11;externalType=&12;PORTTYPE=&13;internalbustype=&14;externalbu"
      "stype=&15;root=&16;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonst.Bus"
      "Sink', 'SpecifyClock', 1);||alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonst.B"
      "usSink', 'BusType', 3);|||||alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonst.B"
      "usSink', 'endOfPacket', 8);|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonst.B"
      "usSink', 'startOfPacket', 9);||||||"
      MaskEnableString	      "on,on,off,on,on,off,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "off,on,on,on,on,on,on,off,on,on,on,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskInitialization      "alt_dspbuilder_internal_initBusPortBlock('BlockFactory', 'com.altera.dspbuilder.blockse"
      "t.avalonst.BusSink', { iofile get_param(gcb, 'SpecifyClock') clock get_param(gcb, 'BusType') bwl bwr symbolWidth"
      " symbolsPerBeat get_param(gcb, 'endOfPacket') get_param(gcb, 'startOfPacket') readyLatency externalType PORTTYPE"
      " internalbustype externalbustype root });"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "|off||Unsigned Integer|8|0|8|0|off|off|1|Inferred|Output|AVALON_ST|Stream|allblocks_alter"
      "adspbuilder2/Avalon-ST Sink"
      System {
	Name			"Avalon-ST Bus Sink"
	Location		[433, 403, 931, 703]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"16"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "14:15"
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "14:16"
	  Position		  [360, 103, 390, 117]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Avalon-ST Bus Source"
      SID		      "17"
      Ports		      [1, 1]
      Position		      [15, 189, 135, 211]
      ForegroundColor	      "blue"
      LibraryVersion	      "1.225"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Avalon-ST Bus Source AlteraBlockset"
      MaskDescription	      "Defines a collection of ports for connection to an SOPC Builder system when your design f"
      "unctions as an Avalon-ST source.\n"
      MaskHelp		      "helpview(char(com.altera.dspbuilder.simulation.Cache.getBlockTemplate('BlockFactory', 'com.alte"
      "ra.dspbuilder.blockset.avalonst.BusSource').getHelpFile))"
      MaskPromptString	      "iofile|Specify Clock|Clock|DataType|[number of bits].[]|[].[number of bits]|Symbol Width"
      "|symbolsPerBeat|Use endofpacket|Use startofpacket|Ready Latency|External Type|TYPE|||"
      MaskStyleString	      "edit,checkbox,edit,popup(Signed Integer|Unsigned Integer|Signed Fractional|Unsigned Fract"
      "ional),edit,edit,edit,edit,checkbox,checkbox,edit,popup(Inferred|Simulink Fixed Point Type|Double),edit,edit,edi"
      "t,edit"
      MaskVariables	      "iofile=&1;SpecifyClock=&2;clock=&3;BusType=&4;bwl=@5;bwr=@6;symbolWidth=@7;symbolsPerBeat=@"
      "8;endOfPacket=&9;startOfPacket=&10;readyLatency=@11;externalType=&12;PORTTYPE=&13;internalbustype=&14;externalbu"
      "stype=&15;root=&16;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonst.Bus"
      "Source', 'SpecifyClock', 1);||alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalonst"
      ".BusSource', 'BusType', 3);|||||alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.avalon"
      "st.BusSource', 'endOfPacket', 8);|alt_dspbuilder_update_gui('BlockFactory', 'com.altera.dspbuilder.blockset.aval"
      "onst.BusSource', 'startOfPacket', 9);||||||"
      MaskEnableString	      "on,on,off,on,on,off,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "off,on,on,on,on,on,on,off,on,on,on,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskInitialization      "alt_dspbuilder_internal_initBusPortBlock('BlockFactory', 'com.altera.dspbuilder.blockse"
      "t.avalonst.BusSource', { iofile get_param(gcb, 'SpecifyClock') clock get_param(gcb, 'BusType') bwl bwr symbolWid"
      "th symbolsPerBeat get_param(gcb, 'endOfPacket') get_param(gcb, 'startOfPacket') readyLatency externalType PORTTY"
      "PE internalbustype externalbustype root });"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "|off||Unsigned Integer|8|0|8|0|off|off|1|Inferred|Input|AVALON_ST|Stream|allblocks_altera"
      "dspbuilder2/Avalon-ST Source"
      System {
	Name			"Avalon-ST Bus Source"
	Location		[433, 403, 931, 703]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"19"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "17:18"
	  Position		  [110, 103, 140, 117]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "17:19"
	  Position		  [360, 103, 390, 117]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Bus Sink"
      SID		      "5"
      Ports		      [1]
      Position		      [375, 15, 475, 55]
      LibraryVersion	      "1.29"
      SourceBlock	      "alt_dspbuilder_internal_BusSink/Bus Sink"
      SourceType	      "Bus to Wires AlteraBlockset"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      sources		      "0"
      sinks		      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Bus Source"
      SID		      "6"
      Ports		      [0, 1]
      Position		      [505, 15, 605, 55]
      LibraryVersion	      "1.29"
      SourceBlock	      "alt_dspbuilder_internal_BusSource/Bus Source"
      SourceType	      "Wires to Bus AlteraBlockset"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      sources		      "0"
      sinks		      "0"
    }
    Block {
      BlockType		      "S-Function"
      Name		      "BusSink"
      SID		      "4"
      Ports		      [1]
      Position		      [305, 15, 345, 55]
      ForegroundColor	      "blue"
      CopyFcn		      "alt_dspbuilder_add_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.buses.BusSink');"
      DeleteFcn		      "com.altera.dspbuilder.simulation.Mask.delete(gcb);"
      UndoDeleteFcn	      "alt_dspbuilder_add_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.buses.BusSink"
      "');"
      LoadFcn		      "alt_dspbuilder_load_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.buses.BusSink');"
      PostSaveFcn	      "alt_dspbuilder_block_saved(gcb);"
      NameChangeFcn	      "alt_dspbuilder_block_renamed(gcb);"
      FunctionName	      "sBus"
      Parameters	      "busType sources sinks "
      EnableBusSupport	      off
      MaskType		      "Bus Wire Sink AlteraBlockset"
      MaskHelp		      "helpview(char(com.altera.dspbuilder.simulation.Cache.getBlockTemplate('BlockFactory', 'com.alte"
      "ra.dspbuilder.blockset.buses.BusSink').getHelpFile))"
      MaskPromptString	      "Bus Type|Sources|Sources"
      MaskStyleString	      "edit,edit,edit"
      MaskVariables	      "busType=&1;sources=&2;sinks=&3;"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskInitialization      "alt_dspbuilder_init('BlockFactory', 'com.altera.dspbuilder.blockset.buses.BusSink', { b"
      "usType sources sinks });"
      MaskSelfModifiable      on
      MaskDisplay	      "port_label('input', 1, '<');\ndisp(busType)\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "AVALON_ST||"
    }
    Block {
      BlockType		      "S-Function"
      Name		      "BusSource"
      SID		      "3"
      Ports		      [0, 1]
      Position		      [235, 15, 275, 55]
      ForegroundColor	      "blue"
      CopyFcn		      "alt_dspbuilder_add_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.buses.BusSource');"
      DeleteFcn		      "com.altera.dspbuilder.simulation.Mask.delete(gcb);"
      UndoDeleteFcn	      "alt_dspbuilder_add_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.buses.BusSour"
      "ce');"
      LoadFcn		      "alt_dspbuilder_load_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.buses.BusSource');"
      PostSaveFcn	      "alt_dspbuilder_block_saved(gcb);"
      NameChangeFcn	      "alt_dspbuilder_block_renamed(gcb);"
      FunctionName	      "sBus"
      Parameters	      "busType sources sinks "
      EnableBusSupport	      off
      MaskType		      "Bus Wire Source AlteraBlockset"
      MaskHelp		      "helpview(char(com.altera.dspbuilder.simulation.Cache.getBlockTemplate('BlockFactory', 'com.alte"
      "ra.dspbuilder.blockset.buses.BusSource').getHelpFile))"
      MaskPromptString	      "Bus Type|Sources|Sources"
      MaskStyleString	      "edit,edit,edit"
      MaskVariables	      "busType=&1;sources=&2;sinks=&3;"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskInitialization      "alt_dspbuilder_init('BlockFactory', 'com.altera.dspbuilder.blockset.buses.BusSource', {"
      " busType sources sinks });"
      MaskSelfModifiable      on
      MaskDisplay	      "port_label('output', 1, '>');\ndisp(busType)\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "AVALON_ST||"
    }
    Block {
      BlockType		      Reference
      Name		      "Entity"
      SID		      "7"
      Ports		      []
      Position		      [15, 100, 135, 160]
      BackgroundColor	      "lightBlue"
      LibraryVersion	      "1.31"
      SourceBlock	      "alt_dspbuilder_internal_Entity/Entity"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      entityDisplayName	      "Entity"
      showResets	      off
      n_input_port	      "0"
      n_output_port	      "0"
      busNames		      "0"
      busTypes		      "0"
      busDirections	      "0"
      busInputRoles	      "0"
      busOutputRoles	      "0"
    }
    Block {
      BlockType		      "S-Function"
      Name		      "IEntityImport"
      SID		      "2"
      Ports		      []
      Position		      [145, 15, 205, 75]
      ForegroundColor	      "blue"
      CopyFcn		      "alt_dspbuilder_add_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.altlab.IEntityImpo"
      "rt');"
      DeleteFcn		      "com.altera.dspbuilder.simulation.Mask.delete(gcb);"
      UndoDeleteFcn	      "alt_dspbuilder_add_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.altlab.IEntit"
      "yImport');"
      LoadFcn		      "alt_dspbuilder_load_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.altlab.IEntityImp"
      "ort');"
      PostSaveFcn	      "alt_dspbuilder_block_saved(gcb);"
      NameChangeFcn	      "alt_dspbuilder_block_renamed(gcb);"
      OpenFcn		      "com.altera.dspbuilder.simulation.Mask.simpleInit('BlockFactory', 'com.altera.dspbuilder.blockset"
      ".altlab.IEntityImport', bdroot(gcb), gcb);\nalt_dspbuilder_internal_entityConfiguration(gcb)\n"
      FunctionName	      "sGeneric"
      Parameters	      "entityName entityVersion searchPath entityDisplayName entityParameterMap showResets n_input_po"
      "rt n_output_port inNames inBwls inBwrs inTypes inDelayed outNames outBwls outBwrs outTypes array_clocks resetNam"
      "es resetTypes resetLengths allowFloatingPointOverride busNames busTypes busDirections busInputRoles busOutputRol"
      "es "
      EnableBusSupport	      off
      MaskType		      "IEntityImport AlteraBlockset"
      MaskHelp		      "helpview(char(com.altera.dspbuilder.simulation.Cache.getBlockTemplate('BlockFactory', 'com.alte"
      "ra.dspbuilder.blockset.altlab.IEntityImport').getHelpFile))"
      MaskPromptString	      "IEntity Name|IEntity Version|IEntity Search Path|IEntity Display Name|IEntity Parameteri"
      "zation|Show reset ports|n_input_port|n_output_port|Input Port Names|Input Bitwidth Lefts|Input Bitwidth Rights|I"
      "nput Types|Input Delayed Flags|Output Port Names|Output Bitwidth Lefts|Output Bitwidth Rights|Output Types|Clock"
      "s|Reset Names|Reset Types|Reset Lengths||Bus Names|Bus Types|Bus Directions|Bus Input Roles|Bus Output Roles"
      MaskStyleString	      "edit,edit,edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,"
      "edit,edit,edit,edit,checkbox,edit,edit,edit,edit,edit"
      MaskVariables	      "entityName=&1;entityVersion=&2;searchPath=&3;entityDisplayName=&4;entityParameterMap=&5;sho"
      "wResets=&6;n_input_port=@7;n_output_port=@8;inNames=&9;inBwls=&10;inBwrs=&11;inTypes=&12;inDelayed=&13;outNames="
      "&14;outBwls=&15;outBwrs=&16;outTypes=&17;array_clocks=&18;resetNames=&19;resetTypes=&20;resetLengths=&21;allowFl"
      "oatingPointOverride=&22;busNames=&23;busTypes=&24;busDirections=&25;busInputRoles=&26;busOutputRoles=&27;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskInitialization      "alt_dspbuilder_init('BlockFactory', 'com.altera.dspbuilder.blockset.altlab.IEntityImpor"
      "t', { entityName entityVersion searchPath entityDisplayName entityParameterMap showResets n_input_port n_output_"
      "port inNames inBwls inBwrs inTypes inDelayed outNames outBwls outBwrs outTypes array_clocks resetNames resetType"
      "s resetLengths allowFloatingPointOverride busNames busTypes busDirections busInputRoles busOutputRoles });"
      MaskSelfModifiable      on
      MaskDisplay	      "disp(entityDisplayName);\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "|||||off|0|0||||||||||||||off|||||"
    }
    Block {
      BlockType		      "S-Function"
      Name		      "MegaCore"
      SID		      "1"
      Ports		      []
      Position		      [15, 15, 120, 55]
      ForegroundColor	      "blue"
      CopyFcn		      "alt_dspbuilder_add_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.megacorefunctions."
      "MegaCore');\nalt_dspbuilder_internal_megacorealtr_copy(gcb)\n"
      DeleteFcn		      "com.altera.dspbuilder.simulation.Mask.delete(gcb);"
      UndoDeleteFcn	      "alt_dspbuilder_add_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.megacorefunct"
      "ions.MegaCore');"
      LoadFcn		      "alt_dspbuilder_load_block(gcb, 'BlockFactory', 'com.altera.dspbuilder.blockset.megacorefunctions"
      ".MegaCore');"
      PostSaveFcn	      "alt_dspbuilder_block_saved(gcb);"
      InitFcn		      "alt_dspbuilder_internal_init_blackbox_flow;\n"
      NameChangeFcn	      "alt_dspbuilder_block_renamed(gcb);\nalt_dspbuilder_internal_megacorealtr_rename(gcb)\n"
      OpenFcn		      "com.altera.dspbuilder.simulation.Mask.simpleInit('BlockFactory', 'com.altera.dspbuilder.blockset"
      ".megacorefunctions.MegaCore', bdroot(gcb), gcb);\nalt_dspbuilder_megacorealtr_launch(gcb, 0, 0)\n"
      FunctionName	      "sGeneric"
      Parameters	      "entityName inNames inBwls inBwrs inTypes inDelayed outNames outBwls outBwrs outTypes xmlmapfil"
      "e launch_params is_megacore use_dynamic_feedthrough_data use_alphabetical_port_ordering vofile n_input_port n_ou"
      "tput_port core_dir core_name clockname flow_dir core_version NewVariation VhdlVariationDate VhdlVariationName sy"
      "stemC_model_file use_systemC_model wizard resetNames resetTypes resetLengths inptype outptype allowFloatingPoint"
      "Override "
      EnableBusSupport	      off
      MaskType		      "MegaCore AlteraBlockset"
      MaskDescription	      "When you double-click on this block, it opens the MegaCore function user interface which "
      "allows you to generate all the files required to integrate a parameterized MegaCore function variation into the "
      "model.\n"
      MaskHelp		      "helpview(char(com.altera.dspbuilder.simulation.Cache.getBlockTemplate('BlockFactory', 'com.alte"
      "ra.dspbuilder.blockset.megacorefunctions.MegaCore').getHelpFile))"
      MaskPromptString	      "Entity Name|Input port names|Input Bitwidth lefts|Input Bitwidth rights|Input Types|Inpu"
      "t Delayed Flags|Output port names|Output Bitwidth lefts|Output Bitwidth rights|Output Types|xmlmapfile|launch_pa"
      "rams|is_megacore|use_dynamic_feedthrough_data|use_alphabetical_port_ordering|vofile|n_input_port|n_output_port|c"
      "ore_dir|core_name|clockname|flow_dir|core_version|NewVariation|VhdlVariationDate|VhdlVariationName|SystemC model"
      " file|Use SystemC bit-accurate model|wizard|array_clocks|array_clocks|array_clocks|inptype|outptype|"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
      ",edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,checkbox"
      MaskVariables	      "entityName=&1;inNames=&2;inBwls=&3;inBwrs=&4;inTypes=&5;inDelayed=&6;outNames=&7;outBwls=&8"
      ";outBwrs=&9;outTypes=&10;xmlmapfile=&11;launch_params=&12;is_megacore=&13;use_dynamic_feedthrough_data=&14;use_a"
      "lphabetical_port_ordering=&15;vofile=&16;n_input_port=@17;n_output_port=@18;core_dir=&19;core_name=&20;clockname"
      "=&21;flow_dir=&22;core_version=&23;NewVariation=&24;VhdlVariationDate=&25;VhdlVariationName=&26;systemC_model_fi"
      "le=&27;use_systemC_model=&28;wizard=&29;resetNames=&30;resetTypes=&31;resetLengths=&32;inptype=&33;outptype=&34;"
      "allowFloatingPointOverride=&35;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on"
      MaskCallbackString      "||||||||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
      "n,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on"
      MaskInitialization      "alt_dspbuilder_init('BlockFactory', 'com.altera.dspbuilder.blockset.megacorefunctions.M"
      "egaCore', { entityName inNames inBwls inBwrs inTypes inDelayed outNames outBwls outBwrs outTypes xmlmapfile laun"
      "ch_params is_megacore use_dynamic_feedthrough_data use_alphabetical_port_ordering vofile n_input_port n_output_p"
      "ort core_dir core_name clockname flow_dir core_version NewVariation VhdlVariationDate VhdlVariationName systemC_"
      "model_file use_systemC_model wizard resetNames resetTypes resetLengths inptype outptype allowFloatingPointOverri"
      "de });"
      MaskSelfModifiable      on
      MaskDisplay	      "disp(' ');\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "port"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "||||||||||SimgenCMap.xml||on|on|on|test_core.vo|0|0|C:\\\\altera\\\\71\\\\ip\\\\fft\\\\li"
      "b\\\\ip_toolbench|||C:\\\\altera\\\\71\\\\ip\\\\fft\\\\lib\\\\..\\\\..\\\\common\\\\ip_toolbench\\\\v1.3.0\\\\bi"
      "n||on|09-Nov-2006 14:30:07|test_core.vhd||off|fft||||||off"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Multiple Bus Port External RAM"
      SID		      "20"
      Ports		      [2]
      Position		      [160, 190, 260, 290]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "This is a simulation model of an external RAM block.  It can be used to store and retriev"
      "e data from a range of addresses.  It is designed specifically to work with the DSP Builder Video and Image Proc"
      "essing blocks, but may be used for other purposes.\n\nAs it is a simulation only block, it will not generate HDL"
      " when SignalCompiler is run.\n\nParameters\n=========\nData Width - the number of bits used for the data (8,16, "
      "32, 64 or 128 bits only)\nAddress Width - number of bits used for the address (between 1 and 32) \nWait States P"
      "er Write - choose a fixed number of wait states for each write transfer (between 0 to 10)\nMaximum Latency - set"
      " the latency for pipelined read transfer (between 1 and 255)\nSize, Offset - to use a range of addresses, choose"
      " an offset (start address) and size (number of addresses).  The size added to the offset must be less than 2 ^ a"
      "ddress width).\n\nNote : If 64 or 128 bits are selected for the data width, the block will attempt to register a"
      " Simulink fixed point type of the corresponding width.  This will only work if a valid fixed point license is pr"
      "esent on the user's machine.  Please refer to the Simulink help for more information about fixed point licenses."
      MaskHelp		      "helpview(fullfile(alt_dspbuilder_get_quartus_rootdir, 'dsp_builder', 'docs', 'MultiplePortExter"
      "nalRAM.html'))"
      MaskPromptString	      "Number of Write Buses|Number of Read Buses|Data Width|Address Width|Wait States Per Writ"
      "e|Maximum Latency|Size|Offset"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
      MaskVariables	      "WRITE_INTERFACES=@1;READ_INTERFACES=@2;DATA_WIDTH=@3;ADDRESS_WIDTH=@4;WAIT_STATES_PER_WRITE"
      "=@5;MAXIMUM_LATENCY=@6;SIZE=@7;OFFSET=@8;"
      MaskTunableValueString  "off,off,off,off,off,off,off,off"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskInitialization      "system = gcb;\nparamNames = get_param(system, 'MaskNames');\nparamsAndCommas = strcat(p"
      "aramNames,',');\nparamValues = eval(['{' paramsAndCommas{:} '}'])';\nalt_dspbuilder_internal_initMultipleBusPort"
      "ExternalRAM(system,...\n            WRITE_INTERFACES, READ_INTERFACES, paramNames, paramValues);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|1|32|8|0|1|100|0"
      System {
	Name			"Multiple Bus Port External RAM"
	Location		[771, 377, 1222, 845]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"5"
	Block {
	  BlockType		  Inport
	  Name			  "Write1"
	  SID			  "20:1"
	  Position		  [15, 15, 35, 35]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Read1"
	  SID			  "20:2"
	  Position		  [15, 15, 35, 35]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "Entity"
	  SID			  "20:3"
	  Ports			  [7, 4]
	  Position		  [90, 174, 385, 326]
	  InitFcn		  "alt_dspbuilder_update_external_RAM();"
	  StartFcn		  "alt_dspbuilder_internal_externalRAMWarning"
	  FunctionName		  "sExternalRAM"
	  Parameters		  "WRITE_INTERFACES READ_INTERFACES DATA_WIDTH ADDRESS_WIDTH WAIT_STATES_PER_WRITE MAXIMUM_LATENCY SIZE"
	  " OFFSET"
	  EnableBusSupport	  off
	  MaskDescription	  "This is a simulation model of an external RAM block.  It can be used to store and retrieve data "
	  "from a range of addresses.  It is designed specifically to work with the DSP Builder Video and Image Processing blo"
	  "cks, but may be used for other purposes.\n\nAs it is a simulation only block, it will not generate HDL when SignalC"
	  "ompiler is run.\n\nParameters\n=========\nData Width - the number of bits used for the data (8,16, 32, 64 or 128 bi"
	  "ts only)\nAddress Width - number of bits used for the address (between 1 and 32) \nWait States Per Write - choose a"
	  " fixed number of wait states for each write transfer (between 0 to 10)\nMaximum Latency - set the latency for pipel"
	  "ined read transfer (between 1 and 255)\nSize, Offset - to use a range of addresses, choose an offset (start address"
	  ") and size (number of addresses).  The size added to the offset must be less than 2 ^ address width).\n\nNote : If "
	  "64 or 128 bits are selected for the data width, the block will attempt to register a Simulink fixed point type of t"
	  "he corresponding width.  This will only work if a valid fixed point license is present on the user's machine.  Plea"
	  "se refer to the Simulink help for more information about fixed point licenses."
	  MaskPromptString	  "Number of Write Interfaces|Number of Read Interfaces|Data Width|Address Width|Wait States Per W"
	  "rite|Maximum Latency|Size|Offset"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskVariables		  "WRITE_INTERFACES=@1;READ_INTERFACES=@2;DATA_WIDTH=@3;ADDRESS_WIDTH=@4;WAIT_STATES_PER_WRITE=@5;MA"
	  "XIMUM_LATENCY=@6;SIZE=@7;OFFSET=@8;"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskDisplay		  "port_label('input', 1, 'WriteData1');\nport_label('input', 2, 'WriteAddress1');\nport_label('input'"
	  ", 3, 'WriteEnable1');\nport_label('output', 1, 'WriteWaitRequest1');\nport_label('input', 4, 'WriteData2');\nport_l"
	  "abel('input', 5, 'WriteAddress2');\nport_label('input', 6, 'WriteEnable2');\nport_label('output', 2, 'WriteWaitRequ"
	  "est2');\nport_label('input', 7, 'WriteData3');\nport_label('input', 8, 'WriteAddress3');\nport_label('input', 9, 'W"
	  "riteEnable3');\nport_label('output', 3, 'WriteWaitRequest3');\nport_label('input', 10, 'ReadAddress1');\nport_label"
	  "('input', 11, 'ReadEnable1');\nport_label('output', 4, 'ReadData1');\nport_label('output', 5, 'ReadDataValid1');\np"
	  "ort_label('output', 6, 'ReadWaitRequest1');\nport_label('input', 12, 'ReadAddress2');\nport_label('input', 13, 'Rea"
	  "dEnable2');\nport_label('output', 7, 'ReadData2');\nport_label('output', 8, 'ReadDataValid2');\nport_label('output'"
	  ", 9, 'ReadWaitRequest2');\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|1|32|8|0|1|100|0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "read_bus_1"
	  SID			  "20:4"
	  Ports			  [4, 2]
	  Position		  [260, 54, 325, 126]
	  LibraryVersion	  "1.29"
	  SourceBlock		  "alt_dspbuilder_internal_BusSink/Bus Sink"
	  SourceType		  "Bus to Wires AlteraBlockset"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sources		  "{'readdata', 'readdatavalid', 'waitrequest'}"
	  sinks			  "{'address', 'read'}"
	  busType		  "Memory"
	}
	Block {
	  BlockType		  Reference
	  Name			  "write_bus_1"
	  SID			  "20:5"
	  Ports			  [2, 3]
	  Position		  [145, 24, 210, 96]
	  LibraryVersion	  "1.29"
	  SourceBlock		  "alt_dspbuilder_internal_BusSink/Bus Sink"
	  SourceType		  "Bus to Wires AlteraBlockset"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  sources		  "{'waitrequest'}"
	  sinks			  "{'writedata','address', 'write'}"
	  busType		  "Memory"
	}
	Line {
	  SrcBlock		  "Write1"
	  SrcPort		  1
	  DstBlock		  "write_bus_1"
	  DstPort		  1
	}
      }
    }
  }
}
