0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/dp_parts.v,1524714720,verilog,,C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/fact_decoder.v,,adder;alu;dreg;dreg_en;mult;mux2;mux4;regfile;rsreg;signext,,,,,,,,
C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/new/tb_factorial_wrapper.v,1524717546,verilog,,,,tb_factorial_wrapper,,,,,,,,
C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/CU.v,1524714724,verilog,,C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/DP.v,,CU,,,,,,,,
C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/DP.v,1524714724,verilog,,C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/Factorial.v,,CMP_GT;CNT_DOWN;DP;MUL;MUX_2;REG_D,,,,,,,,
C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/Factorial.v,1524714725,verilog,,C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/dp_parts.v,,Factorial,,,,,,,,
C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/fact_decoder.v,1524714720,verilog,,C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/factorial_wrapper.v,,fact_decoder,,,,,,,,
C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sources_1/new/factorial_wrapper.v,1524714720,verilog,,C:/Users/Matt/Documents/GitHub/CMPE_140_lab8/lab_7.srcs/sim_1/new/tb_factorial_wrapper.v,,factorial_wrapper,,,,,,,,
