SIM ?= icarus
TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES += $(PWD)/top.v $(PWD)/and_child.v $(PWD)/not_child.v
TOPLEVEL = top
MODULE = testbench

include $(shell cocotb-config --makefiles)/Makefile.sim