$date
	Sun Oct 23 06:54:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#283165
b1100 !
1"
#283166
b1100 &
b1100 %
1$
#283167
0"
#283170
b110 &
b110 %
#283174
b11 &
b11 %
#283178
b1010 &
b1010 %
#283182
b101 &
b101 %
#283186
b10000 &
b10000 %
#283190
b1000 &
b1000 %
#283194
b100 &
b100 %
#283198
b10 &
b10 %
#283202
b1 &
b1 %
1#
#283206
b0 &
0#
b0 %
0$
#1355425
b11110 !
1"
#1355426
b11110 &
b11110 %
1$
#1355427
0"
#1355430
b1111 &
b1111 %
#1355434
b101110 &
b101110 %
#1355438
b10111 &
b10111 %
#1355442
b1000110 &
b1000110 %
#1355446
b100011 &
b100011 %
#1355450
b1101010 &
b1101010 %
#1355454
b110101 &
b110101 %
#1355458
b10100000 &
b10100000 %
#1355462
b1010000 &
b1010000 %
#1355466
b101000 &
b101000 %
#1355470
b10100 &
b10100 %
#1355474
b1010 &
b1010 %
#1355478
b101 &
b101 %
#1355482
b10000 &
b10000 %
#1355486
b1000 &
b1000 %
#1355490
b100 &
b100 %
#1355494
b10 &
b10 %
#1355498
b1 &
b1 %
1#
#1355502
b0 &
0#
b0 %
0$
#2354397
b10 !
1"
#2354398
b10 &
b10 %
1$
#2354399
0"
#2354402
b1 &
b1 %
1#
#2354406
b0 &
0#
b0 %
0$
#4500012
