/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [3:0] _03_;
  reg [7:0] _04_;
  wire [11:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [30:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(in_data[160] & celloutsig_1_2z[2]);
  assign celloutsig_0_2z = !(in_data[67] ? celloutsig_0_1z : in_data[41]);
  assign celloutsig_0_1z = !(_02_ ? _01_ : _00_);
  assign celloutsig_1_8z = ~(celloutsig_1_5z | celloutsig_1_6z);
  assign celloutsig_0_5z = ~((_02_ | celloutsig_0_1z) & (celloutsig_0_4z | celloutsig_0_2z));
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, _02_, _01_, _00_ } + { _01_, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, _02_, _01_, _00_ };
  reg [2:0] _11_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 3'h0;
    else _11_ <= in_data[57:55];
  assign { _02_, _01_, _00_ } = _11_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 4'h0;
    else _03_ <= celloutsig_0_3z[4:1];
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 8'h00;
    else _04_ <= { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = { _01_, celloutsig_0_1z, _02_, _01_, _00_ } > in_data[67:63];
  assign celloutsig_1_0z = in_data[171:168] > in_data[108:105];
  assign celloutsig_1_6z = in_data[172:159] > { in_data[170:158], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_1z[0], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_12z } % { 1'h1, celloutsig_1_1z[5:1], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_8z = - { celloutsig_0_7z[6:4], celloutsig_0_1z };
  assign celloutsig_0_10z = - { celloutsig_0_3z[5:3], _03_, celloutsig_0_1z, _03_ };
  assign celloutsig_1_2z = ~ in_data[116:112];
  assign celloutsig_1_18z = & { celloutsig_1_13z, celloutsig_1_7z, _04_[4:1] };
  assign celloutsig_0_6z = | { _01_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, _02_, _01_, _00_ };
  assign celloutsig_1_19z = | { celloutsig_1_12z, _04_[7:4] };
  assign celloutsig_1_5z = | { celloutsig_1_4z, _04_, celloutsig_1_0z, in_data[116:103] };
  assign celloutsig_1_9z = | { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_12z = ~^ { celloutsig_1_10z[24:6], celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[4], _02_, _01_, _00_, celloutsig_0_1z, _02_, _01_, _00_ } >> in_data[8:1];
  assign celloutsig_1_7z = celloutsig_1_2z[3:1] >> _04_[4:2];
  assign celloutsig_0_12z = { celloutsig_0_7z[5], celloutsig_0_8z } <<< { in_data[94:91], celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[151:146], celloutsig_1_0z } <<< in_data[171:165];
  assign celloutsig_0_13z = celloutsig_0_8z ^ { celloutsig_0_10z[4:2], celloutsig_0_4z };
  assign celloutsig_1_10z = { in_data[131:119], celloutsig_1_8z, _04_, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z } ^ { celloutsig_1_2z[4:1], _04_, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
