strict digraph "" {
	node [label="\N"];
	"980:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fae5e112d50>",
		clk_sens=True,
		fillcolor=gold,
		label="980:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['new_adr', 'out_to_small_r', 'buf0_adr']"];
	"981:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fae5e112e90>",
		fillcolor=firebrick,
		label="981:NS
idin[SSRAM_HADR+2:4] <= (out_to_small_r)? buf0_adr[SSRAM_HADR+2:4] : new_adr[SSRAM_HADR+2:4];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fae5e112e90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"980:AL" -> "981:NS"	 [cond="[]",
		lineno=None];
	"Leaf_980:AL"	 [def_var="['idin']",
		label="Leaf_980:AL"];
	"981:NS" -> "Leaf_980:AL"	 [cond="[]",
		lineno=None];
}
