// Seed: 2677843497
module module_0;
  always @(id_1 or 1) begin
    id_1 <= 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6
);
  assign id_2 = id_3 == id_1;
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    output logic id_2,
    input wire id_3,
    output logic id_4
);
  initial begin
    id_4 <= 'd0;
    id_2 <= 1;
    id_2 = "" == 1;
  end
  module_0();
  wor id_6 = 1 | ~id_6;
  wor id_7 = id_6;
endmodule
