
*** Running vivado
    with args -log gcd_block_design_gcd_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gcd_block_design_gcd_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/varun/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source gcd_block_design_gcd_0_1.tcl -notrace
Command: synth_design -top gcd_block_design_gcd_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 455.332 ; gain = 93.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gcd_block_design_gcd_0_1' [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ip/gcd_block_design_gcd_0_1/synth/gcd_block_design_gcd_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'gcd' [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ipshared/4fcd/hdl/verilog/gcd.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
	Parameter C_S_AXI_GCD_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_GCD_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_GCD_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ipshared/4fcd/hdl/verilog/gcd.v:71]
INFO: [Synth 8-6157] synthesizing module 'gcd_gcd_bus_s_axi' [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ipshared/4fcd/hdl/verilog/gcd_gcd_bus_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_A_DATA_0 bound to: 6'b010000 
	Parameter ADDR_A_CTRL bound to: 6'b010100 
	Parameter ADDR_B_DATA_0 bound to: 6'b011000 
	Parameter ADDR_B_CTRL bound to: 6'b011100 
	Parameter ADDR_PRESULT_DATA_0 bound to: 6'b100000 
	Parameter ADDR_PRESULT_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ipshared/4fcd/hdl/verilog/gcd_gcd_bus_s_axi.v:217]
INFO: [Synth 8-6155] done synthesizing module 'gcd_gcd_bus_s_axi' (1#1) [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ipshared/4fcd/hdl/verilog/gcd_gcd_bus_s_axi.v:9]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ipshared/4fcd/hdl/verilog/gcd.v:234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ipshared/4fcd/hdl/verilog/gcd.v:250]
INFO: [Synth 8-6155] done synthesizing module 'gcd' (2#1) [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ipshared/4fcd/hdl/verilog/gcd.v:12]
INFO: [Synth 8-6155] done synthesizing module 'gcd_block_design_gcd_0_1' (3#1) [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ip/gcd_block_design_gcd_0_1/synth/gcd_block_design_gcd_0_1.v:58]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design gcd_gcd_bus_s_axi has unconnected port WDATA[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 505.727 ; gain = 144.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 505.727 ; gain = 144.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 505.727 ; gain = 144.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ip/gcd_block_design_gcd_0_1/constraints/gcd_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.srcs/sources_1/bd/gcd_block_design/ip/gcd_block_design_gcd_0_1/constraints/gcd_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.runs/gcd_block_design_gcd_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.runs/gcd_block_design_gcd_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 858.031 ; gain = 1.375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 858.031 ; gain = 496.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 858.031 ; gain = 496.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.runs/gcd_block_design_gcd_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 858.031 ; gain = 496.559
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'gcd_gcd_bus_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'gcd_gcd_bus_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'gcd_gcd_bus_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'gcd_gcd_bus_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 858.031 ; gain = 496.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gcd_gcd_bus_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gcd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[31]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[30]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[29]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[28]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[27]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[26]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[25]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[24]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[23]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[22]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[21]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[20]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[19]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[18]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[17]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WDATA[16]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WSTRB[3]
WARNING: [Synth 8-3331] design gcd has unconnected port s_axi_gcd_bus_WSTRB[2]
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[16]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[17]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[18]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[19]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[20]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[21]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[22]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[23]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[24]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[25]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[26]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[27]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[28]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[29]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[30]' (FDE) to 'inst/gcd_gcd_bus_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gcd_gcd_bus_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (gcd_gcd_bus_s_axi_U/rdata_reg[31]) is unused and will be removed from module gcd.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 858.031 ; gain = 496.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 859.934 ; gain = 498.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 885.051 ; gain = 523.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 887.375 ; gain = 525.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 887.375 ; gain = 525.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 887.375 ; gain = 525.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 887.375 ; gain = 525.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 887.375 ; gain = 525.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 887.375 ; gain = 525.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 887.375 ; gain = 525.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     1|
|3     |LUT2   |    41|
|4     |LUT3   |    67|
|5     |LUT4   |    25|
|6     |LUT5   |    14|
|7     |LUT6   |    32|
|8     |FDRE   |   186|
|9     |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+------------------+------+
|      |Instance                |Module            |Cells |
+------+------------------------+------------------+------+
|1     |top                     |                  |   381|
|2     |  inst                  |gcd               |   381|
|3     |    gcd_gcd_bus_s_axi_U |gcd_gcd_bus_s_axi |   186|
+------+------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 887.375 ; gain = 525.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 887.375 ; gain = 173.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 887.375 ; gain = 525.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 887.375 ; gain = 537.363
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/github/Digital-Hardware-Modelling/xilinx-vivado/gcd/gcd.runs/gcd_block_design_gcd_0_1_synth_1/gcd_block_design_gcd_0_1.dcp' has been generated.
