#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Feb 24 13:32:37 2019
# Process ID: 8692
# Current directory: D:/DSD-II/Exercise3/Project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8552 D:\DSD-II\Exercise3\Project_3\Project_3.xpr
# Log file: D:/DSD-II/Exercise3/Project_3/vivado.log
# Journal file: D:/DSD-II/Exercise3/Project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DSD-II/Exercise3/Project_3/Project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 757.387 ; gain = 75.262
update_compile_order -fileset sources_1
close_project
create_project Project_4 D:/DSD-II/Exercise4/Project_4 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 824.602 ; gain = 39.930
file mkdir D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new
close [ open D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd w ]
add_files D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd
update_compile_order -fileset sources_1
file mkdir D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd w ]
add_files -fileset sim_1 D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
ERROR: [Common 17-180] Spawn failed: No such file or directory
INFO: [Common 17-14] Message 'Common 17-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
INFO: [Common 17-14] Message 'filemgmt 56-285' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
ERROR: [VRFC 10-1412] syntax error near in [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:66]
ERROR: [VRFC 10-72] instr is not a record element [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:75]
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:75]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:75]
ERROR: [VRFC 10-72] instr is not a record element [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:76]
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:76]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:76]
ERROR: [VRFC 10-72] instr is not a record element [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:77]
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:77]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:77]
ERROR: [VRFC 10-72] instr is not a record element [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:78]
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:78]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:78]
ERROR: [VRFC 10-72] instr is not a record element [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:79]
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:79]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:79]
ERROR: [VRFC 10-596] element instr is not in record type test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:101]
ERROR: [VRFC 10-596] element regdataa is not in record type test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:102]
ERROR: [VRFC 10-596] element regdatab is not in record type test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:103]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
move_files -fileset sim_1 [get_files  D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd]
update_files -from_files D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd -to_files D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd' with file 'D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd'.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:75]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:75]
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:76]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:76]
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:77]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:77]
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:78]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:78]
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:79]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:75]
ERROR: [VRFC 10-487] character '2' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:76]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:76]
ERROR: [VRFC 10-487] character '3' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:77]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:77]
ERROR: [VRFC 10-487] character '4' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:78]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:78]
ERROR: [VRFC 10-487] character '5' is not in element type std_ulogic [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:79]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:75]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:76]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:77]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:78]
ERROR: [VRFC 10-1385] some record elements are missing in this aggregate of test_vector [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:123]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit dec_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.070 ; gain = 4.406
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 128 elements ; expected 32 [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:69]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit dec_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 844.504 ; gain = 0.094
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xsim.dir/dec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xsim.dir/dec_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb 24 16:18:04 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 24 16:18:04 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 847.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dec_tb_behav -key {Behavioral:sim_1:Functional:dec_tb} -tclbatch {dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 870.574 ; gain = 22.805
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 884.262 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 884.262 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
ERROR: [VRFC 10-1412] syntax error near 20 [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:98]
ERROR: [VRFC 10-1471] type error near ns ; current type time; expected type  void [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:98]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 884.262 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 884.262 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_files -norecurse D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd
launch_runs synth_1 -jobs 2
[Sun Feb 24 16:26:06 2019] Launched synth_1...
Run output will be captured here: D:/DSD-II/Exercise4/Project_4/Project_4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Feb 24 16:27:31 2019] Launched synth_1...
Run output will be captured here: D:/DSD-II/Exercise4/Project_4/Project_4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Feb 24 16:28:47 2019] Launched impl_1...
Run output will be captured here: D:/DSD-II/Exercise4/Project_4/Project_4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1344.164 ; gain = 0.074
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1344.164 ; gain = 0.074
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1468.762 ; gain = 568.398
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2008.906 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.078 ; gain = 237.172
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2246.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xsim.dir/dec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xsim.dir/dec_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb 24 16:33:58 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 24 16:33:58 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2260.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dec_tb_behav -key {Behavioral:sim_1:Functional:dec_tb} -tclbatch {dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2260.820 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.156 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2395.156 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
ERROR: [VRFC 10-1412] syntax error near ) [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:57]
ERROR: [VRFC 10-47] regdataa is already declared in this region [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:60]
ERROR: [VRFC 10-1412] syntax error near end [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:61]
ERROR: [VRFC 10-91] test_vector is not declared [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:62]
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 0 visible types match here [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:63]
ERROR: [VRFC 10-91] instr_decode is not declared [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:71]
ERROR: [VRFC 10-91] instr is not declared [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:89]
ERROR: [VRFC 10-91] regdataa is not declared [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:90]
ERROR: [VRFC 10-91] regdatab is not declared [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:91]
ERROR: [VRFC 10-91] instr is not declared [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:94]
ERROR: [VRFC 10-91] regdataa is not declared [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:95]
ERROR: [VRFC 10-91] regdatab is not declared [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:96]
ERROR: [VRFC 10-1021] missing full type definition for test_vectors [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:62]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2396.168 ; gain = 0.445
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2399.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.777 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xsim.dir/dec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2402.777 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2402.777 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xsim.dir/dec_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xsim.dir/dec_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb 24 16:47:19 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 24 16:47:19 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2402.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "dec_tb_behav -key {Behavioral:sim_1:Functional:dec_tb} -tclbatch {dec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source dec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2402.777 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2403.180 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
ERROR: [VRFC 10-719] formal port/generic <didnt_work> is not declared in <instr_decode> [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:88]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2403.180 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2403.180 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2403.180 ; gain = 0.000
add_wave {{/dec_tb/dec}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2403.180 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
ERROR: [VRFC 10-1412] syntax error near elsif [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:91]
ERROR: [VRFC 10-1412] syntax error near then [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:96]
ERROR: [VRFC 10-1412] syntax error near elsif [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:128]
ERROR: [VRFC 10-1412] syntax error near then [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:129]
ERROR: [VRFC 10-1412] syntax error near if [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:133]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:48]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2405.027 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2405.027 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
ERROR: [VRFC 10-1412] syntax error near <= [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:48]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2405.875 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2405.875 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2405.895 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2405.895 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2405.895 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2405.895 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 6 elements ; expected 5 [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:93]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit dec_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2405.895 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2405.895 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/Exercise4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd:]
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2409.262 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {140ns} -objects [get_filesets sim_1]
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2412.188 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2412.188 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2412.188 ; gain = 0.000
add_wave {{/dec_tb/dec}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2412.188 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj dec_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sources_1/new/instr_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_decode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 514dc02365e94c639d27b2784975a6a9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dec_tb_behav xil_defaultlib.dec_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.instr_decode [instr_decode_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_tb
Built simulation snapshot dec_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2412.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 24 17:26:25 2019...
