{"Source Block": ["hdl/library/axi_dmac/axi_dmac_transfer.v@191:201@HdlIdDef", "wire dma_req_last;\n\nwire req_clk = ctrl_clk;\nwire req_resetn;\n\nwire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_transfer.v@194:204", "wire req_resetn;\n\nwire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@200:210", "wire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\nwire src_enabled;\n\nwire req_valid_gated;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@196:206", "wire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@188:198", "wire dma_response_ready;\nwire dma_response_partial;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\nwire req_clk = ctrl_clk;\nwire req_resetn;\n\nwire req_enable;\n\nwire dest_clk;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@195:205", "\nwire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@189:199", "wire dma_response_partial;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\nwire req_clk = ctrl_clk;\nwire req_resetn;\n\nwire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@197:207", "\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\nwire src_clk;\nwire src_ext_resetn;\nwire src_resetn;\nwire src_enable;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@193:203", "wire req_clk = ctrl_clk;\nwire req_resetn;\n\nwire req_enable;\n\nwire dest_clk;\nwire dest_ext_resetn;\nwire dest_resetn;\nwire dest_enable;\nwire dest_enabled;\n\n"]], "Diff Content": {"Delete": [[196, "wire req_enable;\n"]], "Add": []}}