Original Data Array2xfMat .... !!!
Resize .... !!!
Sobel .... !!!
xfMat2Array .... !!!
Average error (X gradient): 8.83887
Average error (Y gradient): 8.80762
Test PASSED!
corrupted double-linked list
Original Data Array2xfMat .... !!!
Resize .... !!!
Sobel .... !!!
xfMat2Array .... !!!
Average error (X gradient): 4.84937
Average error (Y gradient): 4.72949
Test PASSED!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 16384
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/sxy/new-vol/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sobel_resize_accel_top glbl -Oenable_linking_all_libraries -prj sobel_resize_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s sobel_resize_accel 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sobel_resize_accel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_mul_16ns_16ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mul_16ns_16ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w8_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w8_d2_S_x
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w8_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w64_d6_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w64_d6_S
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w64_d6_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_xFGradientX3x3_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_xFGradientX3x3_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_Block_entry14_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_Block_entry14_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_addrbound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_addrbound
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d3_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d3_S_x
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d3_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_xfUDivResize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_xfUDivResize
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_mul_12ns_9s_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mul_12ns_9s_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_xFGradientY3x3_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_xFGradientY3x3_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_AxiStream2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_AxiStream2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_start_for_AxiStream2Mat_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_start_for_AxiStream2Mat_U0
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_start_for_AxiStream2Mat_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w64_d4_S
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w64_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_entry_proc13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_entry_proc13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_MatStream2AxiStream_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_MatStream2AxiStream_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_Sobel_0_3_0_0_64_64_1_false_2_2_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_Sobel_0_3_0_0_64_64_1_false_2_2_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_entry_proc11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_entry_proc11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_mul_12ns_12ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mul_12ns_12ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_entry_proc12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_entry_proc12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w4_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w4_d2_S_x
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w4_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w8_d2_S_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w8_d2_S_x0
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w8_d2_S_x0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_sparsemux_7_2_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_sparsemux_7_2_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_Axi2AxiStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_Axi2AxiStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/AESL_axi_master_gmem3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w4_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w4_d2_S
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w4_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d2_S_x
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_xFSobel3x3_1_1_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_xFSobel3x3_1_1_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_last_blk_pxl_width_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_last_blk_pxl_width_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w13_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w13_d2_S
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w13_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_Block_entry1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_Block_entry1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_Axi2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_Axi2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_Mat2Axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_Mat2Axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_last_blk_pxl_width.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_last_blk_pxl_width
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w8_d2_S
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w8_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_Mat2Axi_Block_entry24_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_Mat2Axi_Block_entry24_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_mul_13s_13s_13_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mul_13s_13s_13_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_resize_1_0_128_128_64_64_1_false_2_2_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_resize_1_0_128_128_64_64_1_false_2_2_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_mul_48ns_42s_74_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mul_48ns_42s_74_5_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d3_S_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d3_S_x0
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d3_S_x0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_AxiStream2Axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_AxiStream2Axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1_divseq
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d3_S
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w16_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w16_d3_S
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w16_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_gmem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi_load
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi_store
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi_read
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi_write
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi_srl
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_gmem3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_Mat2AxiStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_Mat2AxiStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d5_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d5_S
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_fifo_w32_d5_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_sparsemux_7_13_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_sparsemux_7_13_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_mul_15s_15s_15_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_mul_15s_15s_15_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_AxiStream2MatStream_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_resize_accel_AxiStream2MatStream_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d3_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w4_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w8_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_start_for_AxiStream2Mat_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w16_d3_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d3_S_x.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w4_d2_S_x.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w64_d4_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w13_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w8_d2_S_x.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w64_d6_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d2_S_x.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d3_S_x0.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w8_d2_S_x0.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_fifo_w32_d5_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sobel_resize_accel_control_s_axi
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_m...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_m...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_l...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_b...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_t...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_w...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem1_m_axi(C...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_m...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_m...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_l...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_b...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_t...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_w...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem2_m_axi(C...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_m...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_m...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_l...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_b...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_s...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_f...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_t...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_w...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi_r...
Compiling module xil_defaultlib.sobel_resize_accel_gmem3_m_axi(C...
Compiling module xil_defaultlib.sobel_resize_accel_entry_proc13
Compiling module xil_defaultlib.sobel_resize_accel_Block_entry1_...
Compiling module xil_defaultlib.sobel_resize_accel_flow_control_...
Compiling module xil_defaultlib.sobel_resize_accel_Axi2AxiStream...
Compiling module xil_defaultlib.sobel_resize_accel_mul_15s_15s_1...
Compiling module xil_defaultlib.sobel_resize_accel_Axi2AxiStream
Compiling module xil_defaultlib.sobel_resize_accel_entry_proc11
Compiling module xil_defaultlib.sobel_resize_accel_last_blk_pxl_...
Compiling module xil_defaultlib.sobel_resize_accel_AxiStream2Mat...
Compiling module xil_defaultlib.sobel_resize_accel_mul_32s_32s_3...
Compiling module xil_defaultlib.sobel_resize_accel_AxiStream2Mat...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d3_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d3_S
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w4_d2_S_...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w4_d2_S
Compiling module xil_defaultlib.sobel_resize_accel_AxiStream2Mat
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w8_d2_S_...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w8_d2_S
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d2_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d2_S
Compiling module xil_defaultlib.sobel_resize_accel_start_for_Axi...
Compiling module xil_defaultlib.sobel_resize_accel_start_for_Axi...
Compiling module xil_defaultlib.sobel_resize_accel_Axi2Mat
Compiling module xil_defaultlib.sobel_resize_accel_Array2xfMat_8...
Compiling module xil_defaultlib.sobel_resize_accel_resizeNNBilin...
Compiling module xil_defaultlib.sobel_resize_accel_udiv_64ns_16n...
Compiling module xil_defaultlib.sobel_resize_accel_udiv_64ns_16n...
Compiling module xil_defaultlib.sobel_resize_accel_xfUDivResize
Compiling module xil_defaultlib.sobel_resize_accel_mul_48ns_42s_...
Compiling module xil_defaultlib.sobel_resize_accel_scaleCompute_...
Compiling module xil_defaultlib.sobel_resize_accel_resizeNNBilin...
Compiling module xil_defaultlib.sobel_resize_accel_mul_12ns_12ns...
Compiling module xil_defaultlib.sobel_resize_accel_mul_12ns_9s_2...
Compiling module xil_defaultlib.sobel_resize_accel_mac_muladd_12...
Compiling module xil_defaultlib.sobel_resize_accel_mac_muladd_12...
Compiling module xil_defaultlib.sobel_resize_accel_mac_muladd_12...
Compiling module xil_defaultlib.sobel_resize_accel_mac_muladd_12...
Compiling module xil_defaultlib.sobel_resize_accel_resizeNNBilin...
Compiling module xil_defaultlib.sobel_resize_accel_resizeNNBilin...
Compiling module xil_defaultlib.sobel_resize_accel_resize_1_0_12...
Compiling module xil_defaultlib.sobel_resize_accel_Block_entry14...
Compiling module xil_defaultlib.sobel_resize_accel_xFSobelFilter...
Compiling module xil_defaultlib.sobel_resize_accel_xFSobelFilter...
Compiling module xil_defaultlib.sobel_resize_accel_xFGradientX3x...
Compiling module xil_defaultlib.sobel_resize_accel_xFGradientY3x...
Compiling module xil_defaultlib.sobel_resize_accel_xFSobel3x3_1_...
Compiling module xil_defaultlib.sobel_resize_accel_sparsemux_7_2...
Compiling module xil_defaultlib.sobel_resize_accel_xFSobelFilter...
Compiling module xil_defaultlib.sobel_resize_accel_sparsemux_7_1...
Compiling module xil_defaultlib.sobel_resize_accel_xFSobelFilter...
Compiling module xil_defaultlib.sobel_resize_accel_Sobel_0_3_0_0...
Compiling module xil_defaultlib.sobel_resize_accel_entry_proc12
Compiling module xil_defaultlib.sobel_resize_accel_mul_13s_13s_1...
Compiling module xil_defaultlib.sobel_resize_accel_addrbound
Compiling module xil_defaultlib.sobel_resize_accel_Mat2Axi_Block...
Compiling module xil_defaultlib.sobel_resize_accel_entry_proc
Compiling module xil_defaultlib.sobel_resize_accel_last_blk_pxl_...
Compiling module xil_defaultlib.sobel_resize_accel_MatStream2Axi...
Compiling module xil_defaultlib.sobel_resize_accel_mul_16ns_16ns...
Compiling module xil_defaultlib.sobel_resize_accel_MatStream2Axi...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w16_d3_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w16_d3_S
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d3_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d3_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w4_d2_S_...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w4_d2_S_...
Compiling module xil_defaultlib.sobel_resize_accel_Mat2AxiStream
Compiling module xil_defaultlib.sobel_resize_accel_AxiStream2Axi...
Compiling module xil_defaultlib.sobel_resize_accel_AxiStream2Axi
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w64_d4_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w64_d4_S
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w13_d2_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w13_d2_S
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w8_d2_S_...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w8_d2_S_...
Compiling module xil_defaultlib.sobel_resize_accel_Mat2Axi
Compiling module xil_defaultlib.sobel_resize_accel_xfMat2Array_8...
Compiling module xil_defaultlib.sobel_resize_accel_xfMat2Array_8...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w64_d6_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w64_d6_S
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d2_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d2_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d3_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d3_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w8_d2_S_...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w8_d2_S_...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d5_S...
Compiling module xil_defaultlib.sobel_resize_accel_fifo_w32_d5_S
Compiling module xil_defaultlib.sobel_resize_accel_start_for_Sob...
Compiling module xil_defaultlib.sobel_resize_accel_start_for_Sob...
Compiling module xil_defaultlib.sobel_resize_accel
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_master_gmem3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=9)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sobel_resize_accel_top
Compiling module work.glbl
Built simulation snapshot sobel_resize_accel

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/sobel_resize_accel/xsim_script.tcl
# xsim {sobel_resize_accel} -autoloadwcfg -tclbatch {sobel_resize_accel.tcl}
Time resolution is 1 ps
source sobel_resize_accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "201855000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 201915 ns : File "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/sim/verilog/sobel_resize_accel.autotb.v" Line 753
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 15 19:05:49 2024...
Average error (X gradient): 4.84937
Average error (Y gradient): 4.72949
Test PASSED!
