axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,
axi_vip_pkg.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,
axi4stream_vip_if.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,
axi_vip_if.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_if.sv,
clk_vip_if.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/clk_vip_if.sv,
rst_vip_if.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/rst_vip_if.sv,
gtwizard_ultrascale_v1_7_bit_sync.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_bit_sync.v,
gtwizard_ultrascale_v1_7_gte4_drp_arb.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v,
gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v,
gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v,
gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v,
gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v,
gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v,
gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v,
gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v,
gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v,
gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v,
gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v,
gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v,
gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v,
gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v,
gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v,
gtwizard_ultrascale_v1_7_gtwiz_reset.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v,
gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v,
gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v,
gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v,
gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v,
gtwizard_ultrascale_v1_7_reset_sync.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_reset_sync.v,
gtwizard_ultrascale_v1_7_reset_inv_sync.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v,
gtwizard_ultrascale_v1_7_gtye4_channel.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v,
aurora_64b66b_tx_0_gt_gtye4_channel_wrapper.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/ip_0/sim/aurora_64b66b_tx_0_gt_gtye4_channel_wrapper.v,
aurora_64b66b_tx_0_gt_gtwizard_gtye4.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/ip_0/sim/aurora_64b66b_tx_0_gt_gtwizard_gtye4.v,
aurora_64b66b_tx_0_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/ip_0/sim/aurora_64b66b_tx_0_gt_gtwizard_top.v,
aurora_64b66b_tx_0_gt.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/ip_0/sim/aurora_64b66b_tx_0_gt.v,
aurora_64b66b_tx_0_support.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_support.v,
gtwizard_ultrascale_v1_7_gtye4_common.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/example_design/gtwizard_ultrascale_v1_7_gtye4_common.v,
aurora_64b66b_tx_0_gt_gtye4_common_wrapper.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/example_design/aurora_64b66b_tx_0_gt_gtye4_common_wrapper.v,
aurora_64b66b_tx_0_gt_common_wrapper.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_gt_common_wrapper.v,
aurora_64b66b_tx_0_support_reset_logic.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_support_reset_logic.v,
aurora_64b66b_tx_0_ultrascale_tx_userclk.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_ultrascale_tx_userclk.v,
aurora_64b66b_tx_0_clock_module.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_clock_module.v,
aurora_64b66b_tx_0_axi_to_drp.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/example_design/aurora_64b66b_tx_0_axi_to_drp.v,
aurora_64b66b_tx_0_multi_wrapper.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/example_design/gt/aurora_64b66b_tx_0_multi_wrapper.v,
aurora_64b66b_tx_0_ultrascale_rx_userclk.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/example_design/gt/aurora_64b66b_tx_0_ultrascale_rx_userclk.v,
aurora_64b66b_tx_0_standard_cc_module.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_standard_cc_module.v,
aurora_64b66b_tx_0_reset_logic.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_reset_logic.v,
aurora_64b66b_tx_0_cdc_sync.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_cdc_sync.v,
aurora_64b66b_tx_0_core.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0_core.v,
aurora_64b66b_tx_0_polarity_check.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_polarity_check.v,
aurora_64b66b_tx_0_wrapper.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/example_design/gt/aurora_64b66b_tx_0_wrapper.v,
aurora_64b66b_tx_0_64b66b_scrambler.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_64b66b_scrambler.v,
aurora_64b66b_tx_0_sym_gen.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_sym_gen.v,
aurora_64b66b_tx_0_tx_aurora_lane_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_tx_aurora_lane_simplex.v,
aurora_64b66b_tx_0_tx_channel_err_detect_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_tx_channel_err_detect_simplex.v,
aurora_64b66b_tx_0_tx_channel_init_sm_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_tx_channel_init_sm_simplex.v,
aurora_64b66b_tx_0_tx_ch_bond_code_gen_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_tx_ch_bond_code_gen_simplex.v,
aurora_64b66b_tx_0_tx_err_detect_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_tx_err_detect_simplex.v,
aurora_64b66b_tx_0_tx_global_logic_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_tx_global_logic_simplex.v,
aurora_64b66b_tx_0_tx_lane_init_sm_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_tx_lane_init_sm_simplex.v,
aurora_64b66b_tx_0_tx_ll_control_sm_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_tx_ll_control_sm_simplex.v,
aurora_64b66b_tx_0_tx_ll_datapath_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_tx_ll_datapath_simplex.v,
aurora_64b66b_tx_0_tx_ll_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0/src/aurora_64b66b_tx_0_tx_ll_simplex.v,
aurora_64b66b_tx_0.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_tx_0/aurora_64b66b_tx_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
