[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920409 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920409 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920409 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12949412 heartbeat IPC: 0.9971 cumulative IPC: 0.9971 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21759159 heartbeat IPC: 1.135 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29452741 heartbeat IPC: 1.3 cumulative IPC: 1.131 (Simulation time: 00 hr 02 min 53 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35335969 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 40 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35335969 cumulative IPC: 1.132 (Simulation time: 00 hr 03 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.132 instructions: 40000002 cycles: 35335969
CPU 0 Branch Prediction Accuracy: 94.65% MPKI: 11.88 Average ROB Occupancy at Mispredict: 41.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.093
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331414 HIT:     329866 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331414 HIT:     329866 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 353.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875371 HIT:     831763 MISS:      43608 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711572 HIT:     679024 MISS:      32548 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43640 HIT:      35675 MISS:       7965 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116941 HIT:     116862 MISS:         79 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        202 MISS:       3016 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4666922 HIT:    4252140 MISS:     414782 MSHR_MERGE:     108214
cpu0->cpu0_L1I LOAD         ACCESS:    4666922 HIT:    4252140 MISS:     414782 MSHR_MERGE:     108214
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.876 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14224118 HIT:   13609275 MISS:     614843 MSHR_MERGE:     162979
cpu0->cpu0_L1D LOAD         ACCESS:    7888575 HIT:    7393700 MISS:     494875 MSHR_MERGE:      89871
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332076 HIT:    6215334 MISS:     116742 MSHR_MERGE:      73100
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        241 MISS:       3226 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.59 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4091764 HIT:    3991721 MISS:     100043 MSHR_MERGE:      62973
cpu0->cpu0_ITLB LOAD         ACCESS:    4091764 HIT:    3991721 MISS:     100043 MSHR_MERGE:      62973
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.871 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13481603 HIT:   13103060 MISS:     378543 MSHR_MERGE:      84199
cpu0->cpu0_DTLB LOAD         ACCESS:   13481603 HIT:   13103060 MISS:     378543 MSHR_MERGE:      84199
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.758 cycles
cpu0->LLC TOTAL        ACCESS:      57228 HIT:      45183 MISS:      12045 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32548 HIT:      25017 MISS:       7531 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7965 HIT:       5122 MISS:       2843 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13699 HIT:      13687 MISS:         12 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3016 HIT:       1357 MISS:       1659 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        654
  ROW_BUFFER_MISS:      11379
  AVG DBUS CONGESTED CYCLE: 19.19
Channel 0 WQ ROW_BUFFER_HIT:        223
  ROW_BUFFER_MISS:        885
  FULL:          0
Channel 0 REFRESHES ISSUED:       2945
