Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Oct 16 11:13:07 2018
| Host         : jonathan-Latitude-E7450 running 64-bit Linux Mint 18.1 Serena
| Command      : report_timing_summary -max_paths 10 -file base_zynq_wrapper_timing_summary_routed.rpt -pb base_zynq_wrapper_timing_summary_routed.pb -rpx base_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_zynq_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.020        0.000                      0                 7457        0.037        0.000                      0                 7457        8.750        0.000                       0                  2954  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.020        0.000                      0                 7393        0.037        0.000                      0                 7393        8.750        0.000                       0                  2954  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.625        0.000                      0                   64        0.609        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.684ns  (logic 8.423ns (50.487%)  route 8.261ns (49.513%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT3=3 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.670     2.978    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X17Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/Q
                         net (fo=9, routed)           0.620     4.054    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[4]
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     4.554 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.554    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.877 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[8]_i_2/O[1]
                         net (fo=20, routed)          0.690     5.568    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/in5[6]
    SLICE_X18Y41         LUT1 (Prop_lut1_I0_O)        0.306     5.874 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222/O
                         net (fo=1, routed)           0.000     5.874    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.424 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.424    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.646 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132/O[0]
                         net (fo=4, routed)           0.911     7.557    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[9]
    SLICE_X21Y45         LUT3 (Prop_lut3_I0_O)        0.325     7.882 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_130/O
                         net (fo=16, routed)          0.715     8.597    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_130_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.332     8.929 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_191/O
                         net (fo=4, routed)           0.588     9.517    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_191_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.641 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_316/O
                         net (fo=1, routed)           0.000     9.641    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_316_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.173 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    10.173    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.287 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    10.287    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.526 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.812    11.337    base_zynq_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X20Y43         LUT3 (Prop_lut3_I1_O)        0.331    11.668 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.679    12.348    base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.331    12.679 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    12.679    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.055 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.055    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.294 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.736    14.030    base_zynq_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X19Y42         LUT3 (Prop_lut3_I0_O)        0.330    14.360 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.593    14.953    base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_29_n_0
    SLICE_X19Y42         LUT4 (Prop_lut4_I3_O)        0.327    15.280 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_33/O
                         net (fo=1, routed)           0.000    15.280    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_11[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.681 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.681    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.599    16.614    base_zynq_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    17.164 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.614    17.778    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X18Y37         LUT4 (Prop_lut4_I3_O)        0.299    18.077 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    18.077    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.657 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[2]
                         net (fo=4, routed)           0.703    19.360    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_5
    SLICE_X18Y36         LUT6 (Prop_lut6_I2_O)        0.302    19.662 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[1]_i_1/O
                         net (fo=1, routed)           0.000    19.662    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[1]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.495    22.688    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)        0.032    22.682    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         22.682    
                         arrival time                         -19.662    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.668ns  (logic 8.487ns (50.919%)  route 8.181ns (49.081%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT3=3 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.670     2.978    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X17Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/Q
                         net (fo=9, routed)           0.620     4.054    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[4]
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     4.554 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.554    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.877 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[8]_i_2/O[1]
                         net (fo=20, routed)          0.690     5.568    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/in5[6]
    SLICE_X18Y41         LUT1 (Prop_lut1_I0_O)        0.306     5.874 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222/O
                         net (fo=1, routed)           0.000     5.874    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.424 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.424    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.646 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132/O[0]
                         net (fo=4, routed)           0.911     7.557    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[9]
    SLICE_X21Y45         LUT3 (Prop_lut3_I0_O)        0.325     7.882 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_130/O
                         net (fo=16, routed)          0.715     8.597    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_130_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.332     8.929 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_191/O
                         net (fo=4, routed)           0.588     9.517    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_191_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.641 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_316/O
                         net (fo=1, routed)           0.000     9.641    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_316_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.173 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    10.173    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.287 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    10.287    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.526 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.812    11.337    base_zynq_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X20Y43         LUT3 (Prop_lut3_I1_O)        0.331    11.668 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.679    12.348    base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.331    12.679 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    12.679    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.055 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.055    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.294 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.736    14.030    base_zynq_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X19Y42         LUT3 (Prop_lut3_I0_O)        0.330    14.360 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.593    14.953    base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_29_n_0
    SLICE_X19Y42         LUT4 (Prop_lut4_I3_O)        0.327    15.280 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_33/O
                         net (fo=1, routed)           0.000    15.280    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_11[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.681 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.681    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.599    16.614    base_zynq_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    17.164 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.614    17.778    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X18Y37         LUT4 (Prop_lut4_I3_O)        0.299    18.077 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    18.077    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.717 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[3]
                         net (fo=4, routed)           0.623    19.340    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_4
    SLICE_X18Y36         LUT6 (Prop_lut6_I1_O)        0.306    19.646 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000    19.646    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[2]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.495    22.688    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)        0.029    22.679    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         22.679    
                         arrival time                         -19.646    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.591ns  (logic 8.423ns (50.768%)  route 8.168ns (49.232%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT3=3 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.670     2.978    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X17Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/Q
                         net (fo=9, routed)           0.620     4.054    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[4]
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     4.554 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.554    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.877 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[8]_i_2/O[1]
                         net (fo=20, routed)          0.690     5.568    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/in5[6]
    SLICE_X18Y41         LUT1 (Prop_lut1_I0_O)        0.306     5.874 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222/O
                         net (fo=1, routed)           0.000     5.874    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.424 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.424    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.646 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132/O[0]
                         net (fo=4, routed)           0.911     7.557    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[9]
    SLICE_X21Y45         LUT3 (Prop_lut3_I0_O)        0.325     7.882 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_130/O
                         net (fo=16, routed)          0.715     8.597    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_130_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.332     8.929 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_191/O
                         net (fo=4, routed)           0.588     9.517    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_191_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.641 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_316/O
                         net (fo=1, routed)           0.000     9.641    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_316_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.173 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    10.173    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.287 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    10.287    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.526 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.812    11.337    base_zynq_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X20Y43         LUT3 (Prop_lut3_I1_O)        0.331    11.668 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.679    12.348    base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.331    12.679 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    12.679    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.055 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.055    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.294 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.736    14.030    base_zynq_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X19Y42         LUT3 (Prop_lut3_I0_O)        0.330    14.360 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.593    14.953    base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_29_n_0
    SLICE_X19Y42         LUT4 (Prop_lut4_I3_O)        0.327    15.280 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_33/O
                         net (fo=1, routed)           0.000    15.280    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_11[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.681 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.681    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.599    16.614    base_zynq_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    17.164 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.614    17.778    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X18Y37         LUT4 (Prop_lut4_I3_O)        0.299    18.077 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    18.077    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.657 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[2]
                         net (fo=4, routed)           0.610    19.267    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_5
    SLICE_X18Y36         LUT6 (Prop_lut6_I2_O)        0.302    19.569 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_2/O
                         net (fo=1, routed)           0.000    19.569    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_2_n_0
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.495    22.688    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)        0.031    22.681    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                         -19.569    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.535ns  (logic 8.487ns (51.328%)  route 8.048ns (48.672%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.670     2.978    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X17Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]/Q
                         net (fo=9, routed)           0.620     4.054    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[4]
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     4.554 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.554    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.877 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[8]_i_2/O[1]
                         net (fo=20, routed)          0.690     5.568    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/in5[6]
    SLICE_X18Y41         LUT1 (Prop_lut1_I0_O)        0.306     5.874 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222/O
                         net (fo=1, routed)           0.000     5.874    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_222_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.424 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.424    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.646 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_132/O[0]
                         net (fo=4, routed)           0.911     7.557    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[9]
    SLICE_X21Y45         LUT3 (Prop_lut3_I0_O)        0.325     7.882 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_130/O
                         net (fo=16, routed)          0.715     8.597    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_130_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I5_O)        0.332     8.929 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_191/O
                         net (fo=4, routed)           0.588     9.517    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_191_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.641 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_316/O
                         net (fo=1, routed)           0.000     9.641    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_316_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.173 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    10.173    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.287 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    10.287    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.526 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.812    11.337    base_zynq_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X20Y43         LUT3 (Prop_lut3_I1_O)        0.331    11.668 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.679    12.348    base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I3_O)        0.331    12.679 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    12.679    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.055 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.055    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.294 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.736    14.030    base_zynq_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X19Y42         LUT3 (Prop_lut3_I0_O)        0.330    14.360 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.593    14.953    base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_29_n_0
    SLICE_X19Y42         LUT4 (Prop_lut4_I3_O)        0.327    15.280 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer[31]_i_33/O
                         net (fo=1, routed)           0.000    15.280    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_11[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.681 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.681    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.599    16.614    base_zynq_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    17.164 r  base_zynq_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.614    17.778    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X18Y37         LUT4 (Prop_lut4_I3_O)        0.299    18.077 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    18.077    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.717 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[3]
                         net (fo=4, routed)           0.490    19.207    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_4
    SLICE_X18Y36         LUT5 (Prop_lut5_I0_O)        0.306    19.513 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[0]_i_1/O
                         net (fo=1, routed)           0.000    19.513    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[0]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.495    22.688    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)        0.031    22.681    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         22.681    
                         arrival time                         -19.513    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 3.196ns (34.125%)  route 6.170ns (65.875%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.677     2.985    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/Q
                         net (fo=5, routed)           1.011     4.474    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[5]
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.295     4.769 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49/O
                         net (fo=1, routed)           0.000     4.769    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.301 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.301    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.415 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.415    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.529 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.529    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.643 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.643    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.757 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.757    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.091 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_13/O[1]
                         net (fo=3, routed)           1.101     7.192    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mst_exec_state2[26]
    SLICE_X15Y42         LUT4 (Prop_lut4_I3_O)        0.303     7.495 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16/O
                         net (fo=1, routed)           0.000     7.495    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.045 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4/CO[3]
                         net (fo=38, routed)          1.161     9.206    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4_n_0
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.330 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2/O
                         net (fo=68, routed)          2.362    11.692    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124    11.816 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1/O
                         net (fo=4, routed)           0.535    12.351    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.495    22.688    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.205    22.411    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 3.196ns (34.125%)  route 6.170ns (65.875%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.677     2.985    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/Q
                         net (fo=5, routed)           1.011     4.474    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[5]
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.295     4.769 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49/O
                         net (fo=1, routed)           0.000     4.769    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.301 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.301    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.415 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.415    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.529 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.529    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.643 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.643    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.757 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.757    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.091 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_13/O[1]
                         net (fo=3, routed)           1.101     7.192    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mst_exec_state2[26]
    SLICE_X15Y42         LUT4 (Prop_lut4_I3_O)        0.303     7.495 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16/O
                         net (fo=1, routed)           0.000     7.495    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.045 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4/CO[3]
                         net (fo=38, routed)          1.161     9.206    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4_n_0
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.330 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2/O
                         net (fo=68, routed)          2.362    11.692    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124    11.816 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1/O
                         net (fo=4, routed)           0.535    12.351    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.495    22.688    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.205    22.411    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 3.196ns (34.125%)  route 6.170ns (65.875%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.677     2.985    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/Q
                         net (fo=5, routed)           1.011     4.474    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[5]
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.295     4.769 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49/O
                         net (fo=1, routed)           0.000     4.769    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.301 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.301    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.415 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.415    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.529 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.529    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.643 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.643    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.757 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.757    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.091 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_13/O[1]
                         net (fo=3, routed)           1.101     7.192    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mst_exec_state2[26]
    SLICE_X15Y42         LUT4 (Prop_lut4_I3_O)        0.303     7.495 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16/O
                         net (fo=1, routed)           0.000     7.495    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.045 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4/CO[3]
                         net (fo=38, routed)          1.161     9.206    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4_n_0
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.330 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2/O
                         net (fo=68, routed)          2.362    11.692    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124    11.816 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1/O
                         net (fo=4, routed)           0.535    12.351    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.495    22.688    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.205    22.411    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.060ns  (required time - arrival time)
  Source:                 base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 3.196ns (34.125%)  route 6.170ns (65.875%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.677     2.985    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/Q
                         net (fo=5, routed)           1.011     4.474    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[5]
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.295     4.769 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49/O
                         net (fo=1, routed)           0.000     4.769    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.301 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.301    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.415 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.415    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.529 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.529    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.643 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.643    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.757 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.757    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.091 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_13/O[1]
                         net (fo=3, routed)           1.101     7.192    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mst_exec_state2[26]
    SLICE_X15Y42         LUT4 (Prop_lut4_I3_O)        0.303     7.495 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16/O
                         net (fo=1, routed)           0.000     7.495    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.045 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4/CO[3]
                         net (fo=38, routed)          1.161     9.206    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4_n_0
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.330 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2/O
                         net (fo=68, routed)          2.362    11.692    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124    11.816 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1/O
                         net (fo=4, routed)           0.535    12.351    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_1_n_0
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.495    22.688    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X18Y36         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.205    22.411    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                 10.060    

Slack (MET) :             10.139ns  (required time - arrival time)
  Source:                 base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/content_packet_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 3.196ns (35.376%)  route 5.838ns (64.624%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.695 - 20.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.677     2.985    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/Q
                         net (fo=5, routed)           1.011     4.474    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[5]
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.295     4.769 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49/O
                         net (fo=1, routed)           0.000     4.769    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.301 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.301    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.415 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.415    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.529 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.529    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.643 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.643    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.757 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.757    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.091 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_13/O[1]
                         net (fo=3, routed)           1.101     7.192    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mst_exec_state2[26]
    SLICE_X15Y42         LUT4 (Prop_lut4_I3_O)        0.303     7.495 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16/O
                         net (fo=1, routed)           0.000     7.495    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.045 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4/CO[3]
                         net (fo=38, routed)          1.161     9.206    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4_n_0
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.330 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2/O
                         net (fo=68, routed)          0.631     9.961    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.085 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_1/O
                         net (fo=64, routed)          1.934    12.019    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/content_packet_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.503    22.696    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/content_packet_s_reg[4]/C
                         clock pessimism              0.289    22.985    
                         clock uncertainty           -0.302    22.683    
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524    22.159    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/content_packet_s_reg[4]
  -------------------------------------------------------------------
                         required time                         22.159    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                 10.139    

Slack (MET) :             10.139ns  (required time - arrival time)
  Source:                 base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 3.196ns (35.376%)  route 5.838ns (64.624%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.695 - 20.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.677     2.985    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.478     3.463 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[5]/Q
                         net (fo=5, routed)           1.011     4.474    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[5]
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.295     4.769 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49/O
                         net (fo=1, routed)           0.000     4.769    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_i_49_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.301 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.301    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_32_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.415 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.415    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_21_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.529 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.529    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_20_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.643 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.643    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_19_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.757 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.757    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_14_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.091 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/axis_tlast_delay_reg_i_13/O[1]
                         net (fo=3, routed)           1.101     7.192    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/mst_exec_state2[26]
    SLICE_X15Y42         LUT4 (Prop_lut4_I3_O)        0.303     7.495 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16/O
                         net (fo=1, routed)           0.000     7.495    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_16_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.045 f  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4/CO[3]
                         net (fo=38, routed)          1.161     9.206    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[31]_i_4_n_0
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     9.330 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2/O
                         net (fo=68, routed)          0.631     9.961    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_2_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.085 r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_1/O
                         net (fo=64, routed)          1.934    12.019    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s[31]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.503    22.696    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y37         FDRE                                         r  base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]/C
                         clock pessimism              0.289    22.985    
                         clock uncertainty           -0.302    22.683    
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524    22.159    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/nbr_of_packets_s_reg[1]
  -------------------------------------------------------------------
                         required time                         22.159    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                 10.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.566     0.907    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y46          FDRE                                         r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.114     1.162    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y45          SRLC32E                                      r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.834     1.204    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.043%)  route 0.217ns (50.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.583     0.924    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y46          FDRE                                         r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.217     1.305    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[16]
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.045     1.350 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.350    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[17]
    SLICE_X0Y51          FDRE                                         r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.851     1.221    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y51          FDRE                                         r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.120     1.312    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.552     0.893    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y30         FDRE                                         r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[8]/Q
                         net (fo=1, routed)           0.110     1.144    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[8]
    SLICE_X20Y29         SRL16E                                       r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.819     1.189    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X20Y29         SRL16E                                       r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
                         clock pessimism             -0.283     0.906    
    SLICE_X20Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.089    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.581     0.922    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y54          FDRE                                         r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.173    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y54          SRL16E                                       r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.850     1.220    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y54          SRL16E                                       r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y54          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.118    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.702%)  route 0.132ns (48.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.573     0.914    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X2Y23          FDRE                                         r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/Q
                         net (fo=2, routed)           0.132     1.186    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_xfer_calc_err_reg_reg[2]
    SLICE_X0Y23          SRL16E                                       r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.836     1.206    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X0Y23          SRL16E                                       r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/CLK
                         clock pessimism             -0.262     0.944    
    SLICE_X0Y23          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.127    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.589%)  route 0.255ns (64.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y44          FDRE                                         r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.255     1.322    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[30]
    SLICE_X1Y52          FDRE                                         r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.851     1.221    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.070     1.262    base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.553     0.894    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y31         FDRE                                         r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/Q
                         net (fo=1, routed)           0.116     1.151    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X20Y30         SRL16E                                       r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.820     1.190    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X20Y30         SRL16E                                       r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
                         clock pessimism             -0.283     0.906    
    SLICE_X20Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.089    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.814%)  route 0.270ns (62.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.556     0.896    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y27         FDRE                                         r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/Q
                         net (fo=1, routed)           0.270     1.330    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X0Y5          RAMB36E1                                     r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.864     1.234    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.262     0.972    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.268    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.727%)  route 0.271ns (62.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.556     0.896    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y27         FDRE                                         r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[13]/Q
                         net (fo=1, routed)           0.271     1.331    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X0Y5          RAMB36E1                                     r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.864     1.234    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.262     0.972    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.268    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.558     0.899    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X9Y30          FDRE                                         r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/Q
                         net (fo=2, routed)           0.123     1.163    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X8Y31          SRL16E                                       r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.825     1.195    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X8Y31          SRL16E                                       r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.281     0.914    
    SLICE_X8Y31          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.097    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y8     base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y8     base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5     base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5     base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y46    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/FSM_onehot_mst_exec_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y46    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/FSM_onehot_mst_exec_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y46    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/FSM_onehot_mst_exec_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y45    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y45    base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][17]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y24    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.642ns (24.674%)  route 1.960ns (75.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.728     3.036    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDRE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.518     3.554 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.290     4.844    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.670     5.638    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y4           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.547    22.740    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y4           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X1Y4           FDCE (Recov_fdce_C_CLR)     -0.405    22.263    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                 16.625    

Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.642ns (24.674%)  route 1.960ns (75.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.728     3.036    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDRE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.518     3.554 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.290     4.844    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.670     5.638    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y4           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.547    22.740    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y4           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X1Y4           FDCE (Recov_fdce_C_CLR)     -0.405    22.263    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                 16.625    

Slack (MET) :             16.671ns  (required time - arrival time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.642ns (24.674%)  route 1.960ns (75.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.728     3.036    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDRE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.518     3.554 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.290     4.844    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.670     5.638    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y4           FDPE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.547    22.740    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X1Y4           FDPE (Recov_fdpe_C_PRE)     -0.359    22.309    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                 16.671    

Slack (MET) :             16.769ns  (required time - arrival time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.642ns (25.696%)  route 1.856ns (74.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.728     3.036    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDRE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.518     3.554 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.290     4.844    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.567     5.534    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y6           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.551    22.743    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y6           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.267    23.011    
                         clock uncertainty           -0.302    22.709    
    SLICE_X5Y6           FDCE (Recov_fdce_C_CLR)     -0.405    22.304    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.304    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                 16.769    

Slack (MET) :             16.769ns  (required time - arrival time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.642ns (25.696%)  route 1.856ns (74.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.728     3.036    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDRE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.518     3.554 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.290     4.844    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.567     5.534    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y6           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.551    22.743    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y6           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.267    23.011    
                         clock uncertainty           -0.302    22.709    
    SLICE_X5Y6           FDCE (Recov_fdce_C_CLR)     -0.405    22.304    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.304    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                 16.769    

Slack (MET) :             16.769ns  (required time - arrival time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.642ns (25.696%)  route 1.856ns (74.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.728     3.036    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDRE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.518     3.554 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.290     4.844    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.567     5.534    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y6           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.551    22.743    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y6           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.267    23.011    
                         clock uncertainty           -0.302    22.709    
    SLICE_X5Y6           FDCE (Recov_fdce_C_CLR)     -0.405    22.304    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         22.304    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                 16.769    

Slack (MET) :             16.772ns  (required time - arrival time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.642ns (26.156%)  route 1.812ns (73.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.728     3.036    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDRE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.518     3.554 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.290     4.844    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.522     5.490    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.547    22.740    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X1Y5           FDCE (Recov_fdce_C_CLR)     -0.405    22.263    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                 16.772    

Slack (MET) :             16.772ns  (required time - arrival time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.642ns (26.156%)  route 1.812ns (73.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.728     3.036    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDRE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.518     3.554 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.290     4.844    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.522     5.490    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.547    22.740    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X1Y5           FDCE (Recov_fdce_C_CLR)     -0.405    22.263    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                 16.772    

Slack (MET) :             16.772ns  (required time - arrival time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.642ns (26.156%)  route 1.812ns (73.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.728     3.036    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDRE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.518     3.554 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.290     4.844    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.522     5.490    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.547    22.740    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X1Y5           FDCE (Recov_fdce_C_CLR)     -0.405    22.263    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                 16.772    

Slack (MET) :             16.772ns  (required time - arrival time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.642ns (26.156%)  route 1.812ns (73.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.728     3.036    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y5           FDRE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.518     3.554 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.290     4.844    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.124     4.968 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.522     5.490    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        1.547    22.740    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X1Y5           FDCE (Recov_fdce_C_CLR)     -0.405    22.263    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                 16.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.246ns (46.120%)  route 0.287ns (53.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.148     1.074 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.218    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.316 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.459    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.853     1.223    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.942    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.092     0.850    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.246ns (46.120%)  route 0.287ns (53.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.148     1.074 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.218    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.316 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.459    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.853     1.223    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.942    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.092     0.850    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.246ns (46.120%)  route 0.287ns (53.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.148     1.074 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.218    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.316 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.459    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.853     1.223    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.942    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.092     0.850    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.246ns (46.120%)  route 0.287ns (53.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.148     1.074 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.218    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.316 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.459    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.853     1.223    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.942    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.092     0.850    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.246ns (46.120%)  route 0.287ns (53.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.148     1.074 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.218    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.316 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.459    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.853     1.223    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.942    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.092     0.850    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.246ns (46.120%)  route 0.287ns (53.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.148     1.074 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.218    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.316 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.143     1.459    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.853     1.223    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.281     0.942    
    SLICE_X2Y5           FDCE (Remov_fdce_C_CLR)     -0.092     0.850    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.246ns (41.182%)  route 0.351ns (58.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.148     1.074 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.218    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.316 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.206     1.523    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.851     1.221    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.246ns (41.182%)  route 0.351ns (58.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.148     1.074 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.218    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.316 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.206     1.523    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.851     1.221    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.246ns (41.182%)  route 0.351ns (58.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.148     1.074 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.218    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.316 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.206     1.523    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.851     1.221    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.246ns (41.182%)  route 0.351ns (58.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.585     0.926    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y4           FDPE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.148     1.074 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.218    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y5           LUT3 (Prop_lut3_I2_O)        0.098     1.316 f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.206     1.523    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y5           FDCE                                         f  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2955, routed)        0.851     1.221    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y5           FDCE                                         r  base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.067     0.891    base_zynq_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.631    





