# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"uP16_top_tb_time_synth.v" \
"../../../../../../__CE2003_Lab5_students/uP16_top_tb.v" \

# Do not sort compile order
nosort
