branch-instructions OR branches
branch-misses
bus-cycles
cache-misses
cache-references
cpu-cycles OR cycles
instructions
ref-cycles
alignment-faults
bpf-output
context-switches OR cs
cpu-clock
cpu-migrations OR migrations
dummy
emulation-faults
major-faults
minor-faults
page-faults OR faults
task-clock
L1-dcache-load-misses
L1-dcache-loads
L1-dcache-stores
L1-icache-load-misses
LLC-load-misses
LLC-loads
LLC-store-misses
LLC-stores
branch-load-misses
branch-loads
dTLB-load-misses
dTLB-loads
dTLB-store-misses
dTLB-stores
iTLB-load-misses
iTLB-loads
node-load-misses
node-loads
node-store-misses
node-stores
branch-instructions OR cpu/branch-instructions/
branch-misses OR cpu/branch-misses/
bus-cycles OR cpu/bus-cycles/
cache-misses OR cpu/cache-misses/
cache-references OR cpu/cache-references/
cpu-cycles OR cpu/cpu-cycles/
cycles-ct OR cpu/cycles-ct/
cycles-t OR cpu/cycles-t/
el-abort OR cpu/el-abort/
el-capacity OR cpu/el-capacity/
el-commit OR cpu/el-commit/
el-conflict OR cpu/el-conflict/
el-start OR cpu/el-start/
instructions OR cpu/instructions/
intel_pt//
mem-loads OR cpu/mem-loads/
mem-stores OR cpu/mem-stores/
msr/aperf/
msr/mperf/
msr/pperf/
msr/smi/
msr/tsc/
power/energy-cores/
power/energy-pkg/
power/energy-ram/
ref-cycles OR cpu/ref-cycles/
tx-abort OR cpu/tx-abort/
tx-capacity OR cpu/tx-capacity/
tx-commit OR cpu/tx-commit/
tx-conflict OR cpu/tx-conflict/
tx-start OR cpu/tx-start/
uncore_iio_free_running_0/bw_in_port0/
uncore_iio_free_running_0/bw_in_port1/
uncore_iio_free_running_0/bw_in_port2/
uncore_iio_free_running_0/bw_in_port3/
uncore_iio_free_running_0/bw_out_port0/
uncore_iio_free_running_0/bw_out_port1/
uncore_iio_free_running_0/bw_out_port2/
uncore_iio_free_running_0/bw_out_port3/
uncore_iio_free_running_0/ioclk/
uncore_iio_free_running_0/util_in_port0/
uncore_iio_free_running_0/util_in_port1/
uncore_iio_free_running_0/util_in_port2/
uncore_iio_free_running_0/util_in_port3/
uncore_iio_free_running_0/util_out_port0/
uncore_iio_free_running_0/util_out_port1/
uncore_iio_free_running_0/util_out_port2/
uncore_iio_free_running_0/util_out_port3/
uncore_iio_free_running_1/bw_in_port0/
uncore_iio_free_running_1/bw_in_port1/
uncore_iio_free_running_1/bw_in_port2/
uncore_iio_free_running_1/bw_in_port3/
uncore_iio_free_running_1/bw_out_port0/
uncore_iio_free_running_1/bw_out_port1/
uncore_iio_free_running_1/bw_out_port2/
uncore_iio_free_running_1/bw_out_port3/
uncore_iio_free_running_1/ioclk/
uncore_iio_free_running_1/util_in_port0/
uncore_iio_free_running_1/util_in_port1/
uncore_iio_free_running_1/util_in_port2/
uncore_iio_free_running_1/util_in_port3/
uncore_iio_free_running_1/util_out_port0/
uncore_iio_free_running_1/util_out_port1/
uncore_iio_free_running_1/util_out_port2/
uncore_iio_free_running_1/util_out_port3/
uncore_iio_free_running_2/bw_in_port0/
uncore_iio_free_running_2/bw_in_port1/
uncore_iio_free_running_2/bw_in_port2/
uncore_iio_free_running_2/bw_in_port3/
uncore_iio_free_running_2/bw_out_port0/
uncore_iio_free_running_2/bw_out_port1/
uncore_iio_free_running_2/bw_out_port2/
uncore_iio_free_running_2/bw_out_port3/
uncore_iio_free_running_2/ioclk/
uncore_iio_free_running_2/util_in_port0/
uncore_iio_free_running_2/util_in_port1/
uncore_iio_free_running_2/util_in_port2/
uncore_iio_free_running_2/util_in_port3/
uncore_iio_free_running_2/util_out_port0/
uncore_iio_free_running_2/util_out_port1/
uncore_iio_free_running_2/util_out_port2/
uncore_iio_free_running_2/util_out_port3/
uncore_iio_free_running_3/bw_in_port0/
uncore_iio_free_running_3/bw_in_port1/
uncore_iio_free_running_3/bw_in_port2/
uncore_iio_free_running_3/bw_in_port3/
uncore_iio_free_running_3/bw_out_port0/
uncore_iio_free_running_3/bw_out_port1/
uncore_iio_free_running_3/bw_out_port2/
uncore_iio_free_running_3/bw_out_port3/
uncore_iio_free_running_3/ioclk/
uncore_iio_free_running_3/util_in_port0/
uncore_iio_free_running_3/util_in_port1/
uncore_iio_free_running_3/util_in_port2/
uncore_iio_free_running_3/util_in_port3/
uncore_iio_free_running_3/util_out_port0/
uncore_iio_free_running_3/util_out_port1/
uncore_iio_free_running_3/util_out_port2/
uncore_iio_free_running_3/util_out_port3/
uncore_iio_free_running_4/bw_in_port0/
uncore_iio_free_running_4/bw_in_port1/
uncore_iio_free_running_4/bw_in_port2/
uncore_iio_free_running_4/bw_in_port3/
uncore_iio_free_running_4/bw_out_port0/
uncore_iio_free_running_4/bw_out_port1/
uncore_iio_free_running_4/bw_out_port2/
uncore_iio_free_running_4/bw_out_port3/
uncore_iio_free_running_4/ioclk/
uncore_iio_free_running_4/util_in_port0/
uncore_iio_free_running_4/util_in_port1/
uncore_iio_free_running_4/util_in_port2/
uncore_iio_free_running_4/util_in_port3/
uncore_iio_free_running_4/util_out_port0/
uncore_iio_free_running_4/util_out_port1/
uncore_iio_free_running_4/util_out_port2/
uncore_iio_free_running_4/util_out_port3/
uncore_iio_free_running_5/bw_in_port0/
uncore_iio_free_running_5/bw_in_port1/
uncore_iio_free_running_5/bw_in_port2/
uncore_iio_free_running_5/bw_in_port3/
uncore_iio_free_running_5/bw_out_port0/
uncore_iio_free_running_5/bw_out_port1/
uncore_iio_free_running_5/bw_out_port2/
uncore_iio_free_running_5/bw_out_port3/
uncore_iio_free_running_5/ioclk/
uncore_iio_free_running_5/util_in_port0/
uncore_iio_free_running_5/util_in_port1/
uncore_iio_free_running_5/util_in_port2/
uncore_iio_free_running_5/util_in_port3/
uncore_iio_free_running_5/util_out_port0/
uncore_iio_free_running_5/util_out_port1/
uncore_iio_free_running_5/util_out_port2/
uncore_iio_free_running_5/util_out_port3/
uncore_imc_0/cas_count_read/
uncore_imc_0/cas_count_write/
uncore_imc_0/clockticks/
uncore_imc_1/cas_count_read/
uncore_imc_1/cas_count_write/
uncore_imc_1/clockticks/
uncore_imc_2/cas_count_read/
uncore_imc_2/cas_count_write/
uncore_imc_2/clockticks/
uncore_imc_3/cas_count_read/
uncore_imc_3/cas_count_write/
uncore_imc_3/clockticks/
uncore_imc_4/cas_count_read/
uncore_imc_4/cas_count_write/
uncore_imc_4/clockticks/
uncore_imc_5/cas_count_read/
uncore_imc_5/cas_count_write/
uncore_imc_5/clockticks/
l1d.replacement
l1d_pend_miss.fb_full
l1d_pend_miss.pending
l1d_pend_miss.pending_cycles
l1d_pend_miss.pending_cycles_any
l2_lines_in.all
l2_lines_out.non_silent
l2_lines_out.silent
l2_lines_out.useless_hwpf
l2_rqsts.all_code_rd
l2_rqsts.all_demand_data_rd
l2_rqsts.all_demand_miss
l2_rqsts.all_demand_references
l2_rqsts.all_pf
l2_rqsts.all_rfo
l2_rqsts.code_rd_hit
l2_rqsts.code_rd_miss
l2_rqsts.demand_data_rd_hit
l2_rqsts.demand_data_rd_miss
l2_rqsts.miss
l2_rqsts.pf_hit
l2_rqsts.pf_miss
l2_rqsts.references
l2_rqsts.rfo_hit
l2_rqsts.rfo_miss
l2_trans.l2_wb
longest_lat_cache.miss
longest_lat_cache.reference
mem_inst_retired.all_loads
mem_inst_retired.all_stores
mem_inst_retired.lock_loads
mem_inst_retired.split_loads
mem_inst_retired.split_stores
mem_inst_retired.stlb_miss_loads
mem_inst_retired.stlb_miss_stores
mem_load_l3_hit_retired.xsnp_hit
mem_load_l3_hit_retired.xsnp_hitm
mem_load_l3_hit_retired.xsnp_miss
mem_load_l3_hit_retired.xsnp_none
mem_load_l3_miss_retired.local_dram
mem_load_l3_miss_retired.remote_dram
mem_load_l3_miss_retired.remote_fwd
mem_load_l3_miss_retired.remote_hitm
mem_load_l3_miss_retired.remote_pmm
mem_load_misc_retired.uc
mem_load_retired.fb_hit
mem_load_retired.l1_hit
mem_load_retired.l1_miss
mem_load_retired.l2_hit
mem_load_retired.l2_miss
mem_load_retired.l3_hit
mem_load_retired.l3_miss
mem_load_retired.local_pmm
offcore_requests.all_data_rd
offcore_requests.all_requests
offcore_requests.demand_code_rd
offcore_requests.demand_data_rd
offcore_requests.demand_rfo
offcore_requests_buffer.sq_full
offcore_requests_outstanding.all_data_rd
offcore_requests_outstanding.cycles_with_data_rd
offcore_requests_outstanding.cycles_with_demand_code_rd
offcore_requests_outstanding.cycles_with_demand_data_rd
offcore_requests_outstanding.cycles_with_demand_rfo
offcore_requests_outstanding.demand_code_rd
offcore_requests_outstanding.demand_data_rd
offcore_requests_outstanding.demand_data_rd_ge_6
offcore_requests_outstanding.demand_rfo
offcore_response
sq_misc.split_lock
fp_arith_inst_retired.128b_packed_double
fp_arith_inst_retired.128b_packed_single
fp_arith_inst_retired.256b_packed_double
fp_arith_inst_retired.256b_packed_single
fp_arith_inst_retired.512b_packed_double
fp_arith_inst_retired.512b_packed_single
fp_arith_inst_retired.scalar_double
fp_arith_inst_retired.scalar_single
fp_assist.any
dsb2mite_switches.penalty_cycles
frontend_retired.dsb_miss
frontend_retired.itlb_miss
frontend_retired.l1i_miss
frontend_retired.l2_miss
frontend_retired.latency_ge_128
frontend_retired.latency_ge_16
frontend_retired.latency_ge_2
frontend_retired.latency_ge_256
frontend_retired.latency_ge_2_bubbles_ge_1
frontend_retired.latency_ge_2_bubbles_ge_2
frontend_retired.latency_ge_2_bubbles_ge_3
frontend_retired.latency_ge_32
frontend_retired.latency_ge_4
frontend_retired.latency_ge_512
frontend_retired.latency_ge_64
frontend_retired.latency_ge_8
frontend_retired.stlb_miss
icache_16b.ifdata_stall
icache_64b.iftag_hit
icache_64b.iftag_miss
icache_64b.iftag_stall
idq.all_dsb_cycles_4_uops
idq.all_dsb_cycles_any_uops
idq.all_mite_cycles_4_uops
idq.all_mite_cycles_any_uops
idq.dsb_cycles
idq.dsb_uops
idq.mite_cycles
idq.mite_uops
idq.ms_cycles
idq.ms_dsb_cycles
idq.ms_mite_uops
idq.ms_switches
idq.ms_uops
idq_uops_not_delivered.core
idq_uops_not_delivered.cycles_0_uops_deliv.core
idq_uops_not_delivered.cycles_fe_was_ok
idq_uops_not_delivered.cycles_le_1_uop_deliv.core
idq_uops_not_delivered.cycles_le_2_uop_deliv.core
idq_uops_not_delivered.cycles_le_3_uop_deliv.core
cycle_activity.cycles_l3_miss
cycle_activity.stalls_l3_miss
hle_retired.aborted
hle_retired.aborted_events
hle_retired.aborted_mem
hle_retired.aborted_memtype
hle_retired.aborted_timer
hle_retired.aborted_unfriendly
hle_retired.commit
hle_retired.start
machine_clears.memory_ordering
mem_trans_retired.load_latency_gt_128
mem_trans_retired.load_latency_gt_16
mem_trans_retired.load_latency_gt_256
mem_trans_retired.load_latency_gt_32
mem_trans_retired.load_latency_gt_4
mem_trans_retired.load_latency_gt_512
mem_trans_retired.load_latency_gt_64
mem_trans_retired.load_latency_gt_8
offcore_requests.l3_miss_demand_data_rd
offcore_requests_outstanding.cycles_with_l3_miss_demand_data_rd
offcore_requests_outstanding.l3_miss_demand_data_rd
offcore_requests_outstanding.l3_miss_demand_data_rd_ge_6
rtm_retired.aborted
rtm_retired.aborted_events
rtm_retired.aborted_mem
rtm_retired.aborted_memtype
rtm_retired.aborted_timer
rtm_retired.aborted_unfriendly
rtm_retired.commit
rtm_retired.start
tx_exec.misc1
tx_exec.misc2
tx_exec.misc3
tx_exec.misc4
tx_exec.misc5
tx_mem.abort_capacity
tx_mem.abort_conflict
tx_mem.abort_hle_elision_buffer_mismatch
tx_mem.abort_hle_elision_buffer_not_empty
tx_mem.abort_hle_elision_buffer_unsupported_alignment
tx_mem.abort_hle_store_to_elided_lock
tx_mem.hle_elision_buffer_full
core_power.lvl0_turbo_license
core_power.lvl1_turbo_license
core_power.lvl2_turbo_license
core_power.throttle
core_snoop_response.rsp_ifwdfe
core_snoop_response.rsp_ifwdm
core_snoop_response.rsp_ihitfse
core_snoop_response.rsp_ihiti
core_snoop_response.rsp_sfwdfe
core_snoop_response.rsp_sfwdm
core_snoop_response.rsp_shitfse
hw_interrupts.received
idi_misc.wb_downgrade
idi_misc.wb_upgrade
memory_disambiguation.history_reset
sw_prefetch_access.nta
sw_prefetch_access.prefetchw
sw_prefetch_access.t0
sw_prefetch_access.t1_t2
arith.divider_active
baclears.any
br_inst_retired.all_branches
br_inst_retired.all_branches_pebs
br_inst_retired.conditional
br_inst_retired.far_branch
br_inst_retired.near_call
br_inst_retired.near_return
br_inst_retired.near_taken
br_inst_retired.not_taken
br_misp_retired.all_branches
br_misp_retired.all_branches_pebs
br_misp_retired.conditional
br_misp_retired.near_call
br_misp_retired.near_taken
cpu_clk_thread_unhalted.one_thread_active
cpu_clk_thread_unhalted.ref_xclk
cpu_clk_thread_unhalted.ref_xclk_any
cpu_clk_unhalted.one_thread_active
cpu_clk_unhalted.ref_tsc
cpu_clk_unhalted.ref_xclk
cpu_clk_unhalted.ref_xclk_any
cpu_clk_unhalted.ring0_trans
cpu_clk_unhalted.thread
cpu_clk_unhalted.thread_any
cpu_clk_unhalted.thread_p
cpu_clk_unhalted.thread_p_any
cycle_activity.cycles_l1d_miss
cycle_activity.cycles_l2_miss
cycle_activity.cycles_mem_any
cycle_activity.stalls_l1d_miss
cycle_activity.stalls_l2_miss
cycle_activity.stalls_mem_any
cycle_activity.stalls_total
exe_activity.1_ports_util
exe_activity.2_ports_util
exe_activity.3_ports_util
exe_activity.4_ports_util
exe_activity.bound_on_stores
exe_activity.exe_bound_0_ports
ild_stall.lcp
inst_retired.any
inst_retired.any_p
inst_retired.prec_dist
inst_retired.total_cycles_ps
int_misc.clear_resteer_cycles
int_misc.recovery_cycles
int_misc.recovery_cycles_any
ld_blocks.no_sr
ld_blocks.store_forward
ld_blocks_partial.address_alias
load_hit_pre.sw_pf
lsd.cycles_4_uops
lsd.cycles_active
lsd.uops
machine_clears.count
machine_clears.smc
other_assists.any
partial_rat_stalls.scoreboard
resource_stalls.any
resource_stalls.sb
rob_misc_events.lbr_inserts
rob_misc_events.pause_inst
rs_events.empty_cycles
rs_events.empty_end
uops_dispatched_port.port_0
uops_dispatched_port.port_1
uops_dispatched_port.port_2
uops_dispatched_port.port_3
uops_dispatched_port.port_4
uops_dispatched_port.port_5
uops_dispatched_port.port_6
uops_dispatched_port.port_7
uops_executed.core
uops_executed.core_cycles_ge_1
uops_executed.core_cycles_ge_2
uops_executed.core_cycles_ge_3
uops_executed.core_cycles_ge_4
uops_executed.core_cycles_none
uops_executed.cycles_ge_1_uop_exec
uops_executed.cycles_ge_2_uops_exec
uops_executed.cycles_ge_3_uops_exec
uops_executed.cycles_ge_4_uops_exec
uops_executed.stall_cycles
uops_executed.thread
uops_executed.x87
uops_issued.any
uops_issued.slow_lea
uops_issued.stall_cycles
uops_issued.vector_width_mismatch
uops_retired.retire_slots
uops_retired.stall_cycles
uops_retired.total_cycles
dtlb_load_misses.miss_causes_a_walk
dtlb_load_misses.stlb_hit
dtlb_load_misses.walk_active
dtlb_load_misses.walk_completed
dtlb_load_misses.walk_completed_1g
dtlb_load_misses.walk_completed_2m_4m
dtlb_load_misses.walk_completed_4k
dtlb_load_misses.walk_pending
dtlb_store_misses.miss_causes_a_walk
dtlb_store_misses.stlb_hit
dtlb_store_misses.walk_active
dtlb_store_misses.walk_completed
dtlb_store_misses.walk_completed_1g
dtlb_store_misses.walk_completed_2m_4m
dtlb_store_misses.walk_completed_4k
dtlb_store_misses.walk_pending
ept.walk_pending
itlb.itlb_flush
itlb_misses.miss_causes_a_walk
itlb_misses.stlb_hit
itlb_misses.walk_active
itlb_misses.walk_completed
itlb_misses.walk_completed_1g
itlb_misses.walk_completed_2m_4m
itlb_misses.walk_completed_4k
itlb_misses.walk_pending
tlb_flush.dtlb_thread
tlb_flush.stlb_any
