// hssi_ss_1_altera_mm_interconnect_1920_7rcocsa.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_1_altera_mm_interconnect_1920_7rcocsa (
		input  wire [25:0] cpu_avmm_master_m0_address,                                //                                  cpu_avmm_master_m0.address
		output wire        cpu_avmm_master_m0_waitrequest,                            //                                                    .waitrequest
		input  wire [0:0]  cpu_avmm_master_m0_burstcount,                             //                                                    .burstcount
		input  wire [3:0]  cpu_avmm_master_m0_byteenable,                             //                                                    .byteenable
		input  wire        cpu_avmm_master_m0_read,                                   //                                                    .read
		output wire [31:0] cpu_avmm_master_m0_readdata,                               //                                                    .readdata
		output wire        cpu_avmm_master_m0_readdatavalid,                          //                                                    .readdatavalid
		input  wire        cpu_avmm_master_m0_write,                                  //                                                    .write
		input  wire [31:0] cpu_avmm_master_m0_writedata,                              //                                                    .writedata
		input  wire        cpu_avmm_master_m0_debugaccess,                            //                                                    .debugaccess
		input  wire [25:0] axilite_user_master_m0_awaddr,                             //                              axilite_user_master_m0.awaddr
		input  wire [2:0]  axilite_user_master_m0_awprot,                             //                                                    .awprot
		input  wire        axilite_user_master_m0_awvalid,                            //                                                    .awvalid
		output wire        axilite_user_master_m0_awready,                            //                                                    .awready
		input  wire [31:0] axilite_user_master_m0_wdata,                              //                                                    .wdata
		input  wire [3:0]  axilite_user_master_m0_wstrb,                              //                                                    .wstrb
		input  wire        axilite_user_master_m0_wvalid,                             //                                                    .wvalid
		output wire        axilite_user_master_m0_wready,                             //                                                    .wready
		output wire [1:0]  axilite_user_master_m0_bresp,                              //                                                    .bresp
		output wire        axilite_user_master_m0_bvalid,                             //                                                    .bvalid
		input  wire        axilite_user_master_m0_bready,                             //                                                    .bready
		input  wire [25:0] axilite_user_master_m0_araddr,                             //                                                    .araddr
		input  wire [2:0]  axilite_user_master_m0_arprot,                             //                                                    .arprot
		input  wire        axilite_user_master_m0_arvalid,                            //                                                    .arvalid
		output wire        axilite_user_master_m0_arready,                            //                                                    .arready
		output wire [31:0] axilite_user_master_m0_rdata,                              //                                                    .rdata
		output wire [1:0]  axilite_user_master_m0_rresp,                              //                                                    .rresp
		output wire        axilite_user_master_m0_rvalid,                             //                                                    .rvalid
		input  wire        axilite_user_master_m0_rready,                             //                                                    .rready
		output wire [25:0] axilite_pipeline_bridge_s0_awaddr,                         //                          axilite_pipeline_bridge_s0.awaddr
		output wire [2:0]  axilite_pipeline_bridge_s0_awprot,                         //                                                    .awprot
		output wire        axilite_pipeline_bridge_s0_awvalid,                        //                                                    .awvalid
		input  wire        axilite_pipeline_bridge_s0_awready,                        //                                                    .awready
		output wire [31:0] axilite_pipeline_bridge_s0_wdata,                          //                                                    .wdata
		output wire [3:0]  axilite_pipeline_bridge_s0_wstrb,                          //                                                    .wstrb
		output wire        axilite_pipeline_bridge_s0_wvalid,                         //                                                    .wvalid
		input  wire        axilite_pipeline_bridge_s0_wready,                         //                                                    .wready
		input  wire [1:0]  axilite_pipeline_bridge_s0_bresp,                          //                                                    .bresp
		input  wire        axilite_pipeline_bridge_s0_bvalid,                         //                                                    .bvalid
		output wire        axilite_pipeline_bridge_s0_bready,                         //                                                    .bready
		output wire [25:0] axilite_pipeline_bridge_s0_araddr,                         //                                                    .araddr
		output wire [2:0]  axilite_pipeline_bridge_s0_arprot,                         //                                                    .arprot
		output wire        axilite_pipeline_bridge_s0_arvalid,                        //                                                    .arvalid
		input  wire        axilite_pipeline_bridge_s0_arready,                        //                                                    .arready
		input  wire [31:0] axilite_pipeline_bridge_s0_rdata,                          //                                                    .rdata
		input  wire [1:0]  axilite_pipeline_bridge_s0_rresp,                          //                                                    .rresp
		input  wire        axilite_pipeline_bridge_s0_rvalid,                         //                                                    .rvalid
		output wire        axilite_pipeline_bridge_s0_rready,                         //                                                    .rready
		input  wire        axilite_user_master_clk_reset_reset_bridge_in_reset_reset, // axilite_user_master_clk_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        clock_in_out_clk_clk                                       //                                    clock_in_out_clk.clk,          Clock Input
	);

	wire          rsp_mux_src_valid;                                                     // rsp_mux:src_valid -> axilite_user_master_m0_agent:write_rp_valid
	wire  [119:0] rsp_mux_src_data;                                                      // rsp_mux:src_data -> axilite_user_master_m0_agent:write_rp_data
	wire          rsp_mux_src_ready;                                                     // axilite_user_master_m0_agent:write_rp_ready -> rsp_mux:src_ready
	wire    [2:0] rsp_mux_src_channel;                                                   // rsp_mux:src_channel -> axilite_user_master_m0_agent:write_rp_channel
	wire          rsp_mux_src_startofpacket;                                             // rsp_mux:src_startofpacket -> axilite_user_master_m0_agent:write_rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                               // rsp_mux:src_endofpacket -> axilite_user_master_m0_agent:write_rp_endofpacket
	wire          rsp_mux_001_src_valid;                                                 // rsp_mux_001:src_valid -> axilite_user_master_m0_agent:read_rp_valid
	wire  [119:0] rsp_mux_001_src_data;                                                  // rsp_mux_001:src_data -> axilite_user_master_m0_agent:read_rp_data
	wire          rsp_mux_001_src_ready;                                                 // axilite_user_master_m0_agent:read_rp_ready -> rsp_mux_001:src_ready
	wire    [2:0] rsp_mux_001_src_channel;                                               // rsp_mux_001:src_channel -> axilite_user_master_m0_agent:read_rp_channel
	wire          rsp_mux_001_src_startofpacket;                                         // rsp_mux_001:src_startofpacket -> axilite_user_master_m0_agent:read_rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                           // rsp_mux_001:src_endofpacket -> axilite_user_master_m0_agent:read_rp_endofpacket
	wire          cpu_avmm_master_m0_translator_avalon_universal_master_0_waitrequest;   // cpu_avmm_master_m0_agent:av_waitrequest -> cpu_avmm_master_m0_translator:uav_waitrequest
	wire   [31:0] cpu_avmm_master_m0_translator_avalon_universal_master_0_readdata;      // cpu_avmm_master_m0_agent:av_readdata -> cpu_avmm_master_m0_translator:uav_readdata
	wire          cpu_avmm_master_m0_translator_avalon_universal_master_0_debugaccess;   // cpu_avmm_master_m0_translator:uav_debugaccess -> cpu_avmm_master_m0_agent:av_debugaccess
	wire   [25:0] cpu_avmm_master_m0_translator_avalon_universal_master_0_address;       // cpu_avmm_master_m0_translator:uav_address -> cpu_avmm_master_m0_agent:av_address
	wire          cpu_avmm_master_m0_translator_avalon_universal_master_0_read;          // cpu_avmm_master_m0_translator:uav_read -> cpu_avmm_master_m0_agent:av_read
	wire    [3:0] cpu_avmm_master_m0_translator_avalon_universal_master_0_byteenable;    // cpu_avmm_master_m0_translator:uav_byteenable -> cpu_avmm_master_m0_agent:av_byteenable
	wire          cpu_avmm_master_m0_translator_avalon_universal_master_0_readdatavalid; // cpu_avmm_master_m0_agent:av_readdatavalid -> cpu_avmm_master_m0_translator:uav_readdatavalid
	wire          cpu_avmm_master_m0_translator_avalon_universal_master_0_lock;          // cpu_avmm_master_m0_translator:uav_lock -> cpu_avmm_master_m0_agent:av_lock
	wire          cpu_avmm_master_m0_translator_avalon_universal_master_0_write;         // cpu_avmm_master_m0_translator:uav_write -> cpu_avmm_master_m0_agent:av_write
	wire   [31:0] cpu_avmm_master_m0_translator_avalon_universal_master_0_writedata;     // cpu_avmm_master_m0_translator:uav_writedata -> cpu_avmm_master_m0_agent:av_writedata
	wire    [2:0] cpu_avmm_master_m0_translator_avalon_universal_master_0_burstcount;    // cpu_avmm_master_m0_translator:uav_burstcount -> cpu_avmm_master_m0_agent:av_burstcount
	wire          cmd_mux_src_valid;                                                     // cmd_mux:src_valid -> axilite_pipeline_bridge_s0_agent:write_cp_valid
	wire  [119:0] cmd_mux_src_data;                                                      // cmd_mux:src_data -> axilite_pipeline_bridge_s0_agent:write_cp_data
	wire          cmd_mux_src_ready;                                                     // axilite_pipeline_bridge_s0_agent:write_cp_ready -> cmd_mux:src_ready
	wire    [2:0] cmd_mux_src_channel;                                                   // cmd_mux:src_channel -> axilite_pipeline_bridge_s0_agent:write_cp_channel
	wire          cmd_mux_src_startofpacket;                                             // cmd_mux:src_startofpacket -> axilite_pipeline_bridge_s0_agent:write_cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                               // cmd_mux:src_endofpacket -> axilite_pipeline_bridge_s0_agent:write_cp_endofpacket
	wire          cmd_mux_001_src_valid;                                                 // cmd_mux_001:src_valid -> axilite_pipeline_bridge_s0_agent:read_cp_valid
	wire  [119:0] cmd_mux_001_src_data;                                                  // cmd_mux_001:src_data -> axilite_pipeline_bridge_s0_agent:read_cp_data
	wire          cmd_mux_001_src_ready;                                                 // axilite_pipeline_bridge_s0_agent:read_cp_ready -> cmd_mux_001:src_ready
	wire    [2:0] cmd_mux_001_src_channel;                                               // cmd_mux_001:src_channel -> axilite_pipeline_bridge_s0_agent:read_cp_channel
	wire          cmd_mux_001_src_startofpacket;                                         // cmd_mux_001:src_startofpacket -> axilite_pipeline_bridge_s0_agent:read_cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                           // cmd_mux_001:src_endofpacket -> axilite_pipeline_bridge_s0_agent:read_cp_endofpacket
	wire          axilite_user_master_m0_agent_write_cp_valid;                           // axilite_user_master_m0_agent:write_cp_valid -> router:sink_valid
	wire  [119:0] axilite_user_master_m0_agent_write_cp_data;                            // axilite_user_master_m0_agent:write_cp_data -> router:sink_data
	wire          axilite_user_master_m0_agent_write_cp_ready;                           // router:sink_ready -> axilite_user_master_m0_agent:write_cp_ready
	wire          axilite_user_master_m0_agent_write_cp_startofpacket;                   // axilite_user_master_m0_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          axilite_user_master_m0_agent_write_cp_endofpacket;                     // axilite_user_master_m0_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                                      // router:src_valid -> cmd_demux:sink_valid
	wire  [119:0] router_src_data;                                                       // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                                      // cmd_demux:sink_ready -> router:src_ready
	wire    [2:0] router_src_channel;                                                    // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                              // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                                // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          axilite_user_master_m0_agent_read_cp_valid;                            // axilite_user_master_m0_agent:read_cp_valid -> router_001:sink_valid
	wire  [119:0] axilite_user_master_m0_agent_read_cp_data;                             // axilite_user_master_m0_agent:read_cp_data -> router_001:sink_data
	wire          axilite_user_master_m0_agent_read_cp_ready;                            // router_001:sink_ready -> axilite_user_master_m0_agent:read_cp_ready
	wire          axilite_user_master_m0_agent_read_cp_startofpacket;                    // axilite_user_master_m0_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          axilite_user_master_m0_agent_read_cp_endofpacket;                      // axilite_user_master_m0_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                  // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [119:0] router_001_src_data;                                                   // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                                  // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [2:0] router_001_src_channel;                                                // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                          // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                            // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          cpu_avmm_master_m0_agent_cp_valid;                                     // cpu_avmm_master_m0_agent:cp_valid -> router_002:sink_valid
	wire  [119:0] cpu_avmm_master_m0_agent_cp_data;                                      // cpu_avmm_master_m0_agent:cp_data -> router_002:sink_data
	wire          cpu_avmm_master_m0_agent_cp_ready;                                     // router_002:sink_ready -> cpu_avmm_master_m0_agent:cp_ready
	wire          cpu_avmm_master_m0_agent_cp_startofpacket;                             // cpu_avmm_master_m0_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          cpu_avmm_master_m0_agent_cp_endofpacket;                               // cpu_avmm_master_m0_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          axilite_pipeline_bridge_s0_agent_write_rp_valid;                       // axilite_pipeline_bridge_s0_agent:write_rp_valid -> router_003:sink_valid
	wire  [119:0] axilite_pipeline_bridge_s0_agent_write_rp_data;                        // axilite_pipeline_bridge_s0_agent:write_rp_data -> router_003:sink_data
	wire          axilite_pipeline_bridge_s0_agent_write_rp_ready;                       // router_003:sink_ready -> axilite_pipeline_bridge_s0_agent:write_rp_ready
	wire          axilite_pipeline_bridge_s0_agent_write_rp_startofpacket;               // axilite_pipeline_bridge_s0_agent:write_rp_startofpacket -> router_003:sink_startofpacket
	wire          axilite_pipeline_bridge_s0_agent_write_rp_endofpacket;                 // axilite_pipeline_bridge_s0_agent:write_rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                  // router_003:src_valid -> rsp_demux:sink_valid
	wire  [119:0] router_003_src_data;                                                   // router_003:src_data -> rsp_demux:sink_data
	wire          router_003_src_ready;                                                  // rsp_demux:sink_ready -> router_003:src_ready
	wire    [2:0] router_003_src_channel;                                                // router_003:src_channel -> rsp_demux:sink_channel
	wire          router_003_src_startofpacket;                                          // router_003:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_003_src_endofpacket;                                            // router_003:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          axilite_pipeline_bridge_s0_agent_read_rp_valid;                        // axilite_pipeline_bridge_s0_agent:read_rp_valid -> router_004:sink_valid
	wire  [119:0] axilite_pipeline_bridge_s0_agent_read_rp_data;                         // axilite_pipeline_bridge_s0_agent:read_rp_data -> router_004:sink_data
	wire          axilite_pipeline_bridge_s0_agent_read_rp_ready;                        // router_004:sink_ready -> axilite_pipeline_bridge_s0_agent:read_rp_ready
	wire          axilite_pipeline_bridge_s0_agent_read_rp_startofpacket;                // axilite_pipeline_bridge_s0_agent:read_rp_startofpacket -> router_004:sink_startofpacket
	wire          axilite_pipeline_bridge_s0_agent_read_rp_endofpacket;                  // axilite_pipeline_bridge_s0_agent:read_rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                  // router_004:src_valid -> rsp_demux_001:sink_valid
	wire  [119:0] router_004_src_data;                                                   // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                                  // rsp_demux_001:sink_ready -> router_004:src_ready
	wire    [2:0] router_004_src_channel;                                                // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                          // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                            // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          router_002_src_valid;                                                  // router_002:src_valid -> cpu_avmm_master_m0_limiter:cmd_sink_valid
	wire  [119:0] router_002_src_data;                                                   // router_002:src_data -> cpu_avmm_master_m0_limiter:cmd_sink_data
	wire          router_002_src_ready;                                                  // cpu_avmm_master_m0_limiter:cmd_sink_ready -> router_002:src_ready
	wire    [2:0] router_002_src_channel;                                                // router_002:src_channel -> cpu_avmm_master_m0_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                          // router_002:src_startofpacket -> cpu_avmm_master_m0_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                            // router_002:src_endofpacket -> cpu_avmm_master_m0_limiter:cmd_sink_endofpacket
	wire  [119:0] cpu_avmm_master_m0_limiter_cmd_src_data;                               // cpu_avmm_master_m0_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire          cpu_avmm_master_m0_limiter_cmd_src_ready;                              // cmd_demux_002:sink_ready -> cpu_avmm_master_m0_limiter:cmd_src_ready
	wire    [2:0] cpu_avmm_master_m0_limiter_cmd_src_channel;                            // cpu_avmm_master_m0_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire          cpu_avmm_master_m0_limiter_cmd_src_startofpacket;                      // cpu_avmm_master_m0_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          cpu_avmm_master_m0_limiter_cmd_src_endofpacket;                        // cpu_avmm_master_m0_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                                 // rsp_mux_002:src_valid -> cpu_avmm_master_m0_limiter:rsp_sink_valid
	wire  [119:0] rsp_mux_002_src_data;                                                  // rsp_mux_002:src_data -> cpu_avmm_master_m0_limiter:rsp_sink_data
	wire          rsp_mux_002_src_ready;                                                 // cpu_avmm_master_m0_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire    [2:0] rsp_mux_002_src_channel;                                               // rsp_mux_002:src_channel -> cpu_avmm_master_m0_limiter:rsp_sink_channel
	wire          rsp_mux_002_src_startofpacket;                                         // rsp_mux_002:src_startofpacket -> cpu_avmm_master_m0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                           // rsp_mux_002:src_endofpacket -> cpu_avmm_master_m0_limiter:rsp_sink_endofpacket
	wire          cpu_avmm_master_m0_limiter_rsp_src_valid;                              // cpu_avmm_master_m0_limiter:rsp_src_valid -> cpu_avmm_master_m0_agent:rp_valid
	wire  [119:0] cpu_avmm_master_m0_limiter_rsp_src_data;                               // cpu_avmm_master_m0_limiter:rsp_src_data -> cpu_avmm_master_m0_agent:rp_data
	wire          cpu_avmm_master_m0_limiter_rsp_src_ready;                              // cpu_avmm_master_m0_agent:rp_ready -> cpu_avmm_master_m0_limiter:rsp_src_ready
	wire    [2:0] cpu_avmm_master_m0_limiter_rsp_src_channel;                            // cpu_avmm_master_m0_limiter:rsp_src_channel -> cpu_avmm_master_m0_agent:rp_channel
	wire          cpu_avmm_master_m0_limiter_rsp_src_startofpacket;                      // cpu_avmm_master_m0_limiter:rsp_src_startofpacket -> cpu_avmm_master_m0_agent:rp_startofpacket
	wire          cpu_avmm_master_m0_limiter_rsp_src_endofpacket;                        // cpu_avmm_master_m0_limiter:rsp_src_endofpacket -> cpu_avmm_master_m0_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                                  // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [119:0] cmd_demux_src0_data;                                                   // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                  // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [2:0] cmd_demux_src0_channel;                                                // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                          // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                            // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                              // cmd_demux_001:src0_valid -> cmd_mux_001:sink0_valid
	wire  [119:0] cmd_demux_001_src0_data;                                               // cmd_demux_001:src0_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_001_src0_ready;                                              // cmd_mux_001:sink0_ready -> cmd_demux_001:src0_ready
	wire    [2:0] cmd_demux_001_src0_channel;                                            // cmd_demux_001:src0_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_001_src0_startofpacket;                                      // cmd_demux_001:src0_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                        // cmd_demux_001:src0_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_002_src0_valid;                                              // cmd_demux_002:src0_valid -> cmd_mux:sink1_valid
	wire  [119:0] cmd_demux_002_src0_data;                                               // cmd_demux_002:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_002_src0_ready;                                              // cmd_mux:sink1_ready -> cmd_demux_002:src0_ready
	wire    [2:0] cmd_demux_002_src0_channel;                                            // cmd_demux_002:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_002_src0_startofpacket;                                      // cmd_demux_002:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                        // cmd_demux_002:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_002_src1_valid;                                              // cmd_demux_002:src1_valid -> cmd_mux_001:sink1_valid
	wire  [119:0] cmd_demux_002_src1_data;                                               // cmd_demux_002:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_002_src1_ready;                                              // cmd_mux_001:sink1_ready -> cmd_demux_002:src1_ready
	wire    [2:0] cmd_demux_002_src1_channel;                                            // cmd_demux_002:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_002_src1_startofpacket;                                      // cmd_demux_002:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                        // cmd_demux_002:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                                  // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [119:0] rsp_demux_src0_data;                                                   // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                  // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [2:0] rsp_demux_src0_channel;                                                // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                          // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                            // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                  // rsp_demux:src1_valid -> rsp_mux_002:sink0_valid
	wire  [119:0] rsp_demux_src1_data;                                                   // rsp_demux:src1_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_src1_ready;                                                  // rsp_mux_002:sink0_ready -> rsp_demux:src1_ready
	wire    [2:0] rsp_demux_src1_channel;                                                // rsp_demux:src1_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                          // rsp_demux:src1_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                            // rsp_demux:src1_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                              // rsp_demux_001:src0_valid -> rsp_mux_001:sink0_valid
	wire  [119:0] rsp_demux_001_src0_data;                                               // rsp_demux_001:src0_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_001_src0_ready;                                              // rsp_mux_001:sink0_ready -> rsp_demux_001:src0_ready
	wire    [2:0] rsp_demux_001_src0_channel;                                            // rsp_demux_001:src0_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_001_src0_startofpacket;                                      // rsp_demux_001:src0_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                        // rsp_demux_001:src0_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src1_valid;                                              // rsp_demux_001:src1_valid -> rsp_mux_002:sink1_valid
	wire  [119:0] rsp_demux_001_src1_data;                                               // rsp_demux_001:src1_data -> rsp_mux_002:sink1_data
	wire          rsp_demux_001_src1_ready;                                              // rsp_mux_002:sink1_ready -> rsp_demux_001:src1_ready
	wire    [2:0] rsp_demux_001_src1_channel;                                            // rsp_demux_001:src1_channel -> rsp_mux_002:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                                      // rsp_demux_001:src1_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                        // rsp_demux_001:src1_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire    [2:0] cpu_avmm_master_m0_limiter_cmd_valid_data;                             // cpu_avmm_master_m0_limiter:cmd_src_valid -> cmd_demux_002:sink_valid

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (26),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (26),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) cpu_avmm_master_m0_translator (
		.clk                    (clock_in_out_clk_clk),                                                  //   input,   width = 1,                       clk.clk
		.reset                  (axilite_user_master_clk_reset_reset_bridge_in_reset_reset),             //   input,   width = 1,                     reset.reset
		.uav_address            (cpu_avmm_master_m0_translator_avalon_universal_master_0_address),       //  output,  width = 26, avalon_universal_master_0.address
		.uav_burstcount         (cpu_avmm_master_m0_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (cpu_avmm_master_m0_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (cpu_avmm_master_m0_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (cpu_avmm_master_m0_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (cpu_avmm_master_m0_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (cpu_avmm_master_m0_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (cpu_avmm_master_m0_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (cpu_avmm_master_m0_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (cpu_avmm_master_m0_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (cpu_avmm_master_m0_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (cpu_avmm_master_m0_address),                                            //   input,  width = 26,      avalon_anti_master_0.address
		.av_waitrequest         (cpu_avmm_master_m0_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_burstcount          (cpu_avmm_master_m0_burstcount),                                         //   input,   width = 1,                          .burstcount
		.av_byteenable          (cpu_avmm_master_m0_byteenable),                                         //   input,   width = 4,                          .byteenable
		.av_read                (cpu_avmm_master_m0_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (cpu_avmm_master_m0_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (cpu_avmm_master_m0_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (cpu_avmm_master_m0_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (cpu_avmm_master_m0_writedata),                                          //   input,  width = 32,                          .writedata
		.av_debugaccess         (cpu_avmm_master_m0_debugaccess),                                        //   input,   width = 1,                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                                  // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                  // (terminated),                                        
		.av_chipselect          (1'b0),                                                                  // (terminated),                                        
		.av_lock                (1'b0),                                                                  // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                  // (terminated),                                        
		.uav_clken              (),                                                                      // (terminated),                                        
		.av_clken               (1'b1),                                                                  // (terminated),                                        
		.uav_response           (2'b00),                                                                 // (terminated),                                        
		.av_response            (),                                                                      // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                  // (terminated),                                        
		.av_writeresponsevalid  ()                                                                       // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_axi_master_ni_1980_4qd7sla #(
		.ID_WIDTH                  (1),
		.ADDR_WIDTH                (26),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.SAI_WIDTH                 (1),
		.ADDRCHK_WIDTH             (1),
		.USER_DATA_WIDTH           (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.AXI_VERSION               ("AXI4Lite"),
		.ACE_LITE_SUPPORT          (0),
		.ROLE_BASED_USER           (0),
		.WRITE_ISSUING_CAPABILITY  (1),
		.READ_ISSUING_CAPABILITY   (1),
		.PKT_BEGIN_BURST           (79),
		.PKT_CACHE_H               (90),
		.PKT_CACHE_L               (87),
		.PKT_ADDR_SIDEBAND_H       (77),
		.PKT_ADDR_SIDEBAND_L       (77),
		.PKT_PROTECTION_H          (86),
		.PKT_PROTECTION_L          (84),
		.PKT_BURST_SIZE_H          (74),
		.PKT_BURST_SIZE_L          (72),
		.PKT_BURST_TYPE_H          (76),
		.PKT_BURST_TYPE_L          (75),
		.PKT_RESPONSE_STATUS_L     (91),
		.PKT_RESPONSE_STATUS_H     (92),
		.PKT_BURSTWRAP_H           (71),
		.PKT_BURSTWRAP_L           (71),
		.PKT_BYTE_CNT_H            (70),
		.PKT_BYTE_CNT_L            (68),
		.PKT_ADDR_H                (61),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (67),
		.PKT_TRANS_LOCK            (66),
		.PKT_TRANS_COMPRESSED_READ (62),
		.PKT_TRANS_POSTED          (63),
		.PKT_TRANS_WRITE           (64),
		.PKT_TRANS_READ            (65),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (81),
		.PKT_DEST_ID_H             (82),
		.PKT_DEST_ID_L             (82),
		.PKT_THREAD_ID_H           (83),
		.PKT_THREAD_ID_L           (83),
		.PKT_QOS_L                 (80),
		.PKT_QOS_H                 (80),
		.PKT_ORI_BURST_SIZE_L      (93),
		.PKT_ORI_BURST_SIZE_H      (95),
		.PKT_DATA_SIDEBAND_H       (78),
		.PKT_DATA_SIDEBAND_L       (78),
		.PKT_DOMAIN_H              (103),
		.PKT_DOMAIN_L              (102),
		.PKT_SNOOP_H               (101),
		.PKT_SNOOP_L               (98),
		.PKT_BARRIER_H             (97),
		.PKT_BARRIER_L             (96),
		.PKT_WUNIQUE               (104),
		.PKT_EOP_OOO               (111),
		.PKT_SOP_OOO               (112),
		.PKT_POISON_H              (105),
		.PKT_POISON_L              (105),
		.PKT_DATACHK_H             (106),
		.PKT_DATACHK_L             (106),
		.PKT_ADDRCHK_H             (109),
		.PKT_ADDRCHK_L             (108),
		.PKT_SAI_H                 (110),
		.PKT_SAI_L                 (110),
		.PKT_USER_DATA_H           (107),
		.PKT_USER_DATA_L           (107),
		.ST_DATA_W                 (120),
		.ST_CHANNEL_W              (3),
		.ID                        (0),
		.SYNC_RESET                (0)
	) axilite_user_master_m0_agent (
		.aclk                   (clock_in_out_clk_clk),                                       //   input,    width = 1,              clk.clk
		.aresetn                (~axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,        clk_reset.reset_n
		.write_cp_valid         (axilite_user_master_m0_agent_write_cp_valid),                //  output,    width = 1,         write_cp.valid
		.write_cp_data          (axilite_user_master_m0_agent_write_cp_data),                 //  output,  width = 120,                 .data
		.write_cp_startofpacket (axilite_user_master_m0_agent_write_cp_startofpacket),        //  output,    width = 1,                 .startofpacket
		.write_cp_endofpacket   (axilite_user_master_m0_agent_write_cp_endofpacket),          //  output,    width = 1,                 .endofpacket
		.write_cp_ready         (axilite_user_master_m0_agent_write_cp_ready),                //   input,    width = 1,                 .ready
		.write_rp_valid         (rsp_mux_src_valid),                                          //   input,    width = 1,         write_rp.valid
		.write_rp_data          (rsp_mux_src_data),                                           //   input,  width = 120,                 .data
		.write_rp_channel       (rsp_mux_src_channel),                                        //   input,    width = 3,                 .channel
		.write_rp_startofpacket (rsp_mux_src_startofpacket),                                  //   input,    width = 1,                 .startofpacket
		.write_rp_endofpacket   (rsp_mux_src_endofpacket),                                    //   input,    width = 1,                 .endofpacket
		.write_rp_ready         (rsp_mux_src_ready),                                          //  output,    width = 1,                 .ready
		.read_cp_valid          (axilite_user_master_m0_agent_read_cp_valid),                 //  output,    width = 1,          read_cp.valid
		.read_cp_data           (axilite_user_master_m0_agent_read_cp_data),                  //  output,  width = 120,                 .data
		.read_cp_startofpacket  (axilite_user_master_m0_agent_read_cp_startofpacket),         //  output,    width = 1,                 .startofpacket
		.read_cp_endofpacket    (axilite_user_master_m0_agent_read_cp_endofpacket),           //  output,    width = 1,                 .endofpacket
		.read_cp_ready          (axilite_user_master_m0_agent_read_cp_ready),                 //   input,    width = 1,                 .ready
		.read_rp_valid          (rsp_mux_001_src_valid),                                      //   input,    width = 1,          read_rp.valid
		.read_rp_data           (rsp_mux_001_src_data),                                       //   input,  width = 120,                 .data
		.read_rp_channel        (rsp_mux_001_src_channel),                                    //   input,    width = 3,                 .channel
		.read_rp_startofpacket  (rsp_mux_001_src_startofpacket),                              //   input,    width = 1,                 .startofpacket
		.read_rp_endofpacket    (rsp_mux_001_src_endofpacket),                                //   input,    width = 1,                 .endofpacket
		.read_rp_ready          (rsp_mux_001_src_ready),                                      //  output,    width = 1,                 .ready
		.awaddr                 (axilite_user_master_m0_awaddr),                              //   input,   width = 26, altera_axi_slave.awaddr
		.awprot                 (axilite_user_master_m0_awprot),                              //   input,    width = 3,                 .awprot
		.awvalid                (axilite_user_master_m0_awvalid),                             //   input,    width = 1,                 .awvalid
		.awready                (axilite_user_master_m0_awready),                             //  output,    width = 1,                 .awready
		.wdata                  (axilite_user_master_m0_wdata),                               //   input,   width = 32,                 .wdata
		.wstrb                  (axilite_user_master_m0_wstrb),                               //   input,    width = 4,                 .wstrb
		.wvalid                 (axilite_user_master_m0_wvalid),                              //   input,    width = 1,                 .wvalid
		.wready                 (axilite_user_master_m0_wready),                              //  output,    width = 1,                 .wready
		.bresp                  (axilite_user_master_m0_bresp),                               //  output,    width = 2,                 .bresp
		.bvalid                 (axilite_user_master_m0_bvalid),                              //  output,    width = 1,                 .bvalid
		.bready                 (axilite_user_master_m0_bready),                              //   input,    width = 1,                 .bready
		.araddr                 (axilite_user_master_m0_araddr),                              //   input,   width = 26,                 .araddr
		.arprot                 (axilite_user_master_m0_arprot),                              //   input,    width = 3,                 .arprot
		.arvalid                (axilite_user_master_m0_arvalid),                             //   input,    width = 1,                 .arvalid
		.arready                (axilite_user_master_m0_arready),                             //  output,    width = 1,                 .arready
		.rdata                  (axilite_user_master_m0_rdata),                               //  output,   width = 32,                 .rdata
		.rresp                  (axilite_user_master_m0_rresp),                               //  output,    width = 2,                 .rresp
		.rvalid                 (axilite_user_master_m0_rvalid),                              //  output,    width = 1,                 .rvalid
		.rready                 (axilite_user_master_m0_rready),                              //   input,    width = 1,                 .rready
		.awuser_addrchk         (1'b0),                                                       // (terminated),                                
		.awuser_sai             (1'b0),                                                       // (terminated),                                
		.wuser_datachk          (4'b0000),                                                    // (terminated),                                
		.wuser_data             (1'b0),                                                       // (terminated),                                
		.wuser_poison           (1'b0),                                                       // (terminated),                                
		.aruser_addrchk         (1'b0),                                                       // (terminated),                                
		.aruser_sai             (1'b0),                                                       // (terminated),                                
		.ruser_datachk          (),                                                           // (terminated),                                
		.ruser_data             (),                                                           // (terminated),                                
		.ruser_poison           (),                                                           // (terminated),                                
		.awid                   (1'b0),                                                       // (terminated),                                
		.awlen                  (4'b0000),                                                    // (terminated),                                
		.awsize                 (3'b010),                                                     // (terminated),                                
		.awburst                (2'b01),                                                      // (terminated),                                
		.awlock                 (2'b00),                                                      // (terminated),                                
		.awcache                (4'b0000),                                                    // (terminated),                                
		.awqos                  (4'b0000),                                                    // (terminated),                                
		.awregion               (4'b0000),                                                    // (terminated),                                
		.awuser                 (1'b0),                                                       // (terminated),                                
		.arid                   (1'b0),                                                       // (terminated),                                
		.arlen                  (4'b0000),                                                    // (terminated),                                
		.arsize                 (3'b010),                                                     // (terminated),                                
		.arburst                (2'b01),                                                      // (terminated),                                
		.arlock                 (2'b00),                                                      // (terminated),                                
		.arcache                (4'b0000),                                                    // (terminated),                                
		.arqos                  (4'b0000),                                                    // (terminated),                                
		.arregion               (4'b0000),                                                    // (terminated),                                
		.aruser                 (1'b0),                                                       // (terminated),                                
		.wid                    (1'b0),                                                       // (terminated),                                
		.wlast                  (1'b1),                                                       // (terminated),                                
		.wuser                  (1'b0),                                                       // (terminated),                                
		.bid                    (),                                                           // (terminated),                                
		.buser                  (),                                                           // (terminated),                                
		.rid                    (),                                                           // (terminated),                                
		.rlast                  (),                                                           // (terminated),                                
		.ruser                  (),                                                           // (terminated),                                
		.arsnoop                (4'b0000),                                                    // (terminated),                                
		.ardomain               (2'b00),                                                      // (terminated),                                
		.arbar                  (2'b00),                                                      // (terminated),                                
		.awsnoop                (3'b000),                                                     // (terminated),                                
		.awdomain               (2'b00),                                                      // (terminated),                                
		.awbar                  (2'b00),                                                      // (terminated),                                
		.awunique               (1'b0)                                                        // (terminated),                                
	);

	hssi_ss_1_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (104),
		.PKT_DOMAIN_H              (103),
		.PKT_DOMAIN_L              (102),
		.PKT_SNOOP_H               (101),
		.PKT_SNOOP_L               (98),
		.PKT_BARRIER_H             (97),
		.PKT_BARRIER_L             (96),
		.PKT_ORI_BURST_SIZE_H      (95),
		.PKT_ORI_BURST_SIZE_L      (93),
		.PKT_RESPONSE_STATUS_H     (92),
		.PKT_RESPONSE_STATUS_L     (91),
		.PKT_QOS_H                 (80),
		.PKT_QOS_L                 (80),
		.PKT_DATA_SIDEBAND_H       (78),
		.PKT_DATA_SIDEBAND_L       (78),
		.PKT_ADDR_SIDEBAND_H       (77),
		.PKT_ADDR_SIDEBAND_L       (77),
		.PKT_BURST_TYPE_H          (76),
		.PKT_BURST_TYPE_L          (75),
		.PKT_CACHE_H               (90),
		.PKT_CACHE_L               (87),
		.PKT_THREAD_ID_H           (83),
		.PKT_THREAD_ID_L           (83),
		.PKT_BURST_SIZE_H          (74),
		.PKT_BURST_SIZE_L          (72),
		.PKT_TRANS_EXCLUSIVE       (67),
		.PKT_TRANS_LOCK            (66),
		.PKT_BEGIN_BURST           (79),
		.PKT_PROTECTION_H          (86),
		.PKT_PROTECTION_L          (84),
		.PKT_BURSTWRAP_H           (71),
		.PKT_BURSTWRAP_L           (71),
		.PKT_BYTE_CNT_H            (70),
		.PKT_BYTE_CNT_L            (68),
		.PKT_ADDR_H                (61),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (62),
		.PKT_TRANS_POSTED          (63),
		.PKT_TRANS_WRITE           (64),
		.PKT_TRANS_READ            (65),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (81),
		.PKT_SRC_ID_L              (81),
		.PKT_DEST_ID_H             (82),
		.PKT_DEST_ID_L             (82),
		.PKT_POISON_H              (105),
		.PKT_POISON_L              (105),
		.PKT_DATACHK_H             (106),
		.PKT_DATACHK_L             (106),
		.PKT_ADDRCHK_H             (109),
		.PKT_ADDRCHK_L             (108),
		.PKT_SAI_H                 (110),
		.PKT_SAI_L                 (110),
		.PKT_USER_DATA_H           (107),
		.PKT_USER_DATA_L           (107),
		.ST_DATA_W                 (120),
		.ST_CHANNEL_W              (3),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_avmm_master_m0_agent (
		.clk                   (clock_in_out_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset                 (axilite_user_master_clk_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.av_address            (cpu_avmm_master_m0_translator_avalon_universal_master_0_address),       //   input,   width = 26,        av.address
		.av_write              (cpu_avmm_master_m0_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (cpu_avmm_master_m0_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (cpu_avmm_master_m0_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (cpu_avmm_master_m0_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (cpu_avmm_master_m0_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (cpu_avmm_master_m0_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (cpu_avmm_master_m0_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (cpu_avmm_master_m0_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (cpu_avmm_master_m0_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (cpu_avmm_master_m0_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (cpu_avmm_master_m0_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (cpu_avmm_master_m0_agent_cp_data),                                      //  output,  width = 120,          .data
		.cp_startofpacket      (cpu_avmm_master_m0_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (cpu_avmm_master_m0_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (cpu_avmm_master_m0_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (cpu_avmm_master_m0_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (cpu_avmm_master_m0_limiter_rsp_src_data),                               //   input,  width = 120,          .data
		.rp_channel            (cpu_avmm_master_m0_limiter_rsp_src_channel),                            //   input,    width = 3,          .channel
		.rp_startofpacket      (cpu_avmm_master_m0_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (cpu_avmm_master_m0_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (cpu_avmm_master_m0_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                      // (terminated),                         
		.av_writeresponsevalid ()                                                                       // (terminated),                         
	);

	hssi_ss_1_altera_merlin_axi_slave_ni_1990_kuejvma #(
		.PKT_QOS_H                   (80),
		.PKT_QOS_L                   (80),
		.PKT_THREAD_ID_H             (83),
		.PKT_THREAD_ID_L             (83),
		.PKT_RESPONSE_STATUS_H       (92),
		.PKT_RESPONSE_STATUS_L       (91),
		.PKT_BEGIN_BURST             (79),
		.PKT_CACHE_H                 (90),
		.PKT_CACHE_L                 (87),
		.PKT_DATA_SIDEBAND_H         (78),
		.PKT_DATA_SIDEBAND_L         (78),
		.PKT_ADDR_SIDEBAND_H         (77),
		.PKT_ADDR_SIDEBAND_L         (77),
		.PKT_BURST_TYPE_H            (76),
		.PKT_BURST_TYPE_L            (75),
		.PKT_PROTECTION_H            (86),
		.PKT_PROTECTION_L            (84),
		.PKT_BURST_SIZE_H            (74),
		.PKT_BURST_SIZE_L            (72),
		.PKT_BURSTWRAP_H             (71),
		.PKT_BURSTWRAP_L             (71),
		.PKT_BYTE_CNT_H              (70),
		.PKT_BYTE_CNT_L              (68),
		.PKT_ADDR_H                  (61),
		.PKT_ADDR_L                  (36),
		.PKT_TRANS_EXCLUSIVE         (67),
		.PKT_TRANS_LOCK              (66),
		.PKT_TRANS_COMPRESSED_READ   (62),
		.PKT_TRANS_POSTED            (63),
		.PKT_TRANS_WRITE             (64),
		.PKT_TRANS_READ              (65),
		.PKT_DATA_H                  (31),
		.PKT_DATA_L                  (0),
		.PKT_BYTEEN_H                (35),
		.PKT_BYTEEN_L                (32),
		.PKT_SRC_ID_H                (81),
		.PKT_SRC_ID_L                (81),
		.PKT_DEST_ID_H               (82),
		.PKT_DEST_ID_L               (82),
		.PKT_ORI_BURST_SIZE_L        (93),
		.PKT_ORI_BURST_SIZE_H        (95),
		.PKT_DOMAIN_L                (102),
		.PKT_DOMAIN_H                (103),
		.PKT_SNOOP_L                 (98),
		.PKT_SNOOP_H                 (101),
		.PKT_BARRIER_L               (96),
		.PKT_BARRIER_H               (97),
		.PKT_WUNIQUE                 (104),
		.PKT_EOP_OOO                 (111),
		.PKT_SOP_OOO                 (112),
		.PKT_POISON_H                (105),
		.PKT_POISON_L                (105),
		.PKT_DATACHK_H               (106),
		.PKT_DATACHK_L               (106),
		.PKT_ADDRCHK_H               (109),
		.PKT_ADDRCHK_L               (108),
		.PKT_SAI_H                   (110),
		.PKT_SAI_L                   (110),
		.PKT_USER_DATA_H             (107),
		.PKT_USER_DATA_L             (107),
		.SAI_WIDTH                   (1),
		.ADDRCHK_WIDTH               (1),
		.USER_DATA_WIDTH             (1),
		.ADDR_USER_WIDTH             (1),
		.DATA_USER_WIDTH             (1),
		.ST_DATA_W                   (120),
		.ADDR_WIDTH                  (26),
		.RDATA_WIDTH                 (32),
		.WDATA_WIDTH                 (32),
		.ST_CHANNEL_W                (3),
		.AXI_SLAVE_ID_W              (1),
		.ACE_LITE_SUPPORT            (0),
		.PASS_ID_TO_SLAVE            (0),
		.AXI_VERSION                 ("AXI4Lite"),
		.WRITE_ACCEPTANCE_CAPABILITY (1),
		.READ_ACCEPTANCE_CAPABILITY  (1),
		.USE_PKT_DATACHK             (0),
		.USE_PKT_ADDRCHK             (0),
		.SYNC_RESET                  (0),
		.USE_MEMORY_BLOCKS           (0),
		.ROLE_BASED_USER             (0),
		.ENABLE_OOO                  (0),
		.REORDER_BUFFER              (0)
	) axilite_pipeline_bridge_s0_agent (
		.aclk                   (clock_in_out_clk_clk),                                       //   input,    width = 1,        clock_sink.clk
		.aresetn                (~axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,        reset_sink.reset_n
		.read_cp_valid          (cmd_mux_001_src_valid),                                      //   input,    width = 1,           read_cp.valid
		.read_cp_ready          (cmd_mux_001_src_ready),                                      //  output,    width = 1,                  .ready
		.read_cp_data           (cmd_mux_001_src_data),                                       //   input,  width = 120,                  .data
		.read_cp_channel        (cmd_mux_001_src_channel),                                    //   input,    width = 3,                  .channel
		.read_cp_startofpacket  (cmd_mux_001_src_startofpacket),                              //   input,    width = 1,                  .startofpacket
		.read_cp_endofpacket    (cmd_mux_001_src_endofpacket),                                //   input,    width = 1,                  .endofpacket
		.write_cp_ready         (cmd_mux_src_ready),                                          //  output,    width = 1,          write_cp.ready
		.write_cp_valid         (cmd_mux_src_valid),                                          //   input,    width = 1,                  .valid
		.write_cp_data          (cmd_mux_src_data),                                           //   input,  width = 120,                  .data
		.write_cp_channel       (cmd_mux_src_channel),                                        //   input,    width = 3,                  .channel
		.write_cp_startofpacket (cmd_mux_src_startofpacket),                                  //   input,    width = 1,                  .startofpacket
		.write_cp_endofpacket   (cmd_mux_src_endofpacket),                                    //   input,    width = 1,                  .endofpacket
		.read_rp_ready          (axilite_pipeline_bridge_s0_agent_read_rp_ready),             //   input,    width = 1,           read_rp.ready
		.read_rp_valid          (axilite_pipeline_bridge_s0_agent_read_rp_valid),             //  output,    width = 1,                  .valid
		.read_rp_data           (axilite_pipeline_bridge_s0_agent_read_rp_data),              //  output,  width = 120,                  .data
		.read_rp_startofpacket  (axilite_pipeline_bridge_s0_agent_read_rp_startofpacket),     //  output,    width = 1,                  .startofpacket
		.read_rp_endofpacket    (axilite_pipeline_bridge_s0_agent_read_rp_endofpacket),       //  output,    width = 1,                  .endofpacket
		.write_rp_ready         (axilite_pipeline_bridge_s0_agent_write_rp_ready),            //   input,    width = 1,          write_rp.ready
		.write_rp_valid         (axilite_pipeline_bridge_s0_agent_write_rp_valid),            //  output,    width = 1,                  .valid
		.write_rp_data          (axilite_pipeline_bridge_s0_agent_write_rp_data),             //  output,  width = 120,                  .data
		.write_rp_startofpacket (axilite_pipeline_bridge_s0_agent_write_rp_startofpacket),    //  output,    width = 1,                  .startofpacket
		.write_rp_endofpacket   (axilite_pipeline_bridge_s0_agent_write_rp_endofpacket),      //  output,    width = 1,                  .endofpacket
		.awaddr                 (axilite_pipeline_bridge_s0_awaddr),                          //  output,   width = 26, altera_axi_master.awaddr
		.awprot                 (axilite_pipeline_bridge_s0_awprot),                          //  output,    width = 3,                  .awprot
		.awvalid                (axilite_pipeline_bridge_s0_awvalid),                         //  output,    width = 1,                  .awvalid
		.awready                (axilite_pipeline_bridge_s0_awready),                         //   input,    width = 1,                  .awready
		.wdata                  (axilite_pipeline_bridge_s0_wdata),                           //  output,   width = 32,                  .wdata
		.wstrb                  (axilite_pipeline_bridge_s0_wstrb),                           //  output,    width = 4,                  .wstrb
		.wvalid                 (axilite_pipeline_bridge_s0_wvalid),                          //  output,    width = 1,                  .wvalid
		.wready                 (axilite_pipeline_bridge_s0_wready),                          //   input,    width = 1,                  .wready
		.bresp                  (axilite_pipeline_bridge_s0_bresp),                           //   input,    width = 2,                  .bresp
		.bvalid                 (axilite_pipeline_bridge_s0_bvalid),                          //   input,    width = 1,                  .bvalid
		.bready                 (axilite_pipeline_bridge_s0_bready),                          //  output,    width = 1,                  .bready
		.araddr                 (axilite_pipeline_bridge_s0_araddr),                          //  output,   width = 26,                  .araddr
		.arprot                 (axilite_pipeline_bridge_s0_arprot),                          //  output,    width = 3,                  .arprot
		.arvalid                (axilite_pipeline_bridge_s0_arvalid),                         //  output,    width = 1,                  .arvalid
		.arready                (axilite_pipeline_bridge_s0_arready),                         //   input,    width = 1,                  .arready
		.rdata                  (axilite_pipeline_bridge_s0_rdata),                           //   input,   width = 32,                  .rdata
		.rresp                  (axilite_pipeline_bridge_s0_rresp),                           //   input,    width = 2,                  .rresp
		.rvalid                 (axilite_pipeline_bridge_s0_rvalid),                          //   input,    width = 1,                  .rvalid
		.rready                 (axilite_pipeline_bridge_s0_rready),                          //  output,    width = 1,                  .rready
		.awuser_addrchk         (),                                                           // (terminated),                                 
		.awuser_sai             (),                                                           // (terminated),                                 
		.wuser_datachk          (),                                                           // (terminated),                                 
		.wuser_data             (),                                                           // (terminated),                                 
		.wuser_poison           (),                                                           // (terminated),                                 
		.aruser_addrchk         (),                                                           // (terminated),                                 
		.aruser_sai             (),                                                           // (terminated),                                 
		.ruser_datachk          (4'b0000),                                                    // (terminated),                                 
		.ruser_data             (1'b0),                                                       // (terminated),                                 
		.ruser_poison           (1'b0),                                                       // (terminated),                                 
		.bid                    (1'b0),                                                       // (terminated),                                 
		.buser                  (1'b0),                                                       // (terminated),                                 
		.rid                    (1'b0),                                                       // (terminated),                                 
		.ruser                  (1'b0),                                                       // (terminated),                                 
		.rlast                  (1'b0),                                                       // (terminated),                                 
		.arid                   (),                                                           // (terminated),                                 
		.arlen                  (),                                                           // (terminated),                                 
		.arsize                 (),                                                           // (terminated),                                 
		.arburst                (),                                                           // (terminated),                                 
		.arlock                 (),                                                           // (terminated),                                 
		.arcache                (),                                                           // (terminated),                                 
		.aruser                 (),                                                           // (terminated),                                 
		.wid                    (),                                                           // (terminated),                                 
		.wuser                  (),                                                           // (terminated),                                 
		.wlast                  (),                                                           // (terminated),                                 
		.awid                   (),                                                           // (terminated),                                 
		.awlen                  (),                                                           // (terminated),                                 
		.awsize                 (),                                                           // (terminated),                                 
		.awburst                (),                                                           // (terminated),                                 
		.awlock                 (),                                                           // (terminated),                                 
		.awcache                (),                                                           // (terminated),                                 
		.awuser                 (),                                                           // (terminated),                                 
		.awqos                  (),                                                           // (terminated),                                 
		.awregion               (),                                                           // (terminated),                                 
		.arqos                  (),                                                           // (terminated),                                 
		.arregion               (),                                                           // (terminated),                                 
		.arsnoop                (),                                                           // (terminated),                                 
		.ardomain               (),                                                           // (terminated),                                 
		.arbar                  (),                                                           // (terminated),                                 
		.awsnoop                (),                                                           // (terminated),                                 
		.awdomain               (),                                                           // (terminated),                                 
		.awbar                  (),                                                           // (terminated),                                 
		.awunique               ()                                                            // (terminated),                                 
	);

	hssi_ss_1_altera_merlin_router_1921_ax4ytqy router (
		.sink_ready         (axilite_user_master_m0_agent_write_cp_ready),               //  output,    width = 1,      sink.ready
		.sink_valid         (axilite_user_master_m0_agent_write_cp_valid),               //   input,    width = 1,          .valid
		.sink_data          (axilite_user_master_m0_agent_write_cp_data),                //   input,  width = 120,          .data
		.sink_startofpacket (axilite_user_master_m0_agent_write_cp_startofpacket),       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (axilite_user_master_m0_agent_write_cp_endofpacket),         //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset              (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                          //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                          //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                           //  output,  width = 120,          .data
		.src_channel        (router_src_channel),                                        //  output,    width = 3,          .channel
		.src_startofpacket  (router_src_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_i67rbgi router_001 (
		.sink_ready         (axilite_user_master_m0_agent_read_cp_ready),                //  output,    width = 1,      sink.ready
		.sink_valid         (axilite_user_master_m0_agent_read_cp_valid),                //   input,    width = 1,          .valid
		.sink_data          (axilite_user_master_m0_agent_read_cp_data),                 //   input,  width = 120,          .data
		.sink_startofpacket (axilite_user_master_m0_agent_read_cp_startofpacket),        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (axilite_user_master_m0_agent_read_cp_endofpacket),          //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset              (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                      //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                      //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                       //  output,  width = 120,          .data
		.src_channel        (router_001_src_channel),                                    //  output,    width = 3,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_bms75iq router_002 (
		.sink_ready         (cpu_avmm_master_m0_agent_cp_ready),                         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_avmm_master_m0_agent_cp_valid),                         //   input,    width = 1,          .valid
		.sink_data          (cpu_avmm_master_m0_agent_cp_data),                          //   input,  width = 120,          .data
		.sink_startofpacket (cpu_avmm_master_m0_agent_cp_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_avmm_master_m0_agent_cp_endofpacket),                   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset              (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                      //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                      //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                       //  output,  width = 120,          .data
		.src_channel        (router_002_src_channel),                                    //  output,    width = 3,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_a5v7nsi router_003 (
		.sink_ready         (axilite_pipeline_bridge_s0_agent_write_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (axilite_pipeline_bridge_s0_agent_write_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (axilite_pipeline_bridge_s0_agent_write_rp_data),            //   input,  width = 120,          .data
		.sink_startofpacket (axilite_pipeline_bridge_s0_agent_write_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (axilite_pipeline_bridge_s0_agent_write_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset              (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                      //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                      //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                       //  output,  width = 120,          .data
		.src_channel        (router_003_src_channel),                                    //  output,    width = 3,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_5wksnyy router_004 (
		.sink_ready         (axilite_pipeline_bridge_s0_agent_read_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (axilite_pipeline_bridge_s0_agent_read_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (axilite_pipeline_bridge_s0_agent_read_rp_data),             //   input,  width = 120,          .data
		.sink_startofpacket (axilite_pipeline_bridge_s0_agent_read_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (axilite_pipeline_bridge_s0_agent_read_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset              (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_004_src_ready),                                      //   input,    width = 1,       src.ready
		.src_valid          (router_004_src_valid),                                      //  output,    width = 1,          .valid
		.src_data           (router_004_src_data),                                       //  output,  width = 120,          .data
		.src_channel        (router_004_src_channel),                                    //  output,    width = 3,          .channel
		.src_startofpacket  (router_004_src_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_traffic_limiter_1921_76whh4i #(
		.SYNC_RESET                           (0),
		.PKT_DEST_ID_H                        (82),
		.PKT_DEST_ID_L                        (82),
		.PKT_SRC_ID_H                         (81),
		.PKT_SRC_ID_L                         (81),
		.PKT_BYTE_CNT_H                       (70),
		.PKT_BYTE_CNT_L                       (68),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (63),
		.PKT_TRANS_WRITE                      (64),
		.PKT_TRANS_SEQ_H                      (119),
		.PKT_TRANS_SEQ_L                      (113),
		.MAX_OUTSTANDING_RESPONSES            (2),
		.PIPELINED                            (0),
		.ST_DATA_W                            (120),
		.ST_CHANNEL_W                         (3),
		.VALID_WIDTH                          (3),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (1),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) cpu_avmm_master_m0_limiter (
		.clk                    (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset                  (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                                      //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                                      //   input,    width = 1,          .valid
		.cmd_sink_data          (router_002_src_data),                                       //   input,  width = 120,          .data
		.cmd_sink_channel       (router_002_src_channel),                                    //   input,    width = 3,          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                              //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                                //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (cpu_avmm_master_m0_limiter_cmd_src_ready),                  //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (cpu_avmm_master_m0_limiter_cmd_src_data),                   //  output,  width = 120,          .data
		.cmd_src_channel        (cpu_avmm_master_m0_limiter_cmd_src_channel),                //  output,    width = 3,          .channel
		.cmd_src_startofpacket  (cpu_avmm_master_m0_limiter_cmd_src_startofpacket),          //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (cpu_avmm_master_m0_limiter_cmd_src_endofpacket),            //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                                     //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                                     //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                                   //   input,    width = 3,          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                                      //   input,  width = 120,          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                             //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                               //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (cpu_avmm_master_m0_limiter_rsp_src_ready),                  //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (cpu_avmm_master_m0_limiter_rsp_src_valid),                  //  output,    width = 1,          .valid
		.rsp_src_data           (cpu_avmm_master_m0_limiter_rsp_src_data),                   //  output,  width = 120,          .data
		.rsp_src_channel        (cpu_avmm_master_m0_limiter_rsp_src_channel),                //  output,    width = 3,          .channel
		.rsp_src_startofpacket  (cpu_avmm_master_m0_limiter_rsp_src_startofpacket),          //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (cpu_avmm_master_m0_limiter_rsp_src_endofpacket),            //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (cpu_avmm_master_m0_limiter_cmd_valid_data)                  //  output,    width = 3, cmd_valid.data
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_yexcc5q cmd_demux (
		.clk                (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset              (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_src_ready),                                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_src_channel),                                        //   input,    width = 3,          .channel
		.sink_data          (router_src_data),                                           //   input,  width = 120,          .data
		.sink_startofpacket (router_src_startofpacket),                                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_src_valid),                                          //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_src0_ready),                                      //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                      //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_src0_data),                                       //  output,  width = 120,          .data
		.src0_channel       (cmd_demux_src0_channel),                                    //  output,    width = 3,          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_yexcc5q cmd_demux_001 (
		.clk                (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset              (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                                      //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                                    //   input,    width = 3,          .channel
		.sink_data          (router_001_src_data),                                       //   input,  width = 120,          .data
		.sink_startofpacket (router_001_src_startofpacket),                              //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                                //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                                      //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                                  //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                  //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_001_src0_data),                                   //  output,  width = 120,          .data
		.src0_channel       (cmd_demux_001_src0_channel),                                //  output,    width = 3,          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                          //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)                             //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_vgg2pqa cmd_demux_002 (
		.clk                (clock_in_out_clk_clk),                                      //   input,    width = 1,        clk.clk
		.reset              (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (cpu_avmm_master_m0_limiter_cmd_src_ready),                  //  output,    width = 1,       sink.ready
		.sink_channel       (cpu_avmm_master_m0_limiter_cmd_src_channel),                //   input,    width = 3,           .channel
		.sink_data          (cpu_avmm_master_m0_limiter_cmd_src_data),                   //   input,  width = 120,           .data
		.sink_startofpacket (cpu_avmm_master_m0_limiter_cmd_src_startofpacket),          //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (cpu_avmm_master_m0_limiter_cmd_src_endofpacket),            //   input,    width = 1,           .endofpacket
		.sink_valid         (cpu_avmm_master_m0_limiter_cmd_valid_data),                 //   input,    width = 3, sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                                  //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                                  //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_002_src0_data),                                   //  output,  width = 120,           .data
		.src0_channel       (cmd_demux_002_src0_channel),                                //  output,    width = 3,           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                          //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                            //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                                  //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                                  //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_002_src1_data),                                   //  output,  width = 120,           .data
		.src1_channel       (cmd_demux_002_src1_channel),                                //  output,    width = 3,           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                          //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket)                             //  output,    width = 1,           .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_fb64foi cmd_mux (
		.clk                 (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset               (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                          //  output,  width = 120,          .data
		.src_channel         (cmd_mux_src_channel),                                       //  output,    width = 3,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                      //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                      //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                    //   input,    width = 3,          .channel
		.sink0_data          (cmd_demux_src0_data),                                       //   input,  width = 120,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                              //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                                //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_002_src0_ready),                                  //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_002_src0_valid),                                  //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_002_src0_channel),                                //   input,    width = 3,          .channel
		.sink1_data          (cmd_demux_002_src0_data),                                   //   input,  width = 120,          .data
		.sink1_startofpacket (cmd_demux_002_src0_startofpacket),                          //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src0_endofpacket)                             //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_fb64foi cmd_mux_001 (
		.clk                 (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset               (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                     //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                     //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                      //  output,  width = 120,          .data
		.src_channel         (cmd_mux_001_src_channel),                                   //  output,    width = 3,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                             //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                               //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_001_src0_ready),                                  //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_001_src0_valid),                                  //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_001_src0_channel),                                //   input,    width = 3,          .channel
		.sink0_data          (cmd_demux_001_src0_data),                                   //   input,  width = 120,          .data
		.sink0_startofpacket (cmd_demux_001_src0_startofpacket),                          //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src0_endofpacket),                            //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_002_src1_ready),                                  //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_002_src1_valid),                                  //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_002_src1_channel),                                //   input,    width = 3,          .channel
		.sink1_data          (cmd_demux_002_src1_data),                                   //   input,  width = 120,          .data
		.sink1_startofpacket (cmd_demux_002_src1_startofpacket),                          //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src1_endofpacket)                             //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_l7enhqq rsp_demux (
		.clk                (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset              (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                                      //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                                    //   input,    width = 3,          .channel
		.sink_data          (router_003_src_data),                                       //   input,  width = 120,          .data
		.sink_startofpacket (router_003_src_startofpacket),                              //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                                //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                                      //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                       //  output,  width = 120,          .data
		.src0_channel       (rsp_demux_src0_channel),                                    //  output,    width = 3,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_src1_data),                                       //  output,  width = 120,          .data
		.src1_channel       (rsp_demux_src1_channel),                                    //  output,    width = 3,          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_l7enhqq rsp_demux_001 (
		.clk                (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset              (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_004_src_ready),                                      //  output,    width = 1,      sink.ready
		.sink_channel       (router_004_src_channel),                                    //   input,    width = 3,          .channel
		.sink_data          (router_004_src_data),                                       //   input,  width = 120,          .data
		.sink_startofpacket (router_004_src_startofpacket),                              //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                                //   input,    width = 1,          .endofpacket
		.sink_valid         (router_004_src_valid),                                      //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                  //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                  //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                   //  output,  width = 120,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                //  output,    width = 3,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                          //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                            //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                                  //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                                  //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_001_src1_data),                                   //  output,  width = 120,          .data
		.src1_channel       (rsp_demux_001_src1_channel),                                //  output,    width = 3,          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                          //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                             //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_4ayak6i rsp_mux (
		.clk                 (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset               (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                         //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                         //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                          //  output,  width = 120,          .data
		.src_channel         (rsp_mux_src_channel),                                       //  output,    width = 3,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                      //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                      //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                    //   input,    width = 3,          .channel
		.sink0_data          (rsp_demux_src0_data),                                       //   input,  width = 120,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                              //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket)                                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_4ayak6i rsp_mux_001 (
		.clk                 (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset               (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                     //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                     //  output,    width = 1,          .valid
		.src_data            (rsp_mux_001_src_data),                                      //  output,  width = 120,          .data
		.src_channel         (rsp_mux_001_src_channel),                                   //  output,    width = 3,          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                             //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                               //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_001_src0_ready),                                  //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_001_src0_valid),                                  //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_001_src0_channel),                                //   input,    width = 3,          .channel
		.sink0_data          (rsp_demux_001_src0_data),                                   //   input,  width = 120,          .data
		.sink0_startofpacket (rsp_demux_001_src0_startofpacket),                          //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src0_endofpacket)                             //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_4vla2my rsp_mux_002 (
		.clk                 (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset               (axilite_user_master_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                                     //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_002_src_valid),                                     //  output,    width = 1,          .valid
		.src_data            (rsp_mux_002_src_data),                                      //  output,  width = 120,          .data
		.src_channel         (rsp_mux_002_src_channel),                                   //  output,    width = 3,          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                             //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                               //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                                      //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                                      //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src1_channel),                                    //   input,    width = 3,          .channel
		.sink0_data          (rsp_demux_src1_data),                                       //   input,  width = 120,          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                              //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket),                                //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src1_ready),                                  //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src1_valid),                                  //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src1_channel),                                //   input,    width = 3,          .channel
		.sink1_data          (rsp_demux_001_src1_data),                                   //   input,  width = 120,          .data
		.sink1_startofpacket (rsp_demux_001_src1_startofpacket),                          //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src1_endofpacket)                             //   input,    width = 1,          .endofpacket
	);

endmodule
