.chipsets:
input a0
input a1
input a2
input a3
input b0
input b1
input b2
input b3
output s0
output s1
output s2
output s3
4081 gate
.links:
a0:1 gate:1
b0:1 gate:2
gate:3 s0:1
a1:1 gate:5
b1:1 gate:6
gate:4 s1:1
a2:1 gate:8
b2:1 gate:9
gate:10 s2:1
a3:1 gate:12
b3:1 gate:13
gate:11 s3:1
