Flow report for lab_04
Sun Oct  1 00:12:00 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sun Oct  1 00:12:00 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab_04                                      ;
; Top-level Entity Name              ; RAmachine_gate                              ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08DAF484I7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5 / 8,064 ( < 1 % )                         ;
;     Total combinational functions  ; 5 / 8,064 ( < 1 % )                         ;
;     Dedicated logic registers      ; 4 / 8,064 ( < 1 % )                         ;
; Total registers                    ; 4                                           ;
; Total pins                         ; 6 / 250 ( 2 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 387,072 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/01/2023 00:08:43 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab_04              ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+----------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name    ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+----------------+----------------+
; COMPILER_SIGNATURE_ID               ; 22494280516778.169612972321482         ; --            ; --             ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --             ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>        ; --             ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --             ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 100                                    ; --            ; --             ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                    ; --            ; --             ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; RAmachine_gate ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; RAmachine_gate ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; RAmachine_gate ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --             ; --             ;
; TOP_LEVEL_ENTITY                    ; RAmachine_gate                         ; lab_04        ; --             ; --             ;
+-------------------------------------+----------------------------------------+---------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:06     ; 1.0                     ; 1026 MB             ; 00:00:17                           ;
; Fitter               ; 00:00:03     ; 1.0                     ; 2283 MB             ; 00:00:04                           ;
; Assembler            ; 00:00:00     ; 1.0                     ; 789 MB              ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:01     ; 1.1                     ; 936 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 1017 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 1006 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 1011 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1008 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 1009 MB             ; 00:00:00                           ;
; Total                ; 00:00:11     ; --                      ; --                  ; 00:00:23                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; EHGDG15U         ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Fitter               ; EHGDG15U         ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Assembler            ; EHGDG15U         ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Timing Analyzer      ; EHGDG15U         ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; EHGDG15U         ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; EHGDG15U         ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; EHGDG15U         ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; EHGDG15U         ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; EHGDG15U         ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab_04 -c lab_04
quartus_fit --read_settings_files=off --write_settings_files=off lab_04 -c lab_04
quartus_asm --read_settings_files=off --write_settings_files=off lab_04 -c lab_04
quartus_sta lab_04 -c lab_04
quartus_eda --read_settings_files=off --write_settings_files=off lab_04 -c lab_04
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off lab_04 -c lab_04 --vector_source=/home/ehg2004/intelFPGA_lite/projects/lab_04/Waveform.vwf --testbench_file=/home/ehg2004/intelFPGA_lite/projects/lab_04/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/ehg2004/intelFPGA_lite/projects/lab_04/simulation/qsim/ lab_04 -c lab_04
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off lab_04 -c lab_04 --vector_source=/home/ehg2004/intelFPGA_lite/projects/lab_04/Waveform.vwf --testbench_file=/home/ehg2004/intelFPGA_lite/projects/lab_04/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/ehg2004/intelFPGA_lite/projects/lab_04/simulation/qsim/ lab_04 -c lab_04



