|Processor
CLOCK_50 => CLOCK_50.IN1
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => true_clock.IN1
LEDR[0] << integrated:modules.write_condition
HEX0[0] << output_module:output_group0.HEX0
HEX0[1] << output_module:output_group0.HEX0
HEX0[2] << output_module:output_group0.HEX0
HEX0[3] << output_module:output_group0.HEX0
HEX0[4] << output_module:output_group0.HEX0
HEX0[5] << output_module:output_group0.HEX0
HEX0[6] << output_module:output_group0.HEX0
HEX1[0] << output_module:output_group0.HEX1
HEX1[1] << output_module:output_group0.HEX1
HEX1[2] << output_module:output_group0.HEX1
HEX1[3] << output_module:output_group0.HEX1
HEX1[4] << output_module:output_group0.HEX1
HEX1[5] << output_module:output_group0.HEX1
HEX1[6] << output_module:output_group0.HEX1
HEX2[0] << output_module:output_group0.HEX2
HEX2[1] << output_module:output_group0.HEX2
HEX2[2] << output_module:output_group0.HEX2
HEX2[3] << output_module:output_group0.HEX2
HEX2[4] << output_module:output_group0.HEX2
HEX2[5] << output_module:output_group0.HEX2
HEX2[6] << output_module:output_group0.HEX2
HEX3[0] << output_module:output_group0.HEX3
HEX3[1] << output_module:output_group0.HEX3
HEX3[2] << output_module:output_group0.HEX3
HEX3[3] << output_module:output_group0.HEX3
HEX3[4] << output_module:output_group0.HEX3
HEX3[5] << output_module:output_group0.HEX3
HEX3[6] << output_module:output_group0.HEX3
HEX4[0] << output_module:output_group2.HEX0
HEX4[1] << output_module:output_group2.HEX0
HEX4[2] << output_module:output_group2.HEX0
HEX4[3] << output_module:output_group2.HEX0
HEX4[4] << output_module:output_group2.HEX0
HEX4[5] << output_module:output_group2.HEX0
HEX4[6] << output_module:output_group2.HEX0
HEX5[0] << output_module:output_group2.HEX1
HEX5[1] << output_module:output_group2.HEX1
HEX5[2] << output_module:output_group2.HEX1
HEX5[3] << output_module:output_group2.HEX1
HEX5[4] << output_module:output_group2.HEX1
HEX5[5] << output_module:output_group2.HEX1
HEX5[6] << output_module:output_group2.HEX1
HEX6[0] << output_module:output_group3.HEX0
HEX6[1] << output_module:output_group3.HEX0
HEX6[2] << output_module:output_group3.HEX0
HEX6[3] << output_module:output_group3.HEX0
HEX6[4] << output_module:output_group3.HEX0
HEX6[5] << output_module:output_group3.HEX0
HEX6[6] << output_module:output_group3.HEX0
HEX7[0] << output_module:output_group3.HEX1
HEX7[1] << output_module:output_group3.HEX1
HEX7[2] << output_module:output_group3.HEX1
HEX7[3] << output_module:output_group3.HEX1
HEX7[4] << output_module:output_group3.HEX1
HEX7[5] << output_module:output_group3.HEX1
HEX7[6] << output_module:output_group3.HEX1


|Processor|freqDiv:freqDiv
CLOCK_50 => S.CLK
CLOCK_50 => OUT[0].CLK
CLOCK_50 => OUT[1].CLK
CLOCK_50 => OUT[2].CLK
CLOCK_50 => OUT[3].CLK
CLOCK_50 => OUT[4].CLK
CLOCK_50 => OUT[5].CLK
CLOCK_50 => OUT[6].CLK
CLOCK_50 => OUT[7].CLK
CLOCK_50 => OUT[8].CLK
CLOCK_50 => OUT[9].CLK
CLOCK_50 => OUT[10].CLK
CLOCK_50 => OUT[11].CLK
CLOCK_50 => OUT[12].CLK
CLOCK_50 => OUT[13].CLK
CLOCK_50 => OUT[14].CLK
CLOCK_50 => OUT[15].CLK
CLOCK_50 => OUT[16].CLK
CLOCK_50 => OUT[17].CLK
CLOCK_50 => OUT[18].CLK
CLOCK_50 => OUT[19].CLK
CLOCK_50 => OUT[20].CLK
CLOCK_50 => OUT[21].CLK
CLOCK_50 => OUT[22].CLK
CLOCK_50 => OUT[23].CLK
CLOCK_50 => OUT[24].CLK
CLOCK_50 => OUT[25].CLK
CLOCK_50 => OUT[26].CLK
CLOCK_50 => OUT[27].CLK
clk <= S.DB_MAX_OUTPUT_PORT_TYPE


|Processor|integrated:modules
clock => clock.IN6
reset => reset.IN1
peripheral_signal => peripheral_signal.IN1
peripheral_value[0] => peripheral_value[0].IN1
peripheral_value[1] => peripheral_value[1].IN1
peripheral_value[2] => peripheral_value[2].IN1
peripheral_value[3] => peripheral_value[3].IN1
peripheral_value[4] => peripheral_value[4].IN1
peripheral_value[5] => peripheral_value[5].IN1
peripheral_value[6] => peripheral_value[6].IN1
peripheral_value[7] => peripheral_value[7].IN1
peripheral_value[8] => peripheral_value[8].IN1
peripheral_value[9] => peripheral_value[9].IN1
peripheral_value[10] => peripheral_value[10].IN1
peripheral_value[11] => peripheral_value[11].IN1
peripheral_value[12] => peripheral_value[12].IN1
peripheral_value[13] => peripheral_value[13].IN1
peripheral_value[14] => peripheral_value[14].IN1
peripheral_value[15] => peripheral_value[15].IN1
peripheral_value[16] => peripheral_value[16].IN1
peripheral_value[17] => peripheral_value[17].IN1
peripheral_value[18] => peripheral_value[18].IN1
peripheral_value[19] => peripheral_value[19].IN1
peripheral_value[20] => peripheral_value[20].IN1
peripheral_value[21] => peripheral_value[21].IN1
peripheral_value[22] => peripheral_value[22].IN1
peripheral_value[23] => peripheral_value[23].IN1
peripheral_value[24] => peripheral_value[24].IN1
peripheral_value[25] => peripheral_value[25].IN1
peripheral_value[26] => peripheral_value[26].IN1
peripheral_value[27] => peripheral_value[27].IN1
peripheral_value[28] => peripheral_value[28].IN1
peripheral_value[29] => peripheral_value[29].IN1
peripheral_value[30] => peripheral_value[30].IN1
peripheral_value[31] => peripheral_value[31].IN1
write_condition <= write_condition.DB_MAX_OUTPUT_PORT_TYPE
output0[0] <= registerBank:integrated3.r31_value
output0[1] <= registerBank:integrated3.r31_value
output0[2] <= registerBank:integrated3.r31_value
output0[3] <= registerBank:integrated3.r31_value
output0[4] <= registerBank:integrated3.r31_value
output0[5] <= registerBank:integrated3.r31_value
output0[6] <= registerBank:integrated3.r31_value
output0[7] <= registerBank:integrated3.r31_value
output0[8] <= registerBank:integrated3.r31_value
output0[9] <= registerBank:integrated3.r31_value
output0[10] <= registerBank:integrated3.r31_value
output0[11] <= registerBank:integrated3.r31_value
output0[12] <= registerBank:integrated3.r31_value
output0[13] <= registerBank:integrated3.r31_value
output0[14] <= registerBank:integrated3.r31_value
output0[15] <= registerBank:integrated3.r31_value
output0[16] <= registerBank:integrated3.r31_value
output0[17] <= registerBank:integrated3.r31_value
output0[18] <= registerBank:integrated3.r31_value
output0[19] <= registerBank:integrated3.r31_value
output0[20] <= registerBank:integrated3.r31_value
output0[21] <= registerBank:integrated3.r31_value
output0[22] <= registerBank:integrated3.r31_value
output0[23] <= registerBank:integrated3.r31_value
output0[24] <= registerBank:integrated3.r31_value
output0[25] <= registerBank:integrated3.r31_value
output0[26] <= registerBank:integrated3.r31_value
output0[27] <= registerBank:integrated3.r31_value
output0[28] <= registerBank:integrated3.r31_value
output0[29] <= registerBank:integrated3.r31_value
output0[30] <= registerBank:integrated3.r31_value
output0[31] <= registerBank:integrated3.r31_value
output1[0] <= registerBank:integrated3.r0_value
output1[1] <= registerBank:integrated3.r0_value
output1[2] <= registerBank:integrated3.r0_value
output1[3] <= registerBank:integrated3.r0_value
output1[4] <= registerBank:integrated3.r0_value
output1[5] <= registerBank:integrated3.r0_value
output1[6] <= registerBank:integrated3.r0_value
output1[7] <= registerBank:integrated3.r0_value
output1[8] <= registerBank:integrated3.r0_value
output1[9] <= registerBank:integrated3.r0_value
output1[10] <= registerBank:integrated3.r0_value
output1[11] <= registerBank:integrated3.r0_value
output1[12] <= registerBank:integrated3.r0_value
output1[13] <= registerBank:integrated3.r0_value
output1[14] <= registerBank:integrated3.r0_value
output1[15] <= registerBank:integrated3.r0_value
output1[16] <= registerBank:integrated3.r0_value
output1[17] <= registerBank:integrated3.r0_value
output1[18] <= registerBank:integrated3.r0_value
output1[19] <= registerBank:integrated3.r0_value
output1[20] <= registerBank:integrated3.r0_value
output1[21] <= registerBank:integrated3.r0_value
output1[22] <= registerBank:integrated3.r0_value
output1[23] <= registerBank:integrated3.r0_value
output1[24] <= registerBank:integrated3.r0_value
output1[25] <= registerBank:integrated3.r0_value
output1[26] <= registerBank:integrated3.r0_value
output1[27] <= registerBank:integrated3.r0_value
output1[28] <= registerBank:integrated3.r0_value
output1[29] <= registerBank:integrated3.r0_value
output1[30] <= registerBank:integrated3.r0_value
output1[31] <= registerBank:integrated3.r0_value
output2[0] <= registerBank:integrated3.r0_value
output2[1] <= registerBank:integrated3.r0_value
output2[2] <= registerBank:integrated3.r0_value
output2[3] <= registerBank:integrated3.r0_value
output2[4] <= registerBank:integrated3.r0_value
output2[5] <= registerBank:integrated3.r0_value
output2[6] <= registerBank:integrated3.r0_value
output2[7] <= registerBank:integrated3.r0_value
output2[8] <= registerBank:integrated3.r0_value
output2[9] <= registerBank:integrated3.r0_value
output2[10] <= registerBank:integrated3.r0_value
output2[11] <= registerBank:integrated3.r0_value
output2[12] <= registerBank:integrated3.r0_value
output2[13] <= registerBank:integrated3.r0_value
output2[14] <= registerBank:integrated3.r0_value
output2[15] <= registerBank:integrated3.r0_value
output2[16] <= registerBank:integrated3.r0_value
output2[17] <= registerBank:integrated3.r0_value
output2[18] <= registerBank:integrated3.r0_value
output2[19] <= registerBank:integrated3.r0_value
output2[20] <= registerBank:integrated3.r0_value
output2[21] <= registerBank:integrated3.r0_value
output2[22] <= registerBank:integrated3.r0_value
output2[23] <= registerBank:integrated3.r0_value
output2[24] <= registerBank:integrated3.r0_value
output2[25] <= registerBank:integrated3.r0_value
output2[26] <= registerBank:integrated3.r0_value
output2[27] <= registerBank:integrated3.r0_value
output2[28] <= registerBank:integrated3.r0_value
output2[29] <= registerBank:integrated3.r0_value
output2[30] <= registerBank:integrated3.r0_value
output2[31] <= registerBank:integrated3.r0_value
output3[0] <= current_instr_addr[0].DB_MAX_OUTPUT_PORT_TYPE
output3[1] <= current_instr_addr[1].DB_MAX_OUTPUT_PORT_TYPE
output3[2] <= current_instr_addr[2].DB_MAX_OUTPUT_PORT_TYPE
output3[3] <= current_instr_addr[3].DB_MAX_OUTPUT_PORT_TYPE
output3[4] <= current_instr_addr[4].DB_MAX_OUTPUT_PORT_TYPE
output3[5] <= current_instr_addr[5].DB_MAX_OUTPUT_PORT_TYPE
output3[6] <= current_instr_addr[6].DB_MAX_OUTPUT_PORT_TYPE
output3[7] <= current_instr_addr[7].DB_MAX_OUTPUT_PORT_TYPE
output3[8] <= current_instr_addr[8].DB_MAX_OUTPUT_PORT_TYPE
output3[9] <= current_instr_addr[9].DB_MAX_OUTPUT_PORT_TYPE
output3[10] <= current_instr_addr[10].DB_MAX_OUTPUT_PORT_TYPE
output3[11] <= current_instr_addr[11].DB_MAX_OUTPUT_PORT_TYPE
output3[12] <= current_instr_addr[12].DB_MAX_OUTPUT_PORT_TYPE
output3[13] <= current_instr_addr[13].DB_MAX_OUTPUT_PORT_TYPE
output3[14] <= current_instr_addr[14].DB_MAX_OUTPUT_PORT_TYPE
output3[15] <= current_instr_addr[15].DB_MAX_OUTPUT_PORT_TYPE
output3[16] <= current_instr_addr[16].DB_MAX_OUTPUT_PORT_TYPE
output3[17] <= current_instr_addr[17].DB_MAX_OUTPUT_PORT_TYPE
output3[18] <= current_instr_addr[18].DB_MAX_OUTPUT_PORT_TYPE
output3[19] <= current_instr_addr[19].DB_MAX_OUTPUT_PORT_TYPE
output3[20] <= current_instr_addr[20].DB_MAX_OUTPUT_PORT_TYPE
output3[21] <= current_instr_addr[21].DB_MAX_OUTPUT_PORT_TYPE
output3[22] <= current_instr_addr[22].DB_MAX_OUTPUT_PORT_TYPE
output3[23] <= current_instr_addr[23].DB_MAX_OUTPUT_PORT_TYPE
output3[24] <= current_instr_addr[24].DB_MAX_OUTPUT_PORT_TYPE
output3[25] <= current_instr_addr[25].DB_MAX_OUTPUT_PORT_TYPE
output3[26] <= current_instr_addr[26].DB_MAX_OUTPUT_PORT_TYPE
output3[27] <= current_instr_addr[27].DB_MAX_OUTPUT_PORT_TYPE
output3[28] <= current_instr_addr[28].DB_MAX_OUTPUT_PORT_TYPE
output3[29] <= current_instr_addr[29].DB_MAX_OUTPUT_PORT_TYPE
output3[30] <= current_instr_addr[30].DB_MAX_OUTPUT_PORT_TYPE
output3[31] <= current_instr_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|Processor|integrated:modules|ControlUnit:integrated0
instruction[0] => extended_immediate[0].DATAIN
instruction[1] => extended_immediate[1].DATAIN
instruction[2] => extended_immediate[2].DATAIN
instruction[3] => extended_immediate[3].DATAIN
instruction[4] => extended_immediate[4].DATAIN
instruction[5] => extended_immediate[5].DATAIN
instruction[5] => Ro[0].DATAIN
instruction[6] => extended_immediate[6].DATAIN
instruction[6] => Ro[1].DATAIN
instruction[7] => extended_immediate[7].DATAIN
instruction[7] => Ro[2].DATAIN
instruction[8] => extended_immediate[8].DATAIN
instruction[8] => Ro[3].DATAIN
instruction[9] => extended_immediate[9].DATAIN
instruction[9] => Ro[4].DATAIN
instruction[9] => extended_immediate[31].DATAIN
instruction[9] => extended_immediate[30].DATAIN
instruction[9] => extended_immediate[29].DATAIN
instruction[9] => extended_immediate[28].DATAIN
instruction[9] => extended_immediate[27].DATAIN
instruction[9] => extended_immediate[26].DATAIN
instruction[9] => extended_immediate[25].DATAIN
instruction[9] => extended_immediate[24].DATAIN
instruction[9] => extended_immediate[23].DATAIN
instruction[9] => extended_immediate[22].DATAIN
instruction[9] => extended_immediate[21].DATAIN
instruction[9] => extended_immediate[20].DATAIN
instruction[9] => extended_immediate[19].DATAIN
instruction[9] => extended_immediate[18].DATAIN
instruction[9] => extended_immediate[17].DATAIN
instruction[9] => extended_immediate[16].DATAIN
instruction[9] => extended_immediate[15].DATAIN
instruction[9] => extended_immediate[14].DATAIN
instruction[9] => extended_immediate[13].DATAIN
instruction[9] => extended_immediate[12].DATAIN
instruction[9] => extended_immediate[11].DATAIN
instruction[9] => extended_immediate[10].DATAIN
instruction[10] => Rh[0].DATAIN
instruction[11] => Rh[1].DATAIN
instruction[12] => Rh[2].DATAIN
instruction[13] => Rh[3].DATAIN
instruction[14] => Rh[4].DATAIN
instruction[15] => Rd[0].DATAIN
instruction[16] => Rd[1].DATAIN
instruction[17] => Rd[2].DATAIN
instruction[18] => Rd[3].DATAIN
instruction[19] => Rd[4].DATAIN
instruction[20] => should_use_data_memory.IN1
instruction[20] => OpCode[0].DATAIN
instruction[20] => Load.DATAIN
instruction[20] => Equal1.IN1
instruction[21] => OpCode[1].DATAIN
instruction[21] => Equal1.IN3
instruction[22] => should_branch_to_link.IN1
instruction[22] => OpCode[2].DATAIN
instruction[22] => Equal1.IN2
instruction[23] => should_store_link.IN1
instruction[23] => OpCode[3].DATAIN
instruction[23] => Equal1.IN0
instruction[24] => set_cond_bit.DATAIN
instruction[25] => is_immediate.DATAIN
instruction[26] => should_store_link.IN0
instruction[26] => should_use_data_memory.IN0
instruction[26] => TypeCode[0].DATAIN
instruction[26] => Equal0.IN1
instruction[27] => should_store_link.IN1
instruction[27] => TypeCode[1].DATAIN
instruction[27] => Equal0.IN0
instruction[27] => should_use_data_memory.IN1
instruction[28] => CondField[0].DATAIN
instruction[29] => CondField[1].DATAIN
instruction[30] => CondField[2].DATAIN
instruction[31] => CondField[3].DATAIN
peripheral_signal => always0.IN1
clock => ~NO_FANOUT~
halt_temporarily_signal <= halt_temporarily_signal$latch.DB_MAX_OUTPUT_PORT_TYPE
TypeCode[0] <= instruction[26].DB_MAX_OUTPUT_PORT_TYPE
TypeCode[1] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
Load <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
should_store_link <= should_store_link.DB_MAX_OUTPUT_PORT_TYPE
Rh[0] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Rh[1] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Rh[2] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Rh[3] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Rh[4] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Ro[0] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Ro[1] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Ro[2] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Ro[3] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Ro[4] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Rd[0] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Rd[1] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
Rd[2] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
Rd[3] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
Rd[4] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[10] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[11] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[12] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[13] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[14] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[15] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[16] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[17] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[18] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[19] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[20] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[21] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[22] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[23] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[24] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[25] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[26] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[27] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[28] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[29] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[30] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
extended_immediate[31] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
is_immediate <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE
OpCode[0] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
OpCode[1] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
OpCode[2] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
OpCode[3] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
should_use_data_memory <= should_use_data_memory.DB_MAX_OUTPUT_PORT_TYPE
CondField[0] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
CondField[1] <= instruction[29].DB_MAX_OUTPUT_PORT_TYPE
CondField[2] <= instruction[30].DB_MAX_OUTPUT_PORT_TYPE
CondField[3] <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE
set_cond_bit <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
should_branch <= should_store_link.DB_MAX_OUTPUT_PORT_TYPE
should_branch_to_link <= should_branch_to_link.DB_MAX_OUTPUT_PORT_TYPE


|Processor|integrated:modules|PC_main:integrated1
branch_value[0] => Add1.IN64
branch_value[1] => Add1.IN63
branch_value[2] => Add1.IN62
branch_value[3] => Add1.IN61
branch_value[4] => Add1.IN60
branch_value[5] => Add1.IN59
branch_value[6] => Add1.IN58
branch_value[7] => Add1.IN57
branch_value[8] => Add1.IN56
branch_value[9] => Add1.IN55
branch_value[10] => Add1.IN54
branch_value[11] => Add1.IN53
branch_value[12] => Add1.IN52
branch_value[13] => Add1.IN51
branch_value[14] => Add1.IN50
branch_value[15] => Add1.IN49
branch_value[16] => Add1.IN48
branch_value[17] => Add1.IN47
branch_value[18] => Add1.IN46
branch_value[19] => Add1.IN45
branch_value[20] => Add1.IN44
branch_value[21] => Add1.IN43
branch_value[22] => Add1.IN42
branch_value[23] => Add1.IN41
branch_value[24] => Add1.IN40
branch_value[25] => Add1.IN39
branch_value[26] => Add1.IN38
branch_value[27] => Add1.IN37
branch_value[28] => Add1.IN36
branch_value[29] => Add1.IN35
branch_value[30] => Add1.IN34
branch_value[31] => Add1.IN33
link_value[0] => instruction_address.DATAB
link_value[1] => instruction_address.DATAB
link_value[2] => instruction_address.DATAB
link_value[3] => instruction_address.DATAB
link_value[4] => instruction_address.DATAB
link_value[5] => instruction_address.DATAB
link_value[6] => instruction_address.DATAB
link_value[7] => instruction_address.DATAB
link_value[8] => instruction_address.DATAB
link_value[9] => instruction_address.DATAB
link_value[10] => instruction_address.DATAB
link_value[11] => instruction_address.DATAB
link_value[12] => instruction_address.DATAB
link_value[13] => instruction_address.DATAB
link_value[14] => instruction_address.DATAB
link_value[15] => instruction_address.DATAB
link_value[16] => instruction_address.DATAB
link_value[17] => instruction_address.DATAB
link_value[18] => instruction_address.DATAB
link_value[19] => instruction_address.DATAB
link_value[20] => instruction_address.DATAB
link_value[21] => instruction_address.DATAB
link_value[22] => instruction_address.DATAB
link_value[23] => instruction_address.DATAB
link_value[24] => instruction_address.DATAB
link_value[25] => instruction_address.DATAB
link_value[26] => instruction_address.DATAB
link_value[27] => instruction_address.DATAB
link_value[28] => instruction_address.DATAB
link_value[29] => instruction_address.DATAB
link_value[30] => instruction_address.DATAB
link_value[31] => instruction_address.DATAB
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
should_branch => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
write_condition => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
should_branch_to_link => instruction_address.OUTPUTSELECT
halt_temporarily_signal => instruction_address[8]~reg0.ENA
halt_temporarily_signal => instruction_address[7]~reg0.ENA
halt_temporarily_signal => instruction_address[6]~reg0.ENA
halt_temporarily_signal => instruction_address[5]~reg0.ENA
halt_temporarily_signal => instruction_address[4]~reg0.ENA
halt_temporarily_signal => instruction_address[3]~reg0.ENA
halt_temporarily_signal => instruction_address[2]~reg0.ENA
halt_temporarily_signal => instruction_address[1]~reg0.ENA
halt_temporarily_signal => instruction_address[0]~reg0.ENA
halt_temporarily_signal => instruction_address[9]~reg0.ENA
halt_temporarily_signal => instruction_address[10]~reg0.ENA
halt_temporarily_signal => instruction_address[11]~reg0.ENA
halt_temporarily_signal => instruction_address[12]~reg0.ENA
halt_temporarily_signal => instruction_address[13]~reg0.ENA
halt_temporarily_signal => instruction_address[14]~reg0.ENA
halt_temporarily_signal => instruction_address[15]~reg0.ENA
halt_temporarily_signal => instruction_address[16]~reg0.ENA
halt_temporarily_signal => instruction_address[17]~reg0.ENA
halt_temporarily_signal => instruction_address[18]~reg0.ENA
halt_temporarily_signal => instruction_address[19]~reg0.ENA
halt_temporarily_signal => instruction_address[20]~reg0.ENA
halt_temporarily_signal => instruction_address[21]~reg0.ENA
halt_temporarily_signal => instruction_address[22]~reg0.ENA
halt_temporarily_signal => instruction_address[23]~reg0.ENA
halt_temporarily_signal => instruction_address[24]~reg0.ENA
halt_temporarily_signal => instruction_address[25]~reg0.ENA
halt_temporarily_signal => instruction_address[26]~reg0.ENA
halt_temporarily_signal => instruction_address[27]~reg0.ENA
halt_temporarily_signal => instruction_address[28]~reg0.ENA
halt_temporarily_signal => instruction_address[29]~reg0.ENA
halt_temporarily_signal => instruction_address[30]~reg0.ENA
halt_temporarily_signal => instruction_address[31]~reg0.ENA
clock => instruction_address[0]~reg0.CLK
clock => instruction_address[1]~reg0.CLK
clock => instruction_address[2]~reg0.CLK
clock => instruction_address[3]~reg0.CLK
clock => instruction_address[4]~reg0.CLK
clock => instruction_address[5]~reg0.CLK
clock => instruction_address[6]~reg0.CLK
clock => instruction_address[7]~reg0.CLK
clock => instruction_address[8]~reg0.CLK
clock => instruction_address[9]~reg0.CLK
clock => instruction_address[10]~reg0.CLK
clock => instruction_address[11]~reg0.CLK
clock => instruction_address[12]~reg0.CLK
clock => instruction_address[13]~reg0.CLK
clock => instruction_address[14]~reg0.CLK
clock => instruction_address[15]~reg0.CLK
clock => instruction_address[16]~reg0.CLK
clock => instruction_address[17]~reg0.CLK
clock => instruction_address[18]~reg0.CLK
clock => instruction_address[19]~reg0.CLK
clock => instruction_address[20]~reg0.CLK
clock => instruction_address[21]~reg0.CLK
clock => instruction_address[22]~reg0.CLK
clock => instruction_address[23]~reg0.CLK
clock => instruction_address[24]~reg0.CLK
clock => instruction_address[25]~reg0.CLK
clock => instruction_address[26]~reg0.CLK
clock => instruction_address[27]~reg0.CLK
clock => instruction_address[28]~reg0.CLK
clock => instruction_address[29]~reg0.CLK
clock => instruction_address[30]~reg0.CLK
clock => instruction_address[31]~reg0.CLK
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
reset => instruction_address.OUTPUTSELECT
instruction_address[0] <= instruction_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[1] <= instruction_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[2] <= instruction_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[3] <= instruction_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[4] <= instruction_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[5] <= instruction_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[6] <= instruction_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[7] <= instruction_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[8] <= instruction_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[9] <= instruction_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[10] <= instruction_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[11] <= instruction_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[12] <= instruction_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[13] <= instruction_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[14] <= instruction_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[15] <= instruction_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[16] <= instruction_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[17] <= instruction_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[18] <= instruction_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[19] <= instruction_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[20] <= instruction_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[21] <= instruction_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[22] <= instruction_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[23] <= instruction_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[24] <= instruction_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[25] <= instruction_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[26] <= instruction_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[27] <= instruction_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[28] <= instruction_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[29] <= instruction_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[30] <= instruction_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_address[31] <= instruction_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|integrated:modules|InstructionMemory:integrated2
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
clock => instruction[0]~reg0.CLK
clock => instruction[1]~reg0.CLK
clock => instruction[2]~reg0.CLK
clock => instruction[3]~reg0.CLK
clock => instruction[4]~reg0.CLK
clock => instruction[5]~reg0.CLK
clock => instruction[6]~reg0.CLK
clock => instruction[7]~reg0.CLK
clock => instruction[8]~reg0.CLK
clock => instruction[9]~reg0.CLK
clock => instruction[10]~reg0.CLK
clock => instruction[11]~reg0.CLK
clock => instruction[12]~reg0.CLK
clock => instruction[13]~reg0.CLK
clock => instruction[14]~reg0.CLK
clock => instruction[15]~reg0.CLK
clock => instruction[16]~reg0.CLK
clock => instruction[17]~reg0.CLK
clock => instruction[18]~reg0.CLK
clock => instruction[19]~reg0.CLK
clock => instruction[20]~reg0.CLK
clock => instruction[21]~reg0.CLK
clock => instruction[22]~reg0.CLK
clock => instruction[23]~reg0.CLK
clock => instruction[24]~reg0.CLK
clock => instruction[25]~reg0.CLK
clock => instruction[26]~reg0.CLK
clock => instruction[27]~reg0.CLK
clock => instruction[28]~reg0.CLK
clock => instruction[29]~reg0.CLK
clock => instruction[30]~reg0.CLK
clock => instruction[31]~reg0.CLK
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
first_instr_line_test[0] <= <GND>
first_instr_line_test[1] <= <GND>
first_instr_line_test[2] <= <GND>
first_instr_line_test[3] <= <GND>
first_instr_line_test[4] <= <GND>
first_instr_line_test[5] <= <GND>
first_instr_line_test[6] <= <GND>
first_instr_line_test[7] <= <GND>
first_instr_line_test[8] <= <GND>
first_instr_line_test[9] <= <GND>
first_instr_line_test[10] <= <GND>
first_instr_line_test[11] <= <GND>
first_instr_line_test[12] <= <GND>
first_instr_line_test[13] <= <GND>
first_instr_line_test[14] <= <GND>
first_instr_line_test[15] <= <GND>
first_instr_line_test[16] <= <GND>
first_instr_line_test[17] <= <GND>
first_instr_line_test[18] <= <GND>
first_instr_line_test[19] <= <GND>
first_instr_line_test[20] <= <GND>
first_instr_line_test[21] <= <GND>
first_instr_line_test[22] <= <GND>
first_instr_line_test[23] <= <GND>
first_instr_line_test[24] <= <GND>
first_instr_line_test[25] <= <GND>
first_instr_line_test[26] <= <GND>
first_instr_line_test[27] <= <GND>
first_instr_line_test[28] <= <GND>
first_instr_line_test[29] <= <GND>
first_instr_line_test[30] <= <GND>
first_instr_line_test[31] <= <GND>


|Processor|integrated:modules|registerBank:integrated3
RhAddress[0] => Mux0.IN4
RhAddress[0] => Mux1.IN4
RhAddress[0] => Mux2.IN4
RhAddress[0] => Mux3.IN4
RhAddress[0] => Mux4.IN4
RhAddress[0] => Mux5.IN4
RhAddress[0] => Mux6.IN4
RhAddress[0] => Mux7.IN4
RhAddress[0] => Mux8.IN4
RhAddress[0] => Mux9.IN4
RhAddress[0] => Mux10.IN4
RhAddress[0] => Mux11.IN4
RhAddress[0] => Mux12.IN4
RhAddress[0] => Mux13.IN4
RhAddress[0] => Mux14.IN4
RhAddress[0] => Mux15.IN4
RhAddress[0] => Mux16.IN4
RhAddress[0] => Mux17.IN4
RhAddress[0] => Mux18.IN4
RhAddress[0] => Mux19.IN4
RhAddress[0] => Mux20.IN4
RhAddress[0] => Mux21.IN4
RhAddress[0] => Mux22.IN4
RhAddress[0] => Mux23.IN4
RhAddress[0] => Mux24.IN4
RhAddress[0] => Mux25.IN4
RhAddress[0] => Mux26.IN4
RhAddress[0] => Mux27.IN4
RhAddress[0] => Mux28.IN4
RhAddress[0] => Mux29.IN4
RhAddress[0] => Mux30.IN4
RhAddress[0] => Mux31.IN4
RhAddress[1] => Mux0.IN3
RhAddress[1] => Mux1.IN3
RhAddress[1] => Mux2.IN3
RhAddress[1] => Mux3.IN3
RhAddress[1] => Mux4.IN3
RhAddress[1] => Mux5.IN3
RhAddress[1] => Mux6.IN3
RhAddress[1] => Mux7.IN3
RhAddress[1] => Mux8.IN3
RhAddress[1] => Mux9.IN3
RhAddress[1] => Mux10.IN3
RhAddress[1] => Mux11.IN3
RhAddress[1] => Mux12.IN3
RhAddress[1] => Mux13.IN3
RhAddress[1] => Mux14.IN3
RhAddress[1] => Mux15.IN3
RhAddress[1] => Mux16.IN3
RhAddress[1] => Mux17.IN3
RhAddress[1] => Mux18.IN3
RhAddress[1] => Mux19.IN3
RhAddress[1] => Mux20.IN3
RhAddress[1] => Mux21.IN3
RhAddress[1] => Mux22.IN3
RhAddress[1] => Mux23.IN3
RhAddress[1] => Mux24.IN3
RhAddress[1] => Mux25.IN3
RhAddress[1] => Mux26.IN3
RhAddress[1] => Mux27.IN3
RhAddress[1] => Mux28.IN3
RhAddress[1] => Mux29.IN3
RhAddress[1] => Mux30.IN3
RhAddress[1] => Mux31.IN3
RhAddress[2] => Mux0.IN2
RhAddress[2] => Mux1.IN2
RhAddress[2] => Mux2.IN2
RhAddress[2] => Mux3.IN2
RhAddress[2] => Mux4.IN2
RhAddress[2] => Mux5.IN2
RhAddress[2] => Mux6.IN2
RhAddress[2] => Mux7.IN2
RhAddress[2] => Mux8.IN2
RhAddress[2] => Mux9.IN2
RhAddress[2] => Mux10.IN2
RhAddress[2] => Mux11.IN2
RhAddress[2] => Mux12.IN2
RhAddress[2] => Mux13.IN2
RhAddress[2] => Mux14.IN2
RhAddress[2] => Mux15.IN2
RhAddress[2] => Mux16.IN2
RhAddress[2] => Mux17.IN2
RhAddress[2] => Mux18.IN2
RhAddress[2] => Mux19.IN2
RhAddress[2] => Mux20.IN2
RhAddress[2] => Mux21.IN2
RhAddress[2] => Mux22.IN2
RhAddress[2] => Mux23.IN2
RhAddress[2] => Mux24.IN2
RhAddress[2] => Mux25.IN2
RhAddress[2] => Mux26.IN2
RhAddress[2] => Mux27.IN2
RhAddress[2] => Mux28.IN2
RhAddress[2] => Mux29.IN2
RhAddress[2] => Mux30.IN2
RhAddress[2] => Mux31.IN2
RhAddress[3] => Mux0.IN1
RhAddress[3] => Mux1.IN1
RhAddress[3] => Mux2.IN1
RhAddress[3] => Mux3.IN1
RhAddress[3] => Mux4.IN1
RhAddress[3] => Mux5.IN1
RhAddress[3] => Mux6.IN1
RhAddress[3] => Mux7.IN1
RhAddress[3] => Mux8.IN1
RhAddress[3] => Mux9.IN1
RhAddress[3] => Mux10.IN1
RhAddress[3] => Mux11.IN1
RhAddress[3] => Mux12.IN1
RhAddress[3] => Mux13.IN1
RhAddress[3] => Mux14.IN1
RhAddress[3] => Mux15.IN1
RhAddress[3] => Mux16.IN1
RhAddress[3] => Mux17.IN1
RhAddress[3] => Mux18.IN1
RhAddress[3] => Mux19.IN1
RhAddress[3] => Mux20.IN1
RhAddress[3] => Mux21.IN1
RhAddress[3] => Mux22.IN1
RhAddress[3] => Mux23.IN1
RhAddress[3] => Mux24.IN1
RhAddress[3] => Mux25.IN1
RhAddress[3] => Mux26.IN1
RhAddress[3] => Mux27.IN1
RhAddress[3] => Mux28.IN1
RhAddress[3] => Mux29.IN1
RhAddress[3] => Mux30.IN1
RhAddress[3] => Mux31.IN1
RhAddress[4] => Mux0.IN0
RhAddress[4] => Mux1.IN0
RhAddress[4] => Mux2.IN0
RhAddress[4] => Mux3.IN0
RhAddress[4] => Mux4.IN0
RhAddress[4] => Mux5.IN0
RhAddress[4] => Mux6.IN0
RhAddress[4] => Mux7.IN0
RhAddress[4] => Mux8.IN0
RhAddress[4] => Mux9.IN0
RhAddress[4] => Mux10.IN0
RhAddress[4] => Mux11.IN0
RhAddress[4] => Mux12.IN0
RhAddress[4] => Mux13.IN0
RhAddress[4] => Mux14.IN0
RhAddress[4] => Mux15.IN0
RhAddress[4] => Mux16.IN0
RhAddress[4] => Mux17.IN0
RhAddress[4] => Mux18.IN0
RhAddress[4] => Mux19.IN0
RhAddress[4] => Mux20.IN0
RhAddress[4] => Mux21.IN0
RhAddress[4] => Mux22.IN0
RhAddress[4] => Mux23.IN0
RhAddress[4] => Mux24.IN0
RhAddress[4] => Mux25.IN0
RhAddress[4] => Mux26.IN0
RhAddress[4] => Mux27.IN0
RhAddress[4] => Mux28.IN0
RhAddress[4] => Mux29.IN0
RhAddress[4] => Mux30.IN0
RhAddress[4] => Mux31.IN0
RoAddress[0] => Mux32.IN4
RoAddress[0] => Mux33.IN4
RoAddress[0] => Mux34.IN4
RoAddress[0] => Mux35.IN4
RoAddress[0] => Mux36.IN4
RoAddress[0] => Mux37.IN4
RoAddress[0] => Mux38.IN4
RoAddress[0] => Mux39.IN4
RoAddress[0] => Mux40.IN4
RoAddress[0] => Mux41.IN4
RoAddress[0] => Mux42.IN4
RoAddress[0] => Mux43.IN4
RoAddress[0] => Mux44.IN4
RoAddress[0] => Mux45.IN4
RoAddress[0] => Mux46.IN4
RoAddress[0] => Mux47.IN4
RoAddress[0] => Mux48.IN4
RoAddress[0] => Mux49.IN4
RoAddress[0] => Mux50.IN4
RoAddress[0] => Mux51.IN4
RoAddress[0] => Mux52.IN4
RoAddress[0] => Mux53.IN4
RoAddress[0] => Mux54.IN4
RoAddress[0] => Mux55.IN4
RoAddress[0] => Mux56.IN4
RoAddress[0] => Mux57.IN4
RoAddress[0] => Mux58.IN4
RoAddress[0] => Mux59.IN4
RoAddress[0] => Mux60.IN4
RoAddress[0] => Mux61.IN4
RoAddress[0] => Mux62.IN4
RoAddress[0] => Mux63.IN4
RoAddress[1] => Mux32.IN3
RoAddress[1] => Mux33.IN3
RoAddress[1] => Mux34.IN3
RoAddress[1] => Mux35.IN3
RoAddress[1] => Mux36.IN3
RoAddress[1] => Mux37.IN3
RoAddress[1] => Mux38.IN3
RoAddress[1] => Mux39.IN3
RoAddress[1] => Mux40.IN3
RoAddress[1] => Mux41.IN3
RoAddress[1] => Mux42.IN3
RoAddress[1] => Mux43.IN3
RoAddress[1] => Mux44.IN3
RoAddress[1] => Mux45.IN3
RoAddress[1] => Mux46.IN3
RoAddress[1] => Mux47.IN3
RoAddress[1] => Mux48.IN3
RoAddress[1] => Mux49.IN3
RoAddress[1] => Mux50.IN3
RoAddress[1] => Mux51.IN3
RoAddress[1] => Mux52.IN3
RoAddress[1] => Mux53.IN3
RoAddress[1] => Mux54.IN3
RoAddress[1] => Mux55.IN3
RoAddress[1] => Mux56.IN3
RoAddress[1] => Mux57.IN3
RoAddress[1] => Mux58.IN3
RoAddress[1] => Mux59.IN3
RoAddress[1] => Mux60.IN3
RoAddress[1] => Mux61.IN3
RoAddress[1] => Mux62.IN3
RoAddress[1] => Mux63.IN3
RoAddress[2] => Mux32.IN2
RoAddress[2] => Mux33.IN2
RoAddress[2] => Mux34.IN2
RoAddress[2] => Mux35.IN2
RoAddress[2] => Mux36.IN2
RoAddress[2] => Mux37.IN2
RoAddress[2] => Mux38.IN2
RoAddress[2] => Mux39.IN2
RoAddress[2] => Mux40.IN2
RoAddress[2] => Mux41.IN2
RoAddress[2] => Mux42.IN2
RoAddress[2] => Mux43.IN2
RoAddress[2] => Mux44.IN2
RoAddress[2] => Mux45.IN2
RoAddress[2] => Mux46.IN2
RoAddress[2] => Mux47.IN2
RoAddress[2] => Mux48.IN2
RoAddress[2] => Mux49.IN2
RoAddress[2] => Mux50.IN2
RoAddress[2] => Mux51.IN2
RoAddress[2] => Mux52.IN2
RoAddress[2] => Mux53.IN2
RoAddress[2] => Mux54.IN2
RoAddress[2] => Mux55.IN2
RoAddress[2] => Mux56.IN2
RoAddress[2] => Mux57.IN2
RoAddress[2] => Mux58.IN2
RoAddress[2] => Mux59.IN2
RoAddress[2] => Mux60.IN2
RoAddress[2] => Mux61.IN2
RoAddress[2] => Mux62.IN2
RoAddress[2] => Mux63.IN2
RoAddress[3] => Mux32.IN1
RoAddress[3] => Mux33.IN1
RoAddress[3] => Mux34.IN1
RoAddress[3] => Mux35.IN1
RoAddress[3] => Mux36.IN1
RoAddress[3] => Mux37.IN1
RoAddress[3] => Mux38.IN1
RoAddress[3] => Mux39.IN1
RoAddress[3] => Mux40.IN1
RoAddress[3] => Mux41.IN1
RoAddress[3] => Mux42.IN1
RoAddress[3] => Mux43.IN1
RoAddress[3] => Mux44.IN1
RoAddress[3] => Mux45.IN1
RoAddress[3] => Mux46.IN1
RoAddress[3] => Mux47.IN1
RoAddress[3] => Mux48.IN1
RoAddress[3] => Mux49.IN1
RoAddress[3] => Mux50.IN1
RoAddress[3] => Mux51.IN1
RoAddress[3] => Mux52.IN1
RoAddress[3] => Mux53.IN1
RoAddress[3] => Mux54.IN1
RoAddress[3] => Mux55.IN1
RoAddress[3] => Mux56.IN1
RoAddress[3] => Mux57.IN1
RoAddress[3] => Mux58.IN1
RoAddress[3] => Mux59.IN1
RoAddress[3] => Mux60.IN1
RoAddress[3] => Mux61.IN1
RoAddress[3] => Mux62.IN1
RoAddress[3] => Mux63.IN1
RoAddress[4] => Mux32.IN0
RoAddress[4] => Mux33.IN0
RoAddress[4] => Mux34.IN0
RoAddress[4] => Mux35.IN0
RoAddress[4] => Mux36.IN0
RoAddress[4] => Mux37.IN0
RoAddress[4] => Mux38.IN0
RoAddress[4] => Mux39.IN0
RoAddress[4] => Mux40.IN0
RoAddress[4] => Mux41.IN0
RoAddress[4] => Mux42.IN0
RoAddress[4] => Mux43.IN0
RoAddress[4] => Mux44.IN0
RoAddress[4] => Mux45.IN0
RoAddress[4] => Mux46.IN0
RoAddress[4] => Mux47.IN0
RoAddress[4] => Mux48.IN0
RoAddress[4] => Mux49.IN0
RoAddress[4] => Mux50.IN0
RoAddress[4] => Mux51.IN0
RoAddress[4] => Mux52.IN0
RoAddress[4] => Mux53.IN0
RoAddress[4] => Mux54.IN0
RoAddress[4] => Mux55.IN0
RoAddress[4] => Mux56.IN0
RoAddress[4] => Mux57.IN0
RoAddress[4] => Mux58.IN0
RoAddress[4] => Mux59.IN0
RoAddress[4] => Mux60.IN0
RoAddress[4] => Mux61.IN0
RoAddress[4] => Mux62.IN0
RoAddress[4] => Mux63.IN0
RdAddress[0] => Decoder0.IN4
RdAddress[0] => Mux64.IN4
RdAddress[0] => Mux65.IN4
RdAddress[0] => Mux66.IN4
RdAddress[0] => Mux67.IN4
RdAddress[0] => Mux68.IN4
RdAddress[0] => Mux69.IN4
RdAddress[0] => Mux70.IN4
RdAddress[0] => Mux71.IN4
RdAddress[0] => Mux72.IN4
RdAddress[0] => Mux73.IN4
RdAddress[0] => Mux74.IN4
RdAddress[0] => Mux75.IN4
RdAddress[0] => Mux76.IN4
RdAddress[0] => Mux77.IN4
RdAddress[0] => Mux78.IN4
RdAddress[0] => Mux79.IN4
RdAddress[0] => Mux80.IN4
RdAddress[0] => Mux81.IN4
RdAddress[0] => Mux82.IN4
RdAddress[0] => Mux83.IN4
RdAddress[0] => Mux84.IN4
RdAddress[0] => Mux85.IN4
RdAddress[0] => Mux86.IN4
RdAddress[0] => Mux87.IN4
RdAddress[0] => Mux88.IN4
RdAddress[0] => Mux89.IN4
RdAddress[0] => Mux90.IN4
RdAddress[0] => Mux91.IN4
RdAddress[0] => Mux92.IN4
RdAddress[0] => Mux93.IN4
RdAddress[0] => Mux94.IN4
RdAddress[0] => Mux95.IN4
RdAddress[1] => Decoder0.IN3
RdAddress[1] => Mux64.IN3
RdAddress[1] => Mux65.IN3
RdAddress[1] => Mux66.IN3
RdAddress[1] => Mux67.IN3
RdAddress[1] => Mux68.IN3
RdAddress[1] => Mux69.IN3
RdAddress[1] => Mux70.IN3
RdAddress[1] => Mux71.IN3
RdAddress[1] => Mux72.IN3
RdAddress[1] => Mux73.IN3
RdAddress[1] => Mux74.IN3
RdAddress[1] => Mux75.IN3
RdAddress[1] => Mux76.IN3
RdAddress[1] => Mux77.IN3
RdAddress[1] => Mux78.IN3
RdAddress[1] => Mux79.IN3
RdAddress[1] => Mux80.IN3
RdAddress[1] => Mux81.IN3
RdAddress[1] => Mux82.IN3
RdAddress[1] => Mux83.IN3
RdAddress[1] => Mux84.IN3
RdAddress[1] => Mux85.IN3
RdAddress[1] => Mux86.IN3
RdAddress[1] => Mux87.IN3
RdAddress[1] => Mux88.IN3
RdAddress[1] => Mux89.IN3
RdAddress[1] => Mux90.IN3
RdAddress[1] => Mux91.IN3
RdAddress[1] => Mux92.IN3
RdAddress[1] => Mux93.IN3
RdAddress[1] => Mux94.IN3
RdAddress[1] => Mux95.IN3
RdAddress[2] => Decoder0.IN2
RdAddress[2] => Mux64.IN2
RdAddress[2] => Mux65.IN2
RdAddress[2] => Mux66.IN2
RdAddress[2] => Mux67.IN2
RdAddress[2] => Mux68.IN2
RdAddress[2] => Mux69.IN2
RdAddress[2] => Mux70.IN2
RdAddress[2] => Mux71.IN2
RdAddress[2] => Mux72.IN2
RdAddress[2] => Mux73.IN2
RdAddress[2] => Mux74.IN2
RdAddress[2] => Mux75.IN2
RdAddress[2] => Mux76.IN2
RdAddress[2] => Mux77.IN2
RdAddress[2] => Mux78.IN2
RdAddress[2] => Mux79.IN2
RdAddress[2] => Mux80.IN2
RdAddress[2] => Mux81.IN2
RdAddress[2] => Mux82.IN2
RdAddress[2] => Mux83.IN2
RdAddress[2] => Mux84.IN2
RdAddress[2] => Mux85.IN2
RdAddress[2] => Mux86.IN2
RdAddress[2] => Mux87.IN2
RdAddress[2] => Mux88.IN2
RdAddress[2] => Mux89.IN2
RdAddress[2] => Mux90.IN2
RdAddress[2] => Mux91.IN2
RdAddress[2] => Mux92.IN2
RdAddress[2] => Mux93.IN2
RdAddress[2] => Mux94.IN2
RdAddress[2] => Mux95.IN2
RdAddress[3] => Decoder0.IN1
RdAddress[3] => Mux64.IN1
RdAddress[3] => Mux65.IN1
RdAddress[3] => Mux66.IN1
RdAddress[3] => Mux67.IN1
RdAddress[3] => Mux68.IN1
RdAddress[3] => Mux69.IN1
RdAddress[3] => Mux70.IN1
RdAddress[3] => Mux71.IN1
RdAddress[3] => Mux72.IN1
RdAddress[3] => Mux73.IN1
RdAddress[3] => Mux74.IN1
RdAddress[3] => Mux75.IN1
RdAddress[3] => Mux76.IN1
RdAddress[3] => Mux77.IN1
RdAddress[3] => Mux78.IN1
RdAddress[3] => Mux79.IN1
RdAddress[3] => Mux80.IN1
RdAddress[3] => Mux81.IN1
RdAddress[3] => Mux82.IN1
RdAddress[3] => Mux83.IN1
RdAddress[3] => Mux84.IN1
RdAddress[3] => Mux85.IN1
RdAddress[3] => Mux86.IN1
RdAddress[3] => Mux87.IN1
RdAddress[3] => Mux88.IN1
RdAddress[3] => Mux89.IN1
RdAddress[3] => Mux90.IN1
RdAddress[3] => Mux91.IN1
RdAddress[3] => Mux92.IN1
RdAddress[3] => Mux93.IN1
RdAddress[3] => Mux94.IN1
RdAddress[3] => Mux95.IN1
RdAddress[4] => Decoder0.IN0
RdAddress[4] => Mux64.IN0
RdAddress[4] => Mux65.IN0
RdAddress[4] => Mux66.IN0
RdAddress[4] => Mux67.IN0
RdAddress[4] => Mux68.IN0
RdAddress[4] => Mux69.IN0
RdAddress[4] => Mux70.IN0
RdAddress[4] => Mux71.IN0
RdAddress[4] => Mux72.IN0
RdAddress[4] => Mux73.IN0
RdAddress[4] => Mux74.IN0
RdAddress[4] => Mux75.IN0
RdAddress[4] => Mux76.IN0
RdAddress[4] => Mux77.IN0
RdAddress[4] => Mux78.IN0
RdAddress[4] => Mux79.IN0
RdAddress[4] => Mux80.IN0
RdAddress[4] => Mux81.IN0
RdAddress[4] => Mux82.IN0
RdAddress[4] => Mux83.IN0
RdAddress[4] => Mux84.IN0
RdAddress[4] => Mux85.IN0
RdAddress[4] => Mux86.IN0
RdAddress[4] => Mux87.IN0
RdAddress[4] => Mux88.IN0
RdAddress[4] => Mux89.IN0
RdAddress[4] => Mux90.IN0
RdAddress[4] => Mux91.IN0
RdAddress[4] => Mux92.IN0
RdAddress[4] => Mux93.IN0
RdAddress[4] => Mux94.IN0
RdAddress[4] => Mux95.IN0
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[0] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[1] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[2] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[3] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[4] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[5] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[6] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[7] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[8] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[9] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[10] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[11] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[12] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[13] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[14] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[15] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[16] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[17] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[18] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[19] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[20] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[21] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[22] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[23] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[24] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[25] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[26] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[27] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[28] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[29] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[30] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
WriteData[31] => regBank.DATAB
new_LinkValue[0] => LinkRegister.DATAB
new_LinkValue[1] => LinkRegister.DATAB
new_LinkValue[2] => LinkRegister.DATAB
new_LinkValue[3] => LinkRegister.DATAB
new_LinkValue[4] => LinkRegister.DATAB
new_LinkValue[5] => LinkRegister.DATAB
new_LinkValue[6] => LinkRegister.DATAB
new_LinkValue[7] => LinkRegister.DATAB
new_LinkValue[8] => LinkRegister.DATAB
new_LinkValue[9] => LinkRegister.DATAB
new_LinkValue[10] => LinkRegister.DATAB
new_LinkValue[11] => LinkRegister.DATAB
new_LinkValue[12] => LinkRegister.DATAB
new_LinkValue[13] => LinkRegister.DATAB
new_LinkValue[14] => LinkRegister.DATAB
new_LinkValue[15] => LinkRegister.DATAB
new_LinkValue[16] => LinkRegister.DATAB
new_LinkValue[17] => LinkRegister.DATAB
new_LinkValue[18] => LinkRegister.DATAB
new_LinkValue[19] => LinkRegister.DATAB
new_LinkValue[20] => LinkRegister.DATAB
new_LinkValue[21] => LinkRegister.DATAB
new_LinkValue[22] => LinkRegister.DATAB
new_LinkValue[23] => LinkRegister.DATAB
new_LinkValue[24] => LinkRegister.DATAB
new_LinkValue[25] => LinkRegister.DATAB
new_LinkValue[26] => LinkRegister.DATAB
new_LinkValue[27] => LinkRegister.DATAB
new_LinkValue[28] => LinkRegister.DATAB
new_LinkValue[29] => LinkRegister.DATAB
new_LinkValue[30] => LinkRegister.DATAB
new_LinkValue[31] => LinkRegister.DATAB
Load => always0.IN1
TypeCode[0] => Equal0.IN1
TypeCode[0] => Equal1.IN0
TypeCode[1] => Equal0.IN0
TypeCode[1] => Equal1.IN1
write_condition => regBank[3][12].ENA
write_condition => regBank[3][11].ENA
write_condition => regBank[3][10].ENA
write_condition => regBank[3][9].ENA
write_condition => regBank[3][8].ENA
write_condition => regBank[3][7].ENA
write_condition => regBank[3][6].ENA
write_condition => regBank[3][5].ENA
write_condition => regBank[3][4].ENA
write_condition => regBank[3][3].ENA
write_condition => regBank[3][2].ENA
write_condition => regBank[3][1].ENA
write_condition => regBank[3][0].ENA
write_condition => regBank[2][31].ENA
write_condition => regBank[2][30].ENA
write_condition => regBank[2][29].ENA
write_condition => regBank[2][28].ENA
write_condition => regBank[2][27].ENA
write_condition => regBank[2][26].ENA
write_condition => regBank[2][25].ENA
write_condition => regBank[2][24].ENA
write_condition => regBank[2][23].ENA
write_condition => regBank[2][22].ENA
write_condition => regBank[2][21].ENA
write_condition => regBank[2][20].ENA
write_condition => regBank[2][19].ENA
write_condition => regBank[2][18].ENA
write_condition => regBank[2][17].ENA
write_condition => regBank[2][16].ENA
write_condition => regBank[2][15].ENA
write_condition => regBank[2][14].ENA
write_condition => regBank[2][13].ENA
write_condition => regBank[2][12].ENA
write_condition => regBank[2][11].ENA
write_condition => regBank[2][10].ENA
write_condition => regBank[2][9].ENA
write_condition => regBank[2][8].ENA
write_condition => regBank[2][7].ENA
write_condition => regBank[2][6].ENA
write_condition => regBank[2][5].ENA
write_condition => regBank[2][4].ENA
write_condition => regBank[2][3].ENA
write_condition => regBank[2][2].ENA
write_condition => regBank[2][1].ENA
write_condition => regBank[2][0].ENA
write_condition => regBank[1][31].ENA
write_condition => regBank[1][30].ENA
write_condition => regBank[1][29].ENA
write_condition => regBank[1][28].ENA
write_condition => regBank[1][27].ENA
write_condition => regBank[1][26].ENA
write_condition => regBank[1][25].ENA
write_condition => regBank[1][24].ENA
write_condition => regBank[1][23].ENA
write_condition => regBank[1][22].ENA
write_condition => regBank[1][21].ENA
write_condition => regBank[1][20].ENA
write_condition => regBank[1][19].ENA
write_condition => regBank[1][18].ENA
write_condition => regBank[1][17].ENA
write_condition => regBank[1][16].ENA
write_condition => regBank[1][15].ENA
write_condition => regBank[1][14].ENA
write_condition => regBank[1][13].ENA
write_condition => regBank[1][12].ENA
write_condition => regBank[1][11].ENA
write_condition => regBank[1][10].ENA
write_condition => regBank[1][9].ENA
write_condition => regBank[1][8].ENA
write_condition => regBank[1][7].ENA
write_condition => regBank[1][6].ENA
write_condition => regBank[1][5].ENA
write_condition => regBank[1][4].ENA
write_condition => regBank[1][3].ENA
write_condition => regBank[1][2].ENA
write_condition => regBank[1][1].ENA
write_condition => regBank[1][0].ENA
write_condition => regBank[0][31].ENA
write_condition => regBank[0][30].ENA
write_condition => regBank[0][29].ENA
write_condition => regBank[0][28].ENA
write_condition => regBank[0][27].ENA
write_condition => regBank[0][26].ENA
write_condition => regBank[0][25].ENA
write_condition => regBank[0][24].ENA
write_condition => regBank[0][23].ENA
write_condition => regBank[0][22].ENA
write_condition => regBank[0][21].ENA
write_condition => regBank[0][20].ENA
write_condition => regBank[0][19].ENA
write_condition => regBank[0][18].ENA
write_condition => regBank[0][17].ENA
write_condition => regBank[0][16].ENA
write_condition => regBank[0][15].ENA
write_condition => regBank[0][14].ENA
write_condition => regBank[0][13].ENA
write_condition => regBank[0][12].ENA
write_condition => regBank[0][11].ENA
write_condition => regBank[0][10].ENA
write_condition => regBank[0][9].ENA
write_condition => regBank[0][8].ENA
write_condition => regBank[0][7].ENA
write_condition => regBank[0][6].ENA
write_condition => regBank[0][5].ENA
write_condition => regBank[0][4].ENA
write_condition => regBank[0][3].ENA
write_condition => regBank[0][2].ENA
write_condition => regBank[0][1].ENA
write_condition => regBank[0][0].ENA
write_condition => LinkRegister[31].ENA
write_condition => LinkRegister[30].ENA
write_condition => LinkRegister[29].ENA
write_condition => LinkRegister[28].ENA
write_condition => LinkRegister[27].ENA
write_condition => LinkRegister[26].ENA
write_condition => LinkRegister[25].ENA
write_condition => LinkRegister[24].ENA
write_condition => LinkRegister[23].ENA
write_condition => LinkRegister[22].ENA
write_condition => LinkRegister[21].ENA
write_condition => LinkRegister[20].ENA
write_condition => LinkRegister[19].ENA
write_condition => LinkRegister[18].ENA
write_condition => LinkRegister[17].ENA
write_condition => LinkRegister[16].ENA
write_condition => LinkRegister[15].ENA
write_condition => LinkRegister[14].ENA
write_condition => LinkRegister[13].ENA
write_condition => LinkRegister[12].ENA
write_condition => LinkRegister[11].ENA
write_condition => LinkRegister[10].ENA
write_condition => LinkRegister[9].ENA
write_condition => LinkRegister[8].ENA
write_condition => LinkRegister[7].ENA
write_condition => LinkRegister[6].ENA
write_condition => LinkRegister[5].ENA
write_condition => LinkRegister[4].ENA
write_condition => LinkRegister[3].ENA
write_condition => LinkRegister[2].ENA
write_condition => LinkRegister[1].ENA
write_condition => LinkRegister[0].ENA
write_condition => regBank[3][13].ENA
write_condition => regBank[3][14].ENA
write_condition => regBank[3][15].ENA
write_condition => regBank[3][16].ENA
write_condition => regBank[3][17].ENA
write_condition => regBank[3][18].ENA
write_condition => regBank[3][19].ENA
write_condition => regBank[3][20].ENA
write_condition => regBank[3][21].ENA
write_condition => regBank[3][22].ENA
write_condition => regBank[3][23].ENA
write_condition => regBank[3][24].ENA
write_condition => regBank[3][25].ENA
write_condition => regBank[3][26].ENA
write_condition => regBank[3][27].ENA
write_condition => regBank[3][28].ENA
write_condition => regBank[3][29].ENA
write_condition => regBank[3][30].ENA
write_condition => regBank[3][31].ENA
write_condition => regBank[4][0].ENA
write_condition => regBank[4][1].ENA
write_condition => regBank[4][2].ENA
write_condition => regBank[4][3].ENA
write_condition => regBank[4][4].ENA
write_condition => regBank[4][5].ENA
write_condition => regBank[4][6].ENA
write_condition => regBank[4][7].ENA
write_condition => regBank[4][8].ENA
write_condition => regBank[4][9].ENA
write_condition => regBank[4][10].ENA
write_condition => regBank[4][11].ENA
write_condition => regBank[4][12].ENA
write_condition => regBank[4][13].ENA
write_condition => regBank[4][14].ENA
write_condition => regBank[4][15].ENA
write_condition => regBank[4][16].ENA
write_condition => regBank[4][17].ENA
write_condition => regBank[4][18].ENA
write_condition => regBank[4][19].ENA
write_condition => regBank[4][20].ENA
write_condition => regBank[4][21].ENA
write_condition => regBank[4][22].ENA
write_condition => regBank[4][23].ENA
write_condition => regBank[4][24].ENA
write_condition => regBank[4][25].ENA
write_condition => regBank[4][26].ENA
write_condition => regBank[4][27].ENA
write_condition => regBank[4][28].ENA
write_condition => regBank[4][29].ENA
write_condition => regBank[4][30].ENA
write_condition => regBank[4][31].ENA
write_condition => regBank[5][0].ENA
write_condition => regBank[5][1].ENA
write_condition => regBank[5][2].ENA
write_condition => regBank[5][3].ENA
write_condition => regBank[5][4].ENA
write_condition => regBank[5][5].ENA
write_condition => regBank[5][6].ENA
write_condition => regBank[5][7].ENA
write_condition => regBank[5][8].ENA
write_condition => regBank[5][9].ENA
write_condition => regBank[5][10].ENA
write_condition => regBank[5][11].ENA
write_condition => regBank[5][12].ENA
write_condition => regBank[5][13].ENA
write_condition => regBank[5][14].ENA
write_condition => regBank[5][15].ENA
write_condition => regBank[5][16].ENA
write_condition => regBank[5][17].ENA
write_condition => regBank[5][18].ENA
write_condition => regBank[5][19].ENA
write_condition => regBank[5][20].ENA
write_condition => regBank[5][21].ENA
write_condition => regBank[5][22].ENA
write_condition => regBank[5][23].ENA
write_condition => regBank[5][24].ENA
write_condition => regBank[5][25].ENA
write_condition => regBank[5][26].ENA
write_condition => regBank[5][27].ENA
write_condition => regBank[5][28].ENA
write_condition => regBank[5][29].ENA
write_condition => regBank[5][30].ENA
write_condition => regBank[5][31].ENA
write_condition => regBank[6][0].ENA
write_condition => regBank[6][1].ENA
write_condition => regBank[6][2].ENA
write_condition => regBank[6][3].ENA
write_condition => regBank[6][4].ENA
write_condition => regBank[6][5].ENA
write_condition => regBank[6][6].ENA
write_condition => regBank[6][7].ENA
write_condition => regBank[6][8].ENA
write_condition => regBank[6][9].ENA
write_condition => regBank[6][10].ENA
write_condition => regBank[6][11].ENA
write_condition => regBank[6][12].ENA
write_condition => regBank[6][13].ENA
write_condition => regBank[6][14].ENA
write_condition => regBank[6][15].ENA
write_condition => regBank[6][16].ENA
write_condition => regBank[6][17].ENA
write_condition => regBank[6][18].ENA
write_condition => regBank[6][19].ENA
write_condition => regBank[6][20].ENA
write_condition => regBank[6][21].ENA
write_condition => regBank[6][22].ENA
write_condition => regBank[6][23].ENA
write_condition => regBank[6][24].ENA
write_condition => regBank[6][25].ENA
write_condition => regBank[6][26].ENA
write_condition => regBank[6][27].ENA
write_condition => regBank[6][28].ENA
write_condition => regBank[6][29].ENA
write_condition => regBank[6][30].ENA
write_condition => regBank[6][31].ENA
write_condition => regBank[7][0].ENA
write_condition => regBank[7][1].ENA
write_condition => regBank[7][2].ENA
write_condition => regBank[7][3].ENA
write_condition => regBank[7][4].ENA
write_condition => regBank[7][5].ENA
write_condition => regBank[7][6].ENA
write_condition => regBank[7][7].ENA
write_condition => regBank[7][8].ENA
write_condition => regBank[7][9].ENA
write_condition => regBank[7][10].ENA
write_condition => regBank[7][11].ENA
write_condition => regBank[7][12].ENA
write_condition => regBank[7][13].ENA
write_condition => regBank[7][14].ENA
write_condition => regBank[7][15].ENA
write_condition => regBank[7][16].ENA
write_condition => regBank[7][17].ENA
write_condition => regBank[7][18].ENA
write_condition => regBank[7][19].ENA
write_condition => regBank[7][20].ENA
write_condition => regBank[7][21].ENA
write_condition => regBank[7][22].ENA
write_condition => regBank[7][23].ENA
write_condition => regBank[7][24].ENA
write_condition => regBank[7][25].ENA
write_condition => regBank[7][26].ENA
write_condition => regBank[7][27].ENA
write_condition => regBank[7][28].ENA
write_condition => regBank[7][29].ENA
write_condition => regBank[7][30].ENA
write_condition => regBank[7][31].ENA
write_condition => regBank[8][0].ENA
write_condition => regBank[8][1].ENA
write_condition => regBank[8][2].ENA
write_condition => regBank[8][3].ENA
write_condition => regBank[8][4].ENA
write_condition => regBank[8][5].ENA
write_condition => regBank[8][6].ENA
write_condition => regBank[8][7].ENA
write_condition => regBank[8][8].ENA
write_condition => regBank[8][9].ENA
write_condition => regBank[8][10].ENA
write_condition => regBank[8][11].ENA
write_condition => regBank[8][12].ENA
write_condition => regBank[8][13].ENA
write_condition => regBank[8][14].ENA
write_condition => regBank[8][15].ENA
write_condition => regBank[8][16].ENA
write_condition => regBank[8][17].ENA
write_condition => regBank[8][18].ENA
write_condition => regBank[8][19].ENA
write_condition => regBank[8][20].ENA
write_condition => regBank[8][21].ENA
write_condition => regBank[8][22].ENA
write_condition => regBank[8][23].ENA
write_condition => regBank[8][24].ENA
write_condition => regBank[8][25].ENA
write_condition => regBank[8][26].ENA
write_condition => regBank[8][27].ENA
write_condition => regBank[8][28].ENA
write_condition => regBank[8][29].ENA
write_condition => regBank[8][30].ENA
write_condition => regBank[8][31].ENA
write_condition => regBank[9][0].ENA
write_condition => regBank[9][1].ENA
write_condition => regBank[9][2].ENA
write_condition => regBank[9][3].ENA
write_condition => regBank[9][4].ENA
write_condition => regBank[9][5].ENA
write_condition => regBank[9][6].ENA
write_condition => regBank[9][7].ENA
write_condition => regBank[9][8].ENA
write_condition => regBank[9][9].ENA
write_condition => regBank[9][10].ENA
write_condition => regBank[9][11].ENA
write_condition => regBank[9][12].ENA
write_condition => regBank[9][13].ENA
write_condition => regBank[9][14].ENA
write_condition => regBank[9][15].ENA
write_condition => regBank[9][16].ENA
write_condition => regBank[9][17].ENA
write_condition => regBank[9][18].ENA
write_condition => regBank[9][19].ENA
write_condition => regBank[9][20].ENA
write_condition => regBank[9][21].ENA
write_condition => regBank[9][22].ENA
write_condition => regBank[9][23].ENA
write_condition => regBank[9][24].ENA
write_condition => regBank[9][25].ENA
write_condition => regBank[9][26].ENA
write_condition => regBank[9][27].ENA
write_condition => regBank[9][28].ENA
write_condition => regBank[9][29].ENA
write_condition => regBank[9][30].ENA
write_condition => regBank[9][31].ENA
write_condition => regBank[10][0].ENA
write_condition => regBank[10][1].ENA
write_condition => regBank[10][2].ENA
write_condition => regBank[10][3].ENA
write_condition => regBank[10][4].ENA
write_condition => regBank[10][5].ENA
write_condition => regBank[10][6].ENA
write_condition => regBank[10][7].ENA
write_condition => regBank[10][8].ENA
write_condition => regBank[10][9].ENA
write_condition => regBank[10][10].ENA
write_condition => regBank[10][11].ENA
write_condition => regBank[10][12].ENA
write_condition => regBank[10][13].ENA
write_condition => regBank[10][14].ENA
write_condition => regBank[10][15].ENA
write_condition => regBank[10][16].ENA
write_condition => regBank[10][17].ENA
write_condition => regBank[10][18].ENA
write_condition => regBank[10][19].ENA
write_condition => regBank[10][20].ENA
write_condition => regBank[10][21].ENA
write_condition => regBank[10][22].ENA
write_condition => regBank[10][23].ENA
write_condition => regBank[10][24].ENA
write_condition => regBank[10][25].ENA
write_condition => regBank[10][26].ENA
write_condition => regBank[10][27].ENA
write_condition => regBank[10][28].ENA
write_condition => regBank[10][29].ENA
write_condition => regBank[10][30].ENA
write_condition => regBank[10][31].ENA
write_condition => regBank[11][0].ENA
write_condition => regBank[11][1].ENA
write_condition => regBank[11][2].ENA
write_condition => regBank[11][3].ENA
write_condition => regBank[11][4].ENA
write_condition => regBank[11][5].ENA
write_condition => regBank[11][6].ENA
write_condition => regBank[11][7].ENA
write_condition => regBank[11][8].ENA
write_condition => regBank[11][9].ENA
write_condition => regBank[11][10].ENA
write_condition => regBank[11][11].ENA
write_condition => regBank[11][12].ENA
write_condition => regBank[11][13].ENA
write_condition => regBank[11][14].ENA
write_condition => regBank[11][15].ENA
write_condition => regBank[11][16].ENA
write_condition => regBank[11][17].ENA
write_condition => regBank[11][18].ENA
write_condition => regBank[11][19].ENA
write_condition => regBank[11][20].ENA
write_condition => regBank[11][21].ENA
write_condition => regBank[11][22].ENA
write_condition => regBank[11][23].ENA
write_condition => regBank[11][24].ENA
write_condition => regBank[11][25].ENA
write_condition => regBank[11][26].ENA
write_condition => regBank[11][27].ENA
write_condition => regBank[11][28].ENA
write_condition => regBank[11][29].ENA
write_condition => regBank[11][30].ENA
write_condition => regBank[11][31].ENA
write_condition => regBank[12][0].ENA
write_condition => regBank[12][1].ENA
write_condition => regBank[12][2].ENA
write_condition => regBank[12][3].ENA
write_condition => regBank[12][4].ENA
write_condition => regBank[12][5].ENA
write_condition => regBank[12][6].ENA
write_condition => regBank[12][7].ENA
write_condition => regBank[12][8].ENA
write_condition => regBank[12][9].ENA
write_condition => regBank[12][10].ENA
write_condition => regBank[12][11].ENA
write_condition => regBank[12][12].ENA
write_condition => regBank[12][13].ENA
write_condition => regBank[12][14].ENA
write_condition => regBank[12][15].ENA
write_condition => regBank[12][16].ENA
write_condition => regBank[12][17].ENA
write_condition => regBank[12][18].ENA
write_condition => regBank[12][19].ENA
write_condition => regBank[12][20].ENA
write_condition => regBank[12][21].ENA
write_condition => regBank[12][22].ENA
write_condition => regBank[12][23].ENA
write_condition => regBank[12][24].ENA
write_condition => regBank[12][25].ENA
write_condition => regBank[12][26].ENA
write_condition => regBank[12][27].ENA
write_condition => regBank[12][28].ENA
write_condition => regBank[12][29].ENA
write_condition => regBank[12][30].ENA
write_condition => regBank[12][31].ENA
write_condition => regBank[13][0].ENA
write_condition => regBank[13][1].ENA
write_condition => regBank[13][2].ENA
write_condition => regBank[13][3].ENA
write_condition => regBank[13][4].ENA
write_condition => regBank[13][5].ENA
write_condition => regBank[13][6].ENA
write_condition => regBank[13][7].ENA
write_condition => regBank[13][8].ENA
write_condition => regBank[13][9].ENA
write_condition => regBank[13][10].ENA
write_condition => regBank[13][11].ENA
write_condition => regBank[13][12].ENA
write_condition => regBank[13][13].ENA
write_condition => regBank[13][14].ENA
write_condition => regBank[13][15].ENA
write_condition => regBank[13][16].ENA
write_condition => regBank[13][17].ENA
write_condition => regBank[13][18].ENA
write_condition => regBank[13][19].ENA
write_condition => regBank[13][20].ENA
write_condition => regBank[13][21].ENA
write_condition => regBank[13][22].ENA
write_condition => regBank[13][23].ENA
write_condition => regBank[13][24].ENA
write_condition => regBank[13][25].ENA
write_condition => regBank[13][26].ENA
write_condition => regBank[13][27].ENA
write_condition => regBank[13][28].ENA
write_condition => regBank[13][29].ENA
write_condition => regBank[13][30].ENA
write_condition => regBank[13][31].ENA
write_condition => regBank[14][0].ENA
write_condition => regBank[14][1].ENA
write_condition => regBank[14][2].ENA
write_condition => regBank[14][3].ENA
write_condition => regBank[14][4].ENA
write_condition => regBank[14][5].ENA
write_condition => regBank[14][6].ENA
write_condition => regBank[14][7].ENA
write_condition => regBank[14][8].ENA
write_condition => regBank[14][9].ENA
write_condition => regBank[14][10].ENA
write_condition => regBank[14][11].ENA
write_condition => regBank[14][12].ENA
write_condition => regBank[14][13].ENA
write_condition => regBank[14][14].ENA
write_condition => regBank[14][15].ENA
write_condition => regBank[14][16].ENA
write_condition => regBank[14][17].ENA
write_condition => regBank[14][18].ENA
write_condition => regBank[14][19].ENA
write_condition => regBank[14][20].ENA
write_condition => regBank[14][21].ENA
write_condition => regBank[14][22].ENA
write_condition => regBank[14][23].ENA
write_condition => regBank[14][24].ENA
write_condition => regBank[14][25].ENA
write_condition => regBank[14][26].ENA
write_condition => regBank[14][27].ENA
write_condition => regBank[14][28].ENA
write_condition => regBank[14][29].ENA
write_condition => regBank[14][30].ENA
write_condition => regBank[14][31].ENA
write_condition => regBank[15][0].ENA
write_condition => regBank[15][1].ENA
write_condition => regBank[15][2].ENA
write_condition => regBank[15][3].ENA
write_condition => regBank[15][4].ENA
write_condition => regBank[15][5].ENA
write_condition => regBank[15][6].ENA
write_condition => regBank[15][7].ENA
write_condition => regBank[15][8].ENA
write_condition => regBank[15][9].ENA
write_condition => regBank[15][10].ENA
write_condition => regBank[15][11].ENA
write_condition => regBank[15][12].ENA
write_condition => regBank[15][13].ENA
write_condition => regBank[15][14].ENA
write_condition => regBank[15][15].ENA
write_condition => regBank[15][16].ENA
write_condition => regBank[15][17].ENA
write_condition => regBank[15][18].ENA
write_condition => regBank[15][19].ENA
write_condition => regBank[15][20].ENA
write_condition => regBank[15][21].ENA
write_condition => regBank[15][22].ENA
write_condition => regBank[15][23].ENA
write_condition => regBank[15][24].ENA
write_condition => regBank[15][25].ENA
write_condition => regBank[15][26].ENA
write_condition => regBank[15][27].ENA
write_condition => regBank[15][28].ENA
write_condition => regBank[15][29].ENA
write_condition => regBank[15][30].ENA
write_condition => regBank[15][31].ENA
write_condition => regBank[16][0].ENA
write_condition => regBank[16][1].ENA
write_condition => regBank[16][2].ENA
write_condition => regBank[16][3].ENA
write_condition => regBank[16][4].ENA
write_condition => regBank[16][5].ENA
write_condition => regBank[16][6].ENA
write_condition => regBank[16][7].ENA
write_condition => regBank[16][8].ENA
write_condition => regBank[16][9].ENA
write_condition => regBank[16][10].ENA
write_condition => regBank[16][11].ENA
write_condition => regBank[16][12].ENA
write_condition => regBank[16][13].ENA
write_condition => regBank[16][14].ENA
write_condition => regBank[16][15].ENA
write_condition => regBank[16][16].ENA
write_condition => regBank[16][17].ENA
write_condition => regBank[16][18].ENA
write_condition => regBank[16][19].ENA
write_condition => regBank[16][20].ENA
write_condition => regBank[16][21].ENA
write_condition => regBank[16][22].ENA
write_condition => regBank[16][23].ENA
write_condition => regBank[16][24].ENA
write_condition => regBank[16][25].ENA
write_condition => regBank[16][26].ENA
write_condition => regBank[16][27].ENA
write_condition => regBank[16][28].ENA
write_condition => regBank[16][29].ENA
write_condition => regBank[16][30].ENA
write_condition => regBank[16][31].ENA
write_condition => regBank[17][0].ENA
write_condition => regBank[17][1].ENA
write_condition => regBank[17][2].ENA
write_condition => regBank[17][3].ENA
write_condition => regBank[17][4].ENA
write_condition => regBank[17][5].ENA
write_condition => regBank[17][6].ENA
write_condition => regBank[17][7].ENA
write_condition => regBank[17][8].ENA
write_condition => regBank[17][9].ENA
write_condition => regBank[17][10].ENA
write_condition => regBank[17][11].ENA
write_condition => regBank[17][12].ENA
write_condition => regBank[17][13].ENA
write_condition => regBank[17][14].ENA
write_condition => regBank[17][15].ENA
write_condition => regBank[17][16].ENA
write_condition => regBank[17][17].ENA
write_condition => regBank[17][18].ENA
write_condition => regBank[17][19].ENA
write_condition => regBank[17][20].ENA
write_condition => regBank[17][21].ENA
write_condition => regBank[17][22].ENA
write_condition => regBank[17][23].ENA
write_condition => regBank[17][24].ENA
write_condition => regBank[17][25].ENA
write_condition => regBank[17][26].ENA
write_condition => regBank[17][27].ENA
write_condition => regBank[17][28].ENA
write_condition => regBank[17][29].ENA
write_condition => regBank[17][30].ENA
write_condition => regBank[17][31].ENA
write_condition => regBank[18][0].ENA
write_condition => regBank[18][1].ENA
write_condition => regBank[18][2].ENA
write_condition => regBank[18][3].ENA
write_condition => regBank[18][4].ENA
write_condition => regBank[18][5].ENA
write_condition => regBank[18][6].ENA
write_condition => regBank[18][7].ENA
write_condition => regBank[18][8].ENA
write_condition => regBank[18][9].ENA
write_condition => regBank[18][10].ENA
write_condition => regBank[18][11].ENA
write_condition => regBank[18][12].ENA
write_condition => regBank[18][13].ENA
write_condition => regBank[18][14].ENA
write_condition => regBank[18][15].ENA
write_condition => regBank[18][16].ENA
write_condition => regBank[18][17].ENA
write_condition => regBank[18][18].ENA
write_condition => regBank[18][19].ENA
write_condition => regBank[18][20].ENA
write_condition => regBank[18][21].ENA
write_condition => regBank[18][22].ENA
write_condition => regBank[18][23].ENA
write_condition => regBank[18][24].ENA
write_condition => regBank[18][25].ENA
write_condition => regBank[18][26].ENA
write_condition => regBank[18][27].ENA
write_condition => regBank[18][28].ENA
write_condition => regBank[18][29].ENA
write_condition => regBank[18][30].ENA
write_condition => regBank[18][31].ENA
write_condition => regBank[19][0].ENA
write_condition => regBank[19][1].ENA
write_condition => regBank[19][2].ENA
write_condition => regBank[19][3].ENA
write_condition => regBank[19][4].ENA
write_condition => regBank[19][5].ENA
write_condition => regBank[19][6].ENA
write_condition => regBank[19][7].ENA
write_condition => regBank[19][8].ENA
write_condition => regBank[19][9].ENA
write_condition => regBank[19][10].ENA
write_condition => regBank[19][11].ENA
write_condition => regBank[19][12].ENA
write_condition => regBank[19][13].ENA
write_condition => regBank[19][14].ENA
write_condition => regBank[19][15].ENA
write_condition => regBank[19][16].ENA
write_condition => regBank[19][17].ENA
write_condition => regBank[19][18].ENA
write_condition => regBank[19][19].ENA
write_condition => regBank[19][20].ENA
write_condition => regBank[19][21].ENA
write_condition => regBank[19][22].ENA
write_condition => regBank[19][23].ENA
write_condition => regBank[19][24].ENA
write_condition => regBank[19][25].ENA
write_condition => regBank[19][26].ENA
write_condition => regBank[19][27].ENA
write_condition => regBank[19][28].ENA
write_condition => regBank[19][29].ENA
write_condition => regBank[19][30].ENA
write_condition => regBank[19][31].ENA
write_condition => regBank[20][0].ENA
write_condition => regBank[20][1].ENA
write_condition => regBank[20][2].ENA
write_condition => regBank[20][3].ENA
write_condition => regBank[20][4].ENA
write_condition => regBank[20][5].ENA
write_condition => regBank[20][6].ENA
write_condition => regBank[20][7].ENA
write_condition => regBank[20][8].ENA
write_condition => regBank[20][9].ENA
write_condition => regBank[20][10].ENA
write_condition => regBank[20][11].ENA
write_condition => regBank[20][12].ENA
write_condition => regBank[20][13].ENA
write_condition => regBank[20][14].ENA
write_condition => regBank[20][15].ENA
write_condition => regBank[20][16].ENA
write_condition => regBank[20][17].ENA
write_condition => regBank[20][18].ENA
write_condition => regBank[20][19].ENA
write_condition => regBank[20][20].ENA
write_condition => regBank[20][21].ENA
write_condition => regBank[20][22].ENA
write_condition => regBank[20][23].ENA
write_condition => regBank[20][24].ENA
write_condition => regBank[20][25].ENA
write_condition => regBank[20][26].ENA
write_condition => regBank[20][27].ENA
write_condition => regBank[20][28].ENA
write_condition => regBank[20][29].ENA
write_condition => regBank[20][30].ENA
write_condition => regBank[20][31].ENA
write_condition => regBank[21][0].ENA
write_condition => regBank[21][1].ENA
write_condition => regBank[21][2].ENA
write_condition => regBank[21][3].ENA
write_condition => regBank[21][4].ENA
write_condition => regBank[21][5].ENA
write_condition => regBank[21][6].ENA
write_condition => regBank[21][7].ENA
write_condition => regBank[21][8].ENA
write_condition => regBank[21][9].ENA
write_condition => regBank[21][10].ENA
write_condition => regBank[21][11].ENA
write_condition => regBank[21][12].ENA
write_condition => regBank[21][13].ENA
write_condition => regBank[21][14].ENA
write_condition => regBank[21][15].ENA
write_condition => regBank[21][16].ENA
write_condition => regBank[21][17].ENA
write_condition => regBank[21][18].ENA
write_condition => regBank[21][19].ENA
write_condition => regBank[21][20].ENA
write_condition => regBank[21][21].ENA
write_condition => regBank[21][22].ENA
write_condition => regBank[21][23].ENA
write_condition => regBank[21][24].ENA
write_condition => regBank[21][25].ENA
write_condition => regBank[21][26].ENA
write_condition => regBank[21][27].ENA
write_condition => regBank[21][28].ENA
write_condition => regBank[21][29].ENA
write_condition => regBank[21][30].ENA
write_condition => regBank[21][31].ENA
write_condition => regBank[22][0].ENA
write_condition => regBank[22][1].ENA
write_condition => regBank[22][2].ENA
write_condition => regBank[22][3].ENA
write_condition => regBank[22][4].ENA
write_condition => regBank[22][5].ENA
write_condition => regBank[22][6].ENA
write_condition => regBank[22][7].ENA
write_condition => regBank[22][8].ENA
write_condition => regBank[22][9].ENA
write_condition => regBank[22][10].ENA
write_condition => regBank[22][11].ENA
write_condition => regBank[22][12].ENA
write_condition => regBank[22][13].ENA
write_condition => regBank[22][14].ENA
write_condition => regBank[22][15].ENA
write_condition => regBank[22][16].ENA
write_condition => regBank[22][17].ENA
write_condition => regBank[22][18].ENA
write_condition => regBank[22][19].ENA
write_condition => regBank[22][20].ENA
write_condition => regBank[22][21].ENA
write_condition => regBank[22][22].ENA
write_condition => regBank[22][23].ENA
write_condition => regBank[22][24].ENA
write_condition => regBank[22][25].ENA
write_condition => regBank[22][26].ENA
write_condition => regBank[22][27].ENA
write_condition => regBank[22][28].ENA
write_condition => regBank[22][29].ENA
write_condition => regBank[22][30].ENA
write_condition => regBank[22][31].ENA
write_condition => regBank[23][0].ENA
write_condition => regBank[23][1].ENA
write_condition => regBank[23][2].ENA
write_condition => regBank[23][3].ENA
write_condition => regBank[23][4].ENA
write_condition => regBank[23][5].ENA
write_condition => regBank[23][6].ENA
write_condition => regBank[23][7].ENA
write_condition => regBank[23][8].ENA
write_condition => regBank[23][9].ENA
write_condition => regBank[23][10].ENA
write_condition => regBank[23][11].ENA
write_condition => regBank[23][12].ENA
write_condition => regBank[23][13].ENA
write_condition => regBank[23][14].ENA
write_condition => regBank[23][15].ENA
write_condition => regBank[23][16].ENA
write_condition => regBank[23][17].ENA
write_condition => regBank[23][18].ENA
write_condition => regBank[23][19].ENA
write_condition => regBank[23][20].ENA
write_condition => regBank[23][21].ENA
write_condition => regBank[23][22].ENA
write_condition => regBank[23][23].ENA
write_condition => regBank[23][24].ENA
write_condition => regBank[23][25].ENA
write_condition => regBank[23][26].ENA
write_condition => regBank[23][27].ENA
write_condition => regBank[23][28].ENA
write_condition => regBank[23][29].ENA
write_condition => regBank[23][30].ENA
write_condition => regBank[23][31].ENA
write_condition => regBank[24][0].ENA
write_condition => regBank[24][1].ENA
write_condition => regBank[24][2].ENA
write_condition => regBank[24][3].ENA
write_condition => regBank[24][4].ENA
write_condition => regBank[24][5].ENA
write_condition => regBank[24][6].ENA
write_condition => regBank[24][7].ENA
write_condition => regBank[24][8].ENA
write_condition => regBank[24][9].ENA
write_condition => regBank[24][10].ENA
write_condition => regBank[24][11].ENA
write_condition => regBank[24][12].ENA
write_condition => regBank[24][13].ENA
write_condition => regBank[24][14].ENA
write_condition => regBank[24][15].ENA
write_condition => regBank[24][16].ENA
write_condition => regBank[24][17].ENA
write_condition => regBank[24][18].ENA
write_condition => regBank[24][19].ENA
write_condition => regBank[24][20].ENA
write_condition => regBank[24][21].ENA
write_condition => regBank[24][22].ENA
write_condition => regBank[24][23].ENA
write_condition => regBank[24][24].ENA
write_condition => regBank[24][25].ENA
write_condition => regBank[24][26].ENA
write_condition => regBank[24][27].ENA
write_condition => regBank[24][28].ENA
write_condition => regBank[24][29].ENA
write_condition => regBank[24][30].ENA
write_condition => regBank[24][31].ENA
write_condition => regBank[25][0].ENA
write_condition => regBank[25][1].ENA
write_condition => regBank[25][2].ENA
write_condition => regBank[25][3].ENA
write_condition => regBank[25][4].ENA
write_condition => regBank[25][5].ENA
write_condition => regBank[25][6].ENA
write_condition => regBank[25][7].ENA
write_condition => regBank[25][8].ENA
write_condition => regBank[25][9].ENA
write_condition => regBank[25][10].ENA
write_condition => regBank[25][11].ENA
write_condition => regBank[25][12].ENA
write_condition => regBank[25][13].ENA
write_condition => regBank[25][14].ENA
write_condition => regBank[25][15].ENA
write_condition => regBank[25][16].ENA
write_condition => regBank[25][17].ENA
write_condition => regBank[25][18].ENA
write_condition => regBank[25][19].ENA
write_condition => regBank[25][20].ENA
write_condition => regBank[25][21].ENA
write_condition => regBank[25][22].ENA
write_condition => regBank[25][23].ENA
write_condition => regBank[25][24].ENA
write_condition => regBank[25][25].ENA
write_condition => regBank[25][26].ENA
write_condition => regBank[25][27].ENA
write_condition => regBank[25][28].ENA
write_condition => regBank[25][29].ENA
write_condition => regBank[25][30].ENA
write_condition => regBank[25][31].ENA
write_condition => regBank[26][0].ENA
write_condition => regBank[26][1].ENA
write_condition => regBank[26][2].ENA
write_condition => regBank[26][3].ENA
write_condition => regBank[26][4].ENA
write_condition => regBank[26][5].ENA
write_condition => regBank[26][6].ENA
write_condition => regBank[26][7].ENA
write_condition => regBank[26][8].ENA
write_condition => regBank[26][9].ENA
write_condition => regBank[26][10].ENA
write_condition => regBank[26][11].ENA
write_condition => regBank[26][12].ENA
write_condition => regBank[26][13].ENA
write_condition => regBank[26][14].ENA
write_condition => regBank[26][15].ENA
write_condition => regBank[26][16].ENA
write_condition => regBank[26][17].ENA
write_condition => regBank[26][18].ENA
write_condition => regBank[26][19].ENA
write_condition => regBank[26][20].ENA
write_condition => regBank[26][21].ENA
write_condition => regBank[26][22].ENA
write_condition => regBank[26][23].ENA
write_condition => regBank[26][24].ENA
write_condition => regBank[26][25].ENA
write_condition => regBank[26][26].ENA
write_condition => regBank[26][27].ENA
write_condition => regBank[26][28].ENA
write_condition => regBank[26][29].ENA
write_condition => regBank[26][30].ENA
write_condition => regBank[26][31].ENA
write_condition => regBank[27][0].ENA
write_condition => regBank[27][1].ENA
write_condition => regBank[27][2].ENA
write_condition => regBank[27][3].ENA
write_condition => regBank[27][4].ENA
write_condition => regBank[27][5].ENA
write_condition => regBank[27][6].ENA
write_condition => regBank[27][7].ENA
write_condition => regBank[27][8].ENA
write_condition => regBank[27][9].ENA
write_condition => regBank[27][10].ENA
write_condition => regBank[27][11].ENA
write_condition => regBank[27][12].ENA
write_condition => regBank[27][13].ENA
write_condition => regBank[27][14].ENA
write_condition => regBank[27][15].ENA
write_condition => regBank[27][16].ENA
write_condition => regBank[27][17].ENA
write_condition => regBank[27][18].ENA
write_condition => regBank[27][19].ENA
write_condition => regBank[27][20].ENA
write_condition => regBank[27][21].ENA
write_condition => regBank[27][22].ENA
write_condition => regBank[27][23].ENA
write_condition => regBank[27][24].ENA
write_condition => regBank[27][25].ENA
write_condition => regBank[27][26].ENA
write_condition => regBank[27][27].ENA
write_condition => regBank[27][28].ENA
write_condition => regBank[27][29].ENA
write_condition => regBank[27][30].ENA
write_condition => regBank[27][31].ENA
write_condition => regBank[28][0].ENA
write_condition => regBank[28][1].ENA
write_condition => regBank[28][2].ENA
write_condition => regBank[28][3].ENA
write_condition => regBank[28][4].ENA
write_condition => regBank[28][5].ENA
write_condition => regBank[28][6].ENA
write_condition => regBank[28][7].ENA
write_condition => regBank[28][8].ENA
write_condition => regBank[28][9].ENA
write_condition => regBank[28][10].ENA
write_condition => regBank[28][11].ENA
write_condition => regBank[28][12].ENA
write_condition => regBank[28][13].ENA
write_condition => regBank[28][14].ENA
write_condition => regBank[28][15].ENA
write_condition => regBank[28][16].ENA
write_condition => regBank[28][17].ENA
write_condition => regBank[28][18].ENA
write_condition => regBank[28][19].ENA
write_condition => regBank[28][20].ENA
write_condition => regBank[28][21].ENA
write_condition => regBank[28][22].ENA
write_condition => regBank[28][23].ENA
write_condition => regBank[28][24].ENA
write_condition => regBank[28][25].ENA
write_condition => regBank[28][26].ENA
write_condition => regBank[28][27].ENA
write_condition => regBank[28][28].ENA
write_condition => regBank[28][29].ENA
write_condition => regBank[28][30].ENA
write_condition => regBank[28][31].ENA
write_condition => regBank[29][0].ENA
write_condition => regBank[29][1].ENA
write_condition => regBank[29][2].ENA
write_condition => regBank[29][3].ENA
write_condition => regBank[29][4].ENA
write_condition => regBank[29][5].ENA
write_condition => regBank[29][6].ENA
write_condition => regBank[29][7].ENA
write_condition => regBank[29][8].ENA
write_condition => regBank[29][9].ENA
write_condition => regBank[29][10].ENA
write_condition => regBank[29][11].ENA
write_condition => regBank[29][12].ENA
write_condition => regBank[29][13].ENA
write_condition => regBank[29][14].ENA
write_condition => regBank[29][15].ENA
write_condition => regBank[29][16].ENA
write_condition => regBank[29][17].ENA
write_condition => regBank[29][18].ENA
write_condition => regBank[29][19].ENA
write_condition => regBank[29][20].ENA
write_condition => regBank[29][21].ENA
write_condition => regBank[29][22].ENA
write_condition => regBank[29][23].ENA
write_condition => regBank[29][24].ENA
write_condition => regBank[29][25].ENA
write_condition => regBank[29][26].ENA
write_condition => regBank[29][27].ENA
write_condition => regBank[29][28].ENA
write_condition => regBank[29][29].ENA
write_condition => regBank[29][30].ENA
write_condition => regBank[29][31].ENA
write_condition => regBank[30][0].ENA
write_condition => regBank[30][1].ENA
write_condition => regBank[30][2].ENA
write_condition => regBank[30][3].ENA
write_condition => regBank[30][4].ENA
write_condition => regBank[30][5].ENA
write_condition => regBank[30][6].ENA
write_condition => regBank[30][7].ENA
write_condition => regBank[30][8].ENA
write_condition => regBank[30][9].ENA
write_condition => regBank[30][10].ENA
write_condition => regBank[30][11].ENA
write_condition => regBank[30][12].ENA
write_condition => regBank[30][13].ENA
write_condition => regBank[30][14].ENA
write_condition => regBank[30][15].ENA
write_condition => regBank[30][16].ENA
write_condition => regBank[30][17].ENA
write_condition => regBank[30][18].ENA
write_condition => regBank[30][19].ENA
write_condition => regBank[30][20].ENA
write_condition => regBank[30][21].ENA
write_condition => regBank[30][22].ENA
write_condition => regBank[30][23].ENA
write_condition => regBank[30][24].ENA
write_condition => regBank[30][25].ENA
write_condition => regBank[30][26].ENA
write_condition => regBank[30][27].ENA
write_condition => regBank[30][28].ENA
write_condition => regBank[30][29].ENA
write_condition => regBank[30][30].ENA
write_condition => regBank[30][31].ENA
write_condition => regBank[31][0].ENA
write_condition => regBank[31][1].ENA
write_condition => regBank[31][2].ENA
write_condition => regBank[31][3].ENA
write_condition => regBank[31][4].ENA
write_condition => regBank[31][5].ENA
write_condition => regBank[31][6].ENA
write_condition => regBank[31][7].ENA
write_condition => regBank[31][8].ENA
write_condition => regBank[31][9].ENA
write_condition => regBank[31][10].ENA
write_condition => regBank[31][11].ENA
write_condition => regBank[31][12].ENA
write_condition => regBank[31][13].ENA
write_condition => regBank[31][14].ENA
write_condition => regBank[31][15].ENA
write_condition => regBank[31][16].ENA
write_condition => regBank[31][17].ENA
write_condition => regBank[31][18].ENA
write_condition => regBank[31][19].ENA
write_condition => regBank[31][20].ENA
write_condition => regBank[31][21].ENA
write_condition => regBank[31][22].ENA
write_condition => regBank[31][23].ENA
write_condition => regBank[31][24].ENA
write_condition => regBank[31][25].ENA
write_condition => regBank[31][26].ENA
write_condition => regBank[31][27].ENA
write_condition => regBank[31][28].ENA
write_condition => regBank[31][29].ENA
write_condition => regBank[31][30].ENA
write_condition => regBank[31][31].ENA
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
should_store_link => LinkRegister.OUTPUTSELECT
clock => LinkRegister[0].CLK
clock => LinkRegister[1].CLK
clock => LinkRegister[2].CLK
clock => LinkRegister[3].CLK
clock => LinkRegister[4].CLK
clock => LinkRegister[5].CLK
clock => LinkRegister[6].CLK
clock => LinkRegister[7].CLK
clock => LinkRegister[8].CLK
clock => LinkRegister[9].CLK
clock => LinkRegister[10].CLK
clock => LinkRegister[11].CLK
clock => LinkRegister[12].CLK
clock => LinkRegister[13].CLK
clock => LinkRegister[14].CLK
clock => LinkRegister[15].CLK
clock => LinkRegister[16].CLK
clock => LinkRegister[17].CLK
clock => LinkRegister[18].CLK
clock => LinkRegister[19].CLK
clock => LinkRegister[20].CLK
clock => LinkRegister[21].CLK
clock => LinkRegister[22].CLK
clock => LinkRegister[23].CLK
clock => LinkRegister[24].CLK
clock => LinkRegister[25].CLK
clock => LinkRegister[26].CLK
clock => LinkRegister[27].CLK
clock => LinkRegister[28].CLK
clock => LinkRegister[29].CLK
clock => LinkRegister[30].CLK
clock => LinkRegister[31].CLK
clock => regBank[0][0].CLK
clock => regBank[0][1].CLK
clock => regBank[0][2].CLK
clock => regBank[0][3].CLK
clock => regBank[0][4].CLK
clock => regBank[0][5].CLK
clock => regBank[0][6].CLK
clock => regBank[0][7].CLK
clock => regBank[0][8].CLK
clock => regBank[0][9].CLK
clock => regBank[0][10].CLK
clock => regBank[0][11].CLK
clock => regBank[0][12].CLK
clock => regBank[0][13].CLK
clock => regBank[0][14].CLK
clock => regBank[0][15].CLK
clock => regBank[0][16].CLK
clock => regBank[0][17].CLK
clock => regBank[0][18].CLK
clock => regBank[0][19].CLK
clock => regBank[0][20].CLK
clock => regBank[0][21].CLK
clock => regBank[0][22].CLK
clock => regBank[0][23].CLK
clock => regBank[0][24].CLK
clock => regBank[0][25].CLK
clock => regBank[0][26].CLK
clock => regBank[0][27].CLK
clock => regBank[0][28].CLK
clock => regBank[0][29].CLK
clock => regBank[0][30].CLK
clock => regBank[0][31].CLK
clock => regBank[1][0].CLK
clock => regBank[1][1].CLK
clock => regBank[1][2].CLK
clock => regBank[1][3].CLK
clock => regBank[1][4].CLK
clock => regBank[1][5].CLK
clock => regBank[1][6].CLK
clock => regBank[1][7].CLK
clock => regBank[1][8].CLK
clock => regBank[1][9].CLK
clock => regBank[1][10].CLK
clock => regBank[1][11].CLK
clock => regBank[1][12].CLK
clock => regBank[1][13].CLK
clock => regBank[1][14].CLK
clock => regBank[1][15].CLK
clock => regBank[1][16].CLK
clock => regBank[1][17].CLK
clock => regBank[1][18].CLK
clock => regBank[1][19].CLK
clock => regBank[1][20].CLK
clock => regBank[1][21].CLK
clock => regBank[1][22].CLK
clock => regBank[1][23].CLK
clock => regBank[1][24].CLK
clock => regBank[1][25].CLK
clock => regBank[1][26].CLK
clock => regBank[1][27].CLK
clock => regBank[1][28].CLK
clock => regBank[1][29].CLK
clock => regBank[1][30].CLK
clock => regBank[1][31].CLK
clock => regBank[2][0].CLK
clock => regBank[2][1].CLK
clock => regBank[2][2].CLK
clock => regBank[2][3].CLK
clock => regBank[2][4].CLK
clock => regBank[2][5].CLK
clock => regBank[2][6].CLK
clock => regBank[2][7].CLK
clock => regBank[2][8].CLK
clock => regBank[2][9].CLK
clock => regBank[2][10].CLK
clock => regBank[2][11].CLK
clock => regBank[2][12].CLK
clock => regBank[2][13].CLK
clock => regBank[2][14].CLK
clock => regBank[2][15].CLK
clock => regBank[2][16].CLK
clock => regBank[2][17].CLK
clock => regBank[2][18].CLK
clock => regBank[2][19].CLK
clock => regBank[2][20].CLK
clock => regBank[2][21].CLK
clock => regBank[2][22].CLK
clock => regBank[2][23].CLK
clock => regBank[2][24].CLK
clock => regBank[2][25].CLK
clock => regBank[2][26].CLK
clock => regBank[2][27].CLK
clock => regBank[2][28].CLK
clock => regBank[2][29].CLK
clock => regBank[2][30].CLK
clock => regBank[2][31].CLK
clock => regBank[3][0].CLK
clock => regBank[3][1].CLK
clock => regBank[3][2].CLK
clock => regBank[3][3].CLK
clock => regBank[3][4].CLK
clock => regBank[3][5].CLK
clock => regBank[3][6].CLK
clock => regBank[3][7].CLK
clock => regBank[3][8].CLK
clock => regBank[3][9].CLK
clock => regBank[3][10].CLK
clock => regBank[3][11].CLK
clock => regBank[3][12].CLK
clock => regBank[3][13].CLK
clock => regBank[3][14].CLK
clock => regBank[3][15].CLK
clock => regBank[3][16].CLK
clock => regBank[3][17].CLK
clock => regBank[3][18].CLK
clock => regBank[3][19].CLK
clock => regBank[3][20].CLK
clock => regBank[3][21].CLK
clock => regBank[3][22].CLK
clock => regBank[3][23].CLK
clock => regBank[3][24].CLK
clock => regBank[3][25].CLK
clock => regBank[3][26].CLK
clock => regBank[3][27].CLK
clock => regBank[3][28].CLK
clock => regBank[3][29].CLK
clock => regBank[3][30].CLK
clock => regBank[3][31].CLK
clock => regBank[4][0].CLK
clock => regBank[4][1].CLK
clock => regBank[4][2].CLK
clock => regBank[4][3].CLK
clock => regBank[4][4].CLK
clock => regBank[4][5].CLK
clock => regBank[4][6].CLK
clock => regBank[4][7].CLK
clock => regBank[4][8].CLK
clock => regBank[4][9].CLK
clock => regBank[4][10].CLK
clock => regBank[4][11].CLK
clock => regBank[4][12].CLK
clock => regBank[4][13].CLK
clock => regBank[4][14].CLK
clock => regBank[4][15].CLK
clock => regBank[4][16].CLK
clock => regBank[4][17].CLK
clock => regBank[4][18].CLK
clock => regBank[4][19].CLK
clock => regBank[4][20].CLK
clock => regBank[4][21].CLK
clock => regBank[4][22].CLK
clock => regBank[4][23].CLK
clock => regBank[4][24].CLK
clock => regBank[4][25].CLK
clock => regBank[4][26].CLK
clock => regBank[4][27].CLK
clock => regBank[4][28].CLK
clock => regBank[4][29].CLK
clock => regBank[4][30].CLK
clock => regBank[4][31].CLK
clock => regBank[5][0].CLK
clock => regBank[5][1].CLK
clock => regBank[5][2].CLK
clock => regBank[5][3].CLK
clock => regBank[5][4].CLK
clock => regBank[5][5].CLK
clock => regBank[5][6].CLK
clock => regBank[5][7].CLK
clock => regBank[5][8].CLK
clock => regBank[5][9].CLK
clock => regBank[5][10].CLK
clock => regBank[5][11].CLK
clock => regBank[5][12].CLK
clock => regBank[5][13].CLK
clock => regBank[5][14].CLK
clock => regBank[5][15].CLK
clock => regBank[5][16].CLK
clock => regBank[5][17].CLK
clock => regBank[5][18].CLK
clock => regBank[5][19].CLK
clock => regBank[5][20].CLK
clock => regBank[5][21].CLK
clock => regBank[5][22].CLK
clock => regBank[5][23].CLK
clock => regBank[5][24].CLK
clock => regBank[5][25].CLK
clock => regBank[5][26].CLK
clock => regBank[5][27].CLK
clock => regBank[5][28].CLK
clock => regBank[5][29].CLK
clock => regBank[5][30].CLK
clock => regBank[5][31].CLK
clock => regBank[6][0].CLK
clock => regBank[6][1].CLK
clock => regBank[6][2].CLK
clock => regBank[6][3].CLK
clock => regBank[6][4].CLK
clock => regBank[6][5].CLK
clock => regBank[6][6].CLK
clock => regBank[6][7].CLK
clock => regBank[6][8].CLK
clock => regBank[6][9].CLK
clock => regBank[6][10].CLK
clock => regBank[6][11].CLK
clock => regBank[6][12].CLK
clock => regBank[6][13].CLK
clock => regBank[6][14].CLK
clock => regBank[6][15].CLK
clock => regBank[6][16].CLK
clock => regBank[6][17].CLK
clock => regBank[6][18].CLK
clock => regBank[6][19].CLK
clock => regBank[6][20].CLK
clock => regBank[6][21].CLK
clock => regBank[6][22].CLK
clock => regBank[6][23].CLK
clock => regBank[6][24].CLK
clock => regBank[6][25].CLK
clock => regBank[6][26].CLK
clock => regBank[6][27].CLK
clock => regBank[6][28].CLK
clock => regBank[6][29].CLK
clock => regBank[6][30].CLK
clock => regBank[6][31].CLK
clock => regBank[7][0].CLK
clock => regBank[7][1].CLK
clock => regBank[7][2].CLK
clock => regBank[7][3].CLK
clock => regBank[7][4].CLK
clock => regBank[7][5].CLK
clock => regBank[7][6].CLK
clock => regBank[7][7].CLK
clock => regBank[7][8].CLK
clock => regBank[7][9].CLK
clock => regBank[7][10].CLK
clock => regBank[7][11].CLK
clock => regBank[7][12].CLK
clock => regBank[7][13].CLK
clock => regBank[7][14].CLK
clock => regBank[7][15].CLK
clock => regBank[7][16].CLK
clock => regBank[7][17].CLK
clock => regBank[7][18].CLK
clock => regBank[7][19].CLK
clock => regBank[7][20].CLK
clock => regBank[7][21].CLK
clock => regBank[7][22].CLK
clock => regBank[7][23].CLK
clock => regBank[7][24].CLK
clock => regBank[7][25].CLK
clock => regBank[7][26].CLK
clock => regBank[7][27].CLK
clock => regBank[7][28].CLK
clock => regBank[7][29].CLK
clock => regBank[7][30].CLK
clock => regBank[7][31].CLK
clock => regBank[8][0].CLK
clock => regBank[8][1].CLK
clock => regBank[8][2].CLK
clock => regBank[8][3].CLK
clock => regBank[8][4].CLK
clock => regBank[8][5].CLK
clock => regBank[8][6].CLK
clock => regBank[8][7].CLK
clock => regBank[8][8].CLK
clock => regBank[8][9].CLK
clock => regBank[8][10].CLK
clock => regBank[8][11].CLK
clock => regBank[8][12].CLK
clock => regBank[8][13].CLK
clock => regBank[8][14].CLK
clock => regBank[8][15].CLK
clock => regBank[8][16].CLK
clock => regBank[8][17].CLK
clock => regBank[8][18].CLK
clock => regBank[8][19].CLK
clock => regBank[8][20].CLK
clock => regBank[8][21].CLK
clock => regBank[8][22].CLK
clock => regBank[8][23].CLK
clock => regBank[8][24].CLK
clock => regBank[8][25].CLK
clock => regBank[8][26].CLK
clock => regBank[8][27].CLK
clock => regBank[8][28].CLK
clock => regBank[8][29].CLK
clock => regBank[8][30].CLK
clock => regBank[8][31].CLK
clock => regBank[9][0].CLK
clock => regBank[9][1].CLK
clock => regBank[9][2].CLK
clock => regBank[9][3].CLK
clock => regBank[9][4].CLK
clock => regBank[9][5].CLK
clock => regBank[9][6].CLK
clock => regBank[9][7].CLK
clock => regBank[9][8].CLK
clock => regBank[9][9].CLK
clock => regBank[9][10].CLK
clock => regBank[9][11].CLK
clock => regBank[9][12].CLK
clock => regBank[9][13].CLK
clock => regBank[9][14].CLK
clock => regBank[9][15].CLK
clock => regBank[9][16].CLK
clock => regBank[9][17].CLK
clock => regBank[9][18].CLK
clock => regBank[9][19].CLK
clock => regBank[9][20].CLK
clock => regBank[9][21].CLK
clock => regBank[9][22].CLK
clock => regBank[9][23].CLK
clock => regBank[9][24].CLK
clock => regBank[9][25].CLK
clock => regBank[9][26].CLK
clock => regBank[9][27].CLK
clock => regBank[9][28].CLK
clock => regBank[9][29].CLK
clock => regBank[9][30].CLK
clock => regBank[9][31].CLK
clock => regBank[10][0].CLK
clock => regBank[10][1].CLK
clock => regBank[10][2].CLK
clock => regBank[10][3].CLK
clock => regBank[10][4].CLK
clock => regBank[10][5].CLK
clock => regBank[10][6].CLK
clock => regBank[10][7].CLK
clock => regBank[10][8].CLK
clock => regBank[10][9].CLK
clock => regBank[10][10].CLK
clock => regBank[10][11].CLK
clock => regBank[10][12].CLK
clock => regBank[10][13].CLK
clock => regBank[10][14].CLK
clock => regBank[10][15].CLK
clock => regBank[10][16].CLK
clock => regBank[10][17].CLK
clock => regBank[10][18].CLK
clock => regBank[10][19].CLK
clock => regBank[10][20].CLK
clock => regBank[10][21].CLK
clock => regBank[10][22].CLK
clock => regBank[10][23].CLK
clock => regBank[10][24].CLK
clock => regBank[10][25].CLK
clock => regBank[10][26].CLK
clock => regBank[10][27].CLK
clock => regBank[10][28].CLK
clock => regBank[10][29].CLK
clock => regBank[10][30].CLK
clock => regBank[10][31].CLK
clock => regBank[11][0].CLK
clock => regBank[11][1].CLK
clock => regBank[11][2].CLK
clock => regBank[11][3].CLK
clock => regBank[11][4].CLK
clock => regBank[11][5].CLK
clock => regBank[11][6].CLK
clock => regBank[11][7].CLK
clock => regBank[11][8].CLK
clock => regBank[11][9].CLK
clock => regBank[11][10].CLK
clock => regBank[11][11].CLK
clock => regBank[11][12].CLK
clock => regBank[11][13].CLK
clock => regBank[11][14].CLK
clock => regBank[11][15].CLK
clock => regBank[11][16].CLK
clock => regBank[11][17].CLK
clock => regBank[11][18].CLK
clock => regBank[11][19].CLK
clock => regBank[11][20].CLK
clock => regBank[11][21].CLK
clock => regBank[11][22].CLK
clock => regBank[11][23].CLK
clock => regBank[11][24].CLK
clock => regBank[11][25].CLK
clock => regBank[11][26].CLK
clock => regBank[11][27].CLK
clock => regBank[11][28].CLK
clock => regBank[11][29].CLK
clock => regBank[11][30].CLK
clock => regBank[11][31].CLK
clock => regBank[12][0].CLK
clock => regBank[12][1].CLK
clock => regBank[12][2].CLK
clock => regBank[12][3].CLK
clock => regBank[12][4].CLK
clock => regBank[12][5].CLK
clock => regBank[12][6].CLK
clock => regBank[12][7].CLK
clock => regBank[12][8].CLK
clock => regBank[12][9].CLK
clock => regBank[12][10].CLK
clock => regBank[12][11].CLK
clock => regBank[12][12].CLK
clock => regBank[12][13].CLK
clock => regBank[12][14].CLK
clock => regBank[12][15].CLK
clock => regBank[12][16].CLK
clock => regBank[12][17].CLK
clock => regBank[12][18].CLK
clock => regBank[12][19].CLK
clock => regBank[12][20].CLK
clock => regBank[12][21].CLK
clock => regBank[12][22].CLK
clock => regBank[12][23].CLK
clock => regBank[12][24].CLK
clock => regBank[12][25].CLK
clock => regBank[12][26].CLK
clock => regBank[12][27].CLK
clock => regBank[12][28].CLK
clock => regBank[12][29].CLK
clock => regBank[12][30].CLK
clock => regBank[12][31].CLK
clock => regBank[13][0].CLK
clock => regBank[13][1].CLK
clock => regBank[13][2].CLK
clock => regBank[13][3].CLK
clock => regBank[13][4].CLK
clock => regBank[13][5].CLK
clock => regBank[13][6].CLK
clock => regBank[13][7].CLK
clock => regBank[13][8].CLK
clock => regBank[13][9].CLK
clock => regBank[13][10].CLK
clock => regBank[13][11].CLK
clock => regBank[13][12].CLK
clock => regBank[13][13].CLK
clock => regBank[13][14].CLK
clock => regBank[13][15].CLK
clock => regBank[13][16].CLK
clock => regBank[13][17].CLK
clock => regBank[13][18].CLK
clock => regBank[13][19].CLK
clock => regBank[13][20].CLK
clock => regBank[13][21].CLK
clock => regBank[13][22].CLK
clock => regBank[13][23].CLK
clock => regBank[13][24].CLK
clock => regBank[13][25].CLK
clock => regBank[13][26].CLK
clock => regBank[13][27].CLK
clock => regBank[13][28].CLK
clock => regBank[13][29].CLK
clock => regBank[13][30].CLK
clock => regBank[13][31].CLK
clock => regBank[14][0].CLK
clock => regBank[14][1].CLK
clock => regBank[14][2].CLK
clock => regBank[14][3].CLK
clock => regBank[14][4].CLK
clock => regBank[14][5].CLK
clock => regBank[14][6].CLK
clock => regBank[14][7].CLK
clock => regBank[14][8].CLK
clock => regBank[14][9].CLK
clock => regBank[14][10].CLK
clock => regBank[14][11].CLK
clock => regBank[14][12].CLK
clock => regBank[14][13].CLK
clock => regBank[14][14].CLK
clock => regBank[14][15].CLK
clock => regBank[14][16].CLK
clock => regBank[14][17].CLK
clock => regBank[14][18].CLK
clock => regBank[14][19].CLK
clock => regBank[14][20].CLK
clock => regBank[14][21].CLK
clock => regBank[14][22].CLK
clock => regBank[14][23].CLK
clock => regBank[14][24].CLK
clock => regBank[14][25].CLK
clock => regBank[14][26].CLK
clock => regBank[14][27].CLK
clock => regBank[14][28].CLK
clock => regBank[14][29].CLK
clock => regBank[14][30].CLK
clock => regBank[14][31].CLK
clock => regBank[15][0].CLK
clock => regBank[15][1].CLK
clock => regBank[15][2].CLK
clock => regBank[15][3].CLK
clock => regBank[15][4].CLK
clock => regBank[15][5].CLK
clock => regBank[15][6].CLK
clock => regBank[15][7].CLK
clock => regBank[15][8].CLK
clock => regBank[15][9].CLK
clock => regBank[15][10].CLK
clock => regBank[15][11].CLK
clock => regBank[15][12].CLK
clock => regBank[15][13].CLK
clock => regBank[15][14].CLK
clock => regBank[15][15].CLK
clock => regBank[15][16].CLK
clock => regBank[15][17].CLK
clock => regBank[15][18].CLK
clock => regBank[15][19].CLK
clock => regBank[15][20].CLK
clock => regBank[15][21].CLK
clock => regBank[15][22].CLK
clock => regBank[15][23].CLK
clock => regBank[15][24].CLK
clock => regBank[15][25].CLK
clock => regBank[15][26].CLK
clock => regBank[15][27].CLK
clock => regBank[15][28].CLK
clock => regBank[15][29].CLK
clock => regBank[15][30].CLK
clock => regBank[15][31].CLK
clock => regBank[16][0].CLK
clock => regBank[16][1].CLK
clock => regBank[16][2].CLK
clock => regBank[16][3].CLK
clock => regBank[16][4].CLK
clock => regBank[16][5].CLK
clock => regBank[16][6].CLK
clock => regBank[16][7].CLK
clock => regBank[16][8].CLK
clock => regBank[16][9].CLK
clock => regBank[16][10].CLK
clock => regBank[16][11].CLK
clock => regBank[16][12].CLK
clock => regBank[16][13].CLK
clock => regBank[16][14].CLK
clock => regBank[16][15].CLK
clock => regBank[16][16].CLK
clock => regBank[16][17].CLK
clock => regBank[16][18].CLK
clock => regBank[16][19].CLK
clock => regBank[16][20].CLK
clock => regBank[16][21].CLK
clock => regBank[16][22].CLK
clock => regBank[16][23].CLK
clock => regBank[16][24].CLK
clock => regBank[16][25].CLK
clock => regBank[16][26].CLK
clock => regBank[16][27].CLK
clock => regBank[16][28].CLK
clock => regBank[16][29].CLK
clock => regBank[16][30].CLK
clock => regBank[16][31].CLK
clock => regBank[17][0].CLK
clock => regBank[17][1].CLK
clock => regBank[17][2].CLK
clock => regBank[17][3].CLK
clock => regBank[17][4].CLK
clock => regBank[17][5].CLK
clock => regBank[17][6].CLK
clock => regBank[17][7].CLK
clock => regBank[17][8].CLK
clock => regBank[17][9].CLK
clock => regBank[17][10].CLK
clock => regBank[17][11].CLK
clock => regBank[17][12].CLK
clock => regBank[17][13].CLK
clock => regBank[17][14].CLK
clock => regBank[17][15].CLK
clock => regBank[17][16].CLK
clock => regBank[17][17].CLK
clock => regBank[17][18].CLK
clock => regBank[17][19].CLK
clock => regBank[17][20].CLK
clock => regBank[17][21].CLK
clock => regBank[17][22].CLK
clock => regBank[17][23].CLK
clock => regBank[17][24].CLK
clock => regBank[17][25].CLK
clock => regBank[17][26].CLK
clock => regBank[17][27].CLK
clock => regBank[17][28].CLK
clock => regBank[17][29].CLK
clock => regBank[17][30].CLK
clock => regBank[17][31].CLK
clock => regBank[18][0].CLK
clock => regBank[18][1].CLK
clock => regBank[18][2].CLK
clock => regBank[18][3].CLK
clock => regBank[18][4].CLK
clock => regBank[18][5].CLK
clock => regBank[18][6].CLK
clock => regBank[18][7].CLK
clock => regBank[18][8].CLK
clock => regBank[18][9].CLK
clock => regBank[18][10].CLK
clock => regBank[18][11].CLK
clock => regBank[18][12].CLK
clock => regBank[18][13].CLK
clock => regBank[18][14].CLK
clock => regBank[18][15].CLK
clock => regBank[18][16].CLK
clock => regBank[18][17].CLK
clock => regBank[18][18].CLK
clock => regBank[18][19].CLK
clock => regBank[18][20].CLK
clock => regBank[18][21].CLK
clock => regBank[18][22].CLK
clock => regBank[18][23].CLK
clock => regBank[18][24].CLK
clock => regBank[18][25].CLK
clock => regBank[18][26].CLK
clock => regBank[18][27].CLK
clock => regBank[18][28].CLK
clock => regBank[18][29].CLK
clock => regBank[18][30].CLK
clock => regBank[18][31].CLK
clock => regBank[19][0].CLK
clock => regBank[19][1].CLK
clock => regBank[19][2].CLK
clock => regBank[19][3].CLK
clock => regBank[19][4].CLK
clock => regBank[19][5].CLK
clock => regBank[19][6].CLK
clock => regBank[19][7].CLK
clock => regBank[19][8].CLK
clock => regBank[19][9].CLK
clock => regBank[19][10].CLK
clock => regBank[19][11].CLK
clock => regBank[19][12].CLK
clock => regBank[19][13].CLK
clock => regBank[19][14].CLK
clock => regBank[19][15].CLK
clock => regBank[19][16].CLK
clock => regBank[19][17].CLK
clock => regBank[19][18].CLK
clock => regBank[19][19].CLK
clock => regBank[19][20].CLK
clock => regBank[19][21].CLK
clock => regBank[19][22].CLK
clock => regBank[19][23].CLK
clock => regBank[19][24].CLK
clock => regBank[19][25].CLK
clock => regBank[19][26].CLK
clock => regBank[19][27].CLK
clock => regBank[19][28].CLK
clock => regBank[19][29].CLK
clock => regBank[19][30].CLK
clock => regBank[19][31].CLK
clock => regBank[20][0].CLK
clock => regBank[20][1].CLK
clock => regBank[20][2].CLK
clock => regBank[20][3].CLK
clock => regBank[20][4].CLK
clock => regBank[20][5].CLK
clock => regBank[20][6].CLK
clock => regBank[20][7].CLK
clock => regBank[20][8].CLK
clock => regBank[20][9].CLK
clock => regBank[20][10].CLK
clock => regBank[20][11].CLK
clock => regBank[20][12].CLK
clock => regBank[20][13].CLK
clock => regBank[20][14].CLK
clock => regBank[20][15].CLK
clock => regBank[20][16].CLK
clock => regBank[20][17].CLK
clock => regBank[20][18].CLK
clock => regBank[20][19].CLK
clock => regBank[20][20].CLK
clock => regBank[20][21].CLK
clock => regBank[20][22].CLK
clock => regBank[20][23].CLK
clock => regBank[20][24].CLK
clock => regBank[20][25].CLK
clock => regBank[20][26].CLK
clock => regBank[20][27].CLK
clock => regBank[20][28].CLK
clock => regBank[20][29].CLK
clock => regBank[20][30].CLK
clock => regBank[20][31].CLK
clock => regBank[21][0].CLK
clock => regBank[21][1].CLK
clock => regBank[21][2].CLK
clock => regBank[21][3].CLK
clock => regBank[21][4].CLK
clock => regBank[21][5].CLK
clock => regBank[21][6].CLK
clock => regBank[21][7].CLK
clock => regBank[21][8].CLK
clock => regBank[21][9].CLK
clock => regBank[21][10].CLK
clock => regBank[21][11].CLK
clock => regBank[21][12].CLK
clock => regBank[21][13].CLK
clock => regBank[21][14].CLK
clock => regBank[21][15].CLK
clock => regBank[21][16].CLK
clock => regBank[21][17].CLK
clock => regBank[21][18].CLK
clock => regBank[21][19].CLK
clock => regBank[21][20].CLK
clock => regBank[21][21].CLK
clock => regBank[21][22].CLK
clock => regBank[21][23].CLK
clock => regBank[21][24].CLK
clock => regBank[21][25].CLK
clock => regBank[21][26].CLK
clock => regBank[21][27].CLK
clock => regBank[21][28].CLK
clock => regBank[21][29].CLK
clock => regBank[21][30].CLK
clock => regBank[21][31].CLK
clock => regBank[22][0].CLK
clock => regBank[22][1].CLK
clock => regBank[22][2].CLK
clock => regBank[22][3].CLK
clock => regBank[22][4].CLK
clock => regBank[22][5].CLK
clock => regBank[22][6].CLK
clock => regBank[22][7].CLK
clock => regBank[22][8].CLK
clock => regBank[22][9].CLK
clock => regBank[22][10].CLK
clock => regBank[22][11].CLK
clock => regBank[22][12].CLK
clock => regBank[22][13].CLK
clock => regBank[22][14].CLK
clock => regBank[22][15].CLK
clock => regBank[22][16].CLK
clock => regBank[22][17].CLK
clock => regBank[22][18].CLK
clock => regBank[22][19].CLK
clock => regBank[22][20].CLK
clock => regBank[22][21].CLK
clock => regBank[22][22].CLK
clock => regBank[22][23].CLK
clock => regBank[22][24].CLK
clock => regBank[22][25].CLK
clock => regBank[22][26].CLK
clock => regBank[22][27].CLK
clock => regBank[22][28].CLK
clock => regBank[22][29].CLK
clock => regBank[22][30].CLK
clock => regBank[22][31].CLK
clock => regBank[23][0].CLK
clock => regBank[23][1].CLK
clock => regBank[23][2].CLK
clock => regBank[23][3].CLK
clock => regBank[23][4].CLK
clock => regBank[23][5].CLK
clock => regBank[23][6].CLK
clock => regBank[23][7].CLK
clock => regBank[23][8].CLK
clock => regBank[23][9].CLK
clock => regBank[23][10].CLK
clock => regBank[23][11].CLK
clock => regBank[23][12].CLK
clock => regBank[23][13].CLK
clock => regBank[23][14].CLK
clock => regBank[23][15].CLK
clock => regBank[23][16].CLK
clock => regBank[23][17].CLK
clock => regBank[23][18].CLK
clock => regBank[23][19].CLK
clock => regBank[23][20].CLK
clock => regBank[23][21].CLK
clock => regBank[23][22].CLK
clock => regBank[23][23].CLK
clock => regBank[23][24].CLK
clock => regBank[23][25].CLK
clock => regBank[23][26].CLK
clock => regBank[23][27].CLK
clock => regBank[23][28].CLK
clock => regBank[23][29].CLK
clock => regBank[23][30].CLK
clock => regBank[23][31].CLK
clock => regBank[24][0].CLK
clock => regBank[24][1].CLK
clock => regBank[24][2].CLK
clock => regBank[24][3].CLK
clock => regBank[24][4].CLK
clock => regBank[24][5].CLK
clock => regBank[24][6].CLK
clock => regBank[24][7].CLK
clock => regBank[24][8].CLK
clock => regBank[24][9].CLK
clock => regBank[24][10].CLK
clock => regBank[24][11].CLK
clock => regBank[24][12].CLK
clock => regBank[24][13].CLK
clock => regBank[24][14].CLK
clock => regBank[24][15].CLK
clock => regBank[24][16].CLK
clock => regBank[24][17].CLK
clock => regBank[24][18].CLK
clock => regBank[24][19].CLK
clock => regBank[24][20].CLK
clock => regBank[24][21].CLK
clock => regBank[24][22].CLK
clock => regBank[24][23].CLK
clock => regBank[24][24].CLK
clock => regBank[24][25].CLK
clock => regBank[24][26].CLK
clock => regBank[24][27].CLK
clock => regBank[24][28].CLK
clock => regBank[24][29].CLK
clock => regBank[24][30].CLK
clock => regBank[24][31].CLK
clock => regBank[25][0].CLK
clock => regBank[25][1].CLK
clock => regBank[25][2].CLK
clock => regBank[25][3].CLK
clock => regBank[25][4].CLK
clock => regBank[25][5].CLK
clock => regBank[25][6].CLK
clock => regBank[25][7].CLK
clock => regBank[25][8].CLK
clock => regBank[25][9].CLK
clock => regBank[25][10].CLK
clock => regBank[25][11].CLK
clock => regBank[25][12].CLK
clock => regBank[25][13].CLK
clock => regBank[25][14].CLK
clock => regBank[25][15].CLK
clock => regBank[25][16].CLK
clock => regBank[25][17].CLK
clock => regBank[25][18].CLK
clock => regBank[25][19].CLK
clock => regBank[25][20].CLK
clock => regBank[25][21].CLK
clock => regBank[25][22].CLK
clock => regBank[25][23].CLK
clock => regBank[25][24].CLK
clock => regBank[25][25].CLK
clock => regBank[25][26].CLK
clock => regBank[25][27].CLK
clock => regBank[25][28].CLK
clock => regBank[25][29].CLK
clock => regBank[25][30].CLK
clock => regBank[25][31].CLK
clock => regBank[26][0].CLK
clock => regBank[26][1].CLK
clock => regBank[26][2].CLK
clock => regBank[26][3].CLK
clock => regBank[26][4].CLK
clock => regBank[26][5].CLK
clock => regBank[26][6].CLK
clock => regBank[26][7].CLK
clock => regBank[26][8].CLK
clock => regBank[26][9].CLK
clock => regBank[26][10].CLK
clock => regBank[26][11].CLK
clock => regBank[26][12].CLK
clock => regBank[26][13].CLK
clock => regBank[26][14].CLK
clock => regBank[26][15].CLK
clock => regBank[26][16].CLK
clock => regBank[26][17].CLK
clock => regBank[26][18].CLK
clock => regBank[26][19].CLK
clock => regBank[26][20].CLK
clock => regBank[26][21].CLK
clock => regBank[26][22].CLK
clock => regBank[26][23].CLK
clock => regBank[26][24].CLK
clock => regBank[26][25].CLK
clock => regBank[26][26].CLK
clock => regBank[26][27].CLK
clock => regBank[26][28].CLK
clock => regBank[26][29].CLK
clock => regBank[26][30].CLK
clock => regBank[26][31].CLK
clock => regBank[27][0].CLK
clock => regBank[27][1].CLK
clock => regBank[27][2].CLK
clock => regBank[27][3].CLK
clock => regBank[27][4].CLK
clock => regBank[27][5].CLK
clock => regBank[27][6].CLK
clock => regBank[27][7].CLK
clock => regBank[27][8].CLK
clock => regBank[27][9].CLK
clock => regBank[27][10].CLK
clock => regBank[27][11].CLK
clock => regBank[27][12].CLK
clock => regBank[27][13].CLK
clock => regBank[27][14].CLK
clock => regBank[27][15].CLK
clock => regBank[27][16].CLK
clock => regBank[27][17].CLK
clock => regBank[27][18].CLK
clock => regBank[27][19].CLK
clock => regBank[27][20].CLK
clock => regBank[27][21].CLK
clock => regBank[27][22].CLK
clock => regBank[27][23].CLK
clock => regBank[27][24].CLK
clock => regBank[27][25].CLK
clock => regBank[27][26].CLK
clock => regBank[27][27].CLK
clock => regBank[27][28].CLK
clock => regBank[27][29].CLK
clock => regBank[27][30].CLK
clock => regBank[27][31].CLK
clock => regBank[28][0].CLK
clock => regBank[28][1].CLK
clock => regBank[28][2].CLK
clock => regBank[28][3].CLK
clock => regBank[28][4].CLK
clock => regBank[28][5].CLK
clock => regBank[28][6].CLK
clock => regBank[28][7].CLK
clock => regBank[28][8].CLK
clock => regBank[28][9].CLK
clock => regBank[28][10].CLK
clock => regBank[28][11].CLK
clock => regBank[28][12].CLK
clock => regBank[28][13].CLK
clock => regBank[28][14].CLK
clock => regBank[28][15].CLK
clock => regBank[28][16].CLK
clock => regBank[28][17].CLK
clock => regBank[28][18].CLK
clock => regBank[28][19].CLK
clock => regBank[28][20].CLK
clock => regBank[28][21].CLK
clock => regBank[28][22].CLK
clock => regBank[28][23].CLK
clock => regBank[28][24].CLK
clock => regBank[28][25].CLK
clock => regBank[28][26].CLK
clock => regBank[28][27].CLK
clock => regBank[28][28].CLK
clock => regBank[28][29].CLK
clock => regBank[28][30].CLK
clock => regBank[28][31].CLK
clock => regBank[29][0].CLK
clock => regBank[29][1].CLK
clock => regBank[29][2].CLK
clock => regBank[29][3].CLK
clock => regBank[29][4].CLK
clock => regBank[29][5].CLK
clock => regBank[29][6].CLK
clock => regBank[29][7].CLK
clock => regBank[29][8].CLK
clock => regBank[29][9].CLK
clock => regBank[29][10].CLK
clock => regBank[29][11].CLK
clock => regBank[29][12].CLK
clock => regBank[29][13].CLK
clock => regBank[29][14].CLK
clock => regBank[29][15].CLK
clock => regBank[29][16].CLK
clock => regBank[29][17].CLK
clock => regBank[29][18].CLK
clock => regBank[29][19].CLK
clock => regBank[29][20].CLK
clock => regBank[29][21].CLK
clock => regBank[29][22].CLK
clock => regBank[29][23].CLK
clock => regBank[29][24].CLK
clock => regBank[29][25].CLK
clock => regBank[29][26].CLK
clock => regBank[29][27].CLK
clock => regBank[29][28].CLK
clock => regBank[29][29].CLK
clock => regBank[29][30].CLK
clock => regBank[29][31].CLK
clock => regBank[30][0].CLK
clock => regBank[30][1].CLK
clock => regBank[30][2].CLK
clock => regBank[30][3].CLK
clock => regBank[30][4].CLK
clock => regBank[30][5].CLK
clock => regBank[30][6].CLK
clock => regBank[30][7].CLK
clock => regBank[30][8].CLK
clock => regBank[30][9].CLK
clock => regBank[30][10].CLK
clock => regBank[30][11].CLK
clock => regBank[30][12].CLK
clock => regBank[30][13].CLK
clock => regBank[30][14].CLK
clock => regBank[30][15].CLK
clock => regBank[30][16].CLK
clock => regBank[30][17].CLK
clock => regBank[30][18].CLK
clock => regBank[30][19].CLK
clock => regBank[30][20].CLK
clock => regBank[30][21].CLK
clock => regBank[30][22].CLK
clock => regBank[30][23].CLK
clock => regBank[30][24].CLK
clock => regBank[30][25].CLK
clock => regBank[30][26].CLK
clock => regBank[30][27].CLK
clock => regBank[30][28].CLK
clock => regBank[30][29].CLK
clock => regBank[30][30].CLK
clock => regBank[30][31].CLK
clock => regBank[31][0].CLK
clock => regBank[31][1].CLK
clock => regBank[31][2].CLK
clock => regBank[31][3].CLK
clock => regBank[31][4].CLK
clock => regBank[31][5].CLK
clock => regBank[31][6].CLK
clock => regBank[31][7].CLK
clock => regBank[31][8].CLK
clock => regBank[31][9].CLK
clock => regBank[31][10].CLK
clock => regBank[31][11].CLK
clock => regBank[31][12].CLK
clock => regBank[31][13].CLK
clock => regBank[31][14].CLK
clock => regBank[31][15].CLK
clock => regBank[31][16].CLK
clock => regBank[31][17].CLK
clock => regBank[31][18].CLK
clock => regBank[31][19].CLK
clock => regBank[31][20].CLK
clock => regBank[31][21].CLK
clock => regBank[31][22].CLK
clock => regBank[31][23].CLK
clock => regBank[31][24].CLK
clock => regBank[31][25].CLK
clock => regBank[31][26].CLK
clock => regBank[31][27].CLK
clock => regBank[31][28].CLK
clock => regBank[31][29].CLK
clock => regBank[31][30].CLK
clock => regBank[31][31].CLK
RhValue[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
RhValue[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
RhValue[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
RhValue[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
RhValue[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
RhValue[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
RhValue[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
RhValue[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
RhValue[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
RhValue[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
RhValue[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
RhValue[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
RhValue[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
RhValue[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
RhValue[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
RhValue[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
RhValue[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
RhValue[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
RhValue[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
RhValue[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
RhValue[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
RhValue[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
RhValue[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
RhValue[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
RhValue[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
RhValue[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RhValue[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
RhValue[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RhValue[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RhValue[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RhValue[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
RhValue[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RoValue[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
RoValue[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
RoValue[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
RoValue[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
RoValue[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
RoValue[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
RoValue[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
RoValue[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
RoValue[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
RoValue[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
RoValue[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
RoValue[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
RoValue[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
RoValue[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
RoValue[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
RoValue[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
RoValue[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
RoValue[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
RoValue[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
RoValue[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
RoValue[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
RoValue[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
RoValue[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
RoValue[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
RoValue[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
RoValue[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
RoValue[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
RoValue[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
RoValue[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
RoValue[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
RoValue[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
RoValue[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
RdValue[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
RdValue[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
RdValue[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
RdValue[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
RdValue[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
RdValue[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
RdValue[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
RdValue[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
RdValue[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
RdValue[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
RdValue[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
RdValue[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
RdValue[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
RdValue[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
RdValue[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
RdValue[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
RdValue[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
RdValue[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
RdValue[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
RdValue[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
RdValue[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
RdValue[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
RdValue[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
RdValue[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
RdValue[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
RdValue[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
RdValue[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
RdValue[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
RdValue[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
RdValue[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
RdValue[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
RdValue[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
LinkValue[0] <= LinkRegister[0].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[1] <= LinkRegister[1].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[2] <= LinkRegister[2].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[3] <= LinkRegister[3].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[4] <= LinkRegister[4].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[5] <= LinkRegister[5].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[6] <= LinkRegister[6].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[7] <= LinkRegister[7].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[8] <= LinkRegister[8].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[9] <= LinkRegister[9].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[10] <= LinkRegister[10].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[11] <= LinkRegister[11].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[12] <= LinkRegister[12].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[13] <= LinkRegister[13].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[14] <= LinkRegister[14].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[15] <= LinkRegister[15].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[16] <= LinkRegister[16].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[17] <= LinkRegister[17].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[18] <= LinkRegister[18].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[19] <= LinkRegister[19].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[20] <= LinkRegister[20].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[21] <= LinkRegister[21].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[22] <= LinkRegister[22].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[23] <= LinkRegister[23].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[24] <= LinkRegister[24].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[25] <= LinkRegister[25].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[26] <= LinkRegister[26].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[27] <= LinkRegister[27].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[28] <= LinkRegister[28].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[29] <= LinkRegister[29].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[30] <= LinkRegister[30].DB_MAX_OUTPUT_PORT_TYPE
LinkValue[31] <= LinkRegister[31].DB_MAX_OUTPUT_PORT_TYPE
r0_value[0] <= regBank[0][0].DB_MAX_OUTPUT_PORT_TYPE
r0_value[1] <= regBank[0][1].DB_MAX_OUTPUT_PORT_TYPE
r0_value[2] <= regBank[0][2].DB_MAX_OUTPUT_PORT_TYPE
r0_value[3] <= regBank[0][3].DB_MAX_OUTPUT_PORT_TYPE
r0_value[4] <= regBank[0][4].DB_MAX_OUTPUT_PORT_TYPE
r0_value[5] <= regBank[0][5].DB_MAX_OUTPUT_PORT_TYPE
r0_value[6] <= regBank[0][6].DB_MAX_OUTPUT_PORT_TYPE
r0_value[7] <= regBank[0][7].DB_MAX_OUTPUT_PORT_TYPE
r0_value[8] <= regBank[0][8].DB_MAX_OUTPUT_PORT_TYPE
r0_value[9] <= regBank[0][9].DB_MAX_OUTPUT_PORT_TYPE
r0_value[10] <= regBank[0][10].DB_MAX_OUTPUT_PORT_TYPE
r0_value[11] <= regBank[0][11].DB_MAX_OUTPUT_PORT_TYPE
r0_value[12] <= regBank[0][12].DB_MAX_OUTPUT_PORT_TYPE
r0_value[13] <= regBank[0][13].DB_MAX_OUTPUT_PORT_TYPE
r0_value[14] <= regBank[0][14].DB_MAX_OUTPUT_PORT_TYPE
r0_value[15] <= regBank[0][15].DB_MAX_OUTPUT_PORT_TYPE
r0_value[16] <= regBank[0][16].DB_MAX_OUTPUT_PORT_TYPE
r0_value[17] <= regBank[0][17].DB_MAX_OUTPUT_PORT_TYPE
r0_value[18] <= regBank[0][18].DB_MAX_OUTPUT_PORT_TYPE
r0_value[19] <= regBank[0][19].DB_MAX_OUTPUT_PORT_TYPE
r0_value[20] <= regBank[0][20].DB_MAX_OUTPUT_PORT_TYPE
r0_value[21] <= regBank[0][21].DB_MAX_OUTPUT_PORT_TYPE
r0_value[22] <= regBank[0][22].DB_MAX_OUTPUT_PORT_TYPE
r0_value[23] <= regBank[0][23].DB_MAX_OUTPUT_PORT_TYPE
r0_value[24] <= regBank[0][24].DB_MAX_OUTPUT_PORT_TYPE
r0_value[25] <= regBank[0][25].DB_MAX_OUTPUT_PORT_TYPE
r0_value[26] <= regBank[0][26].DB_MAX_OUTPUT_PORT_TYPE
r0_value[27] <= regBank[0][27].DB_MAX_OUTPUT_PORT_TYPE
r0_value[28] <= regBank[0][28].DB_MAX_OUTPUT_PORT_TYPE
r0_value[29] <= regBank[0][29].DB_MAX_OUTPUT_PORT_TYPE
r0_value[30] <= regBank[0][30].DB_MAX_OUTPUT_PORT_TYPE
r0_value[31] <= regBank[0][31].DB_MAX_OUTPUT_PORT_TYPE
r31_value[0] <= regBank[31][0].DB_MAX_OUTPUT_PORT_TYPE
r31_value[1] <= regBank[31][1].DB_MAX_OUTPUT_PORT_TYPE
r31_value[2] <= regBank[31][2].DB_MAX_OUTPUT_PORT_TYPE
r31_value[3] <= regBank[31][3].DB_MAX_OUTPUT_PORT_TYPE
r31_value[4] <= regBank[31][4].DB_MAX_OUTPUT_PORT_TYPE
r31_value[5] <= regBank[31][5].DB_MAX_OUTPUT_PORT_TYPE
r31_value[6] <= regBank[31][6].DB_MAX_OUTPUT_PORT_TYPE
r31_value[7] <= regBank[31][7].DB_MAX_OUTPUT_PORT_TYPE
r31_value[8] <= regBank[31][8].DB_MAX_OUTPUT_PORT_TYPE
r31_value[9] <= regBank[31][9].DB_MAX_OUTPUT_PORT_TYPE
r31_value[10] <= regBank[31][10].DB_MAX_OUTPUT_PORT_TYPE
r31_value[11] <= regBank[31][11].DB_MAX_OUTPUT_PORT_TYPE
r31_value[12] <= regBank[31][12].DB_MAX_OUTPUT_PORT_TYPE
r31_value[13] <= regBank[31][13].DB_MAX_OUTPUT_PORT_TYPE
r31_value[14] <= regBank[31][14].DB_MAX_OUTPUT_PORT_TYPE
r31_value[15] <= regBank[31][15].DB_MAX_OUTPUT_PORT_TYPE
r31_value[16] <= regBank[31][16].DB_MAX_OUTPUT_PORT_TYPE
r31_value[17] <= regBank[31][17].DB_MAX_OUTPUT_PORT_TYPE
r31_value[18] <= regBank[31][18].DB_MAX_OUTPUT_PORT_TYPE
r31_value[19] <= regBank[31][19].DB_MAX_OUTPUT_PORT_TYPE
r31_value[20] <= regBank[31][20].DB_MAX_OUTPUT_PORT_TYPE
r31_value[21] <= regBank[31][21].DB_MAX_OUTPUT_PORT_TYPE
r31_value[22] <= regBank[31][22].DB_MAX_OUTPUT_PORT_TYPE
r31_value[23] <= regBank[31][23].DB_MAX_OUTPUT_PORT_TYPE
r31_value[24] <= regBank[31][24].DB_MAX_OUTPUT_PORT_TYPE
r31_value[25] <= regBank[31][25].DB_MAX_OUTPUT_PORT_TYPE
r31_value[26] <= regBank[31][26].DB_MAX_OUTPUT_PORT_TYPE
r31_value[27] <= regBank[31][27].DB_MAX_OUTPUT_PORT_TYPE
r31_value[28] <= regBank[31][28].DB_MAX_OUTPUT_PORT_TYPE
r31_value[29] <= regBank[31][29].DB_MAX_OUTPUT_PORT_TYPE
r31_value[30] <= regBank[31][30].DB_MAX_OUTPUT_PORT_TYPE
r31_value[31] <= regBank[31][31].DB_MAX_OUTPUT_PORT_TYPE


|Processor|integrated:modules|ALUControl:integrated4
OpCode[0] => OpCode[0].IN1
OpCode[1] => OpCode[1].IN1
OpCode[2] => OpCode[2].IN1
OpCode[3] => OpCode[3].IN1
TypeCode[0] => TypeCode[0].IN1
TypeCode[1] => TypeCode[1].IN1
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
is_immediate => operand2.OUTPUTSELECT
immediate_value[0] => operand2.DATAB
immediate_value[1] => operand2.DATAB
immediate_value[2] => operand2.DATAB
immediate_value[3] => operand2.DATAB
immediate_value[4] => operand2.DATAB
immediate_value[5] => operand2.DATAB
immediate_value[6] => operand2.DATAB
immediate_value[7] => operand2.DATAB
immediate_value[8] => operand2.DATAB
immediate_value[9] => operand2.DATAB
immediate_value[10] => operand2.DATAB
immediate_value[11] => operand2.DATAB
immediate_value[12] => operand2.DATAB
immediate_value[13] => operand2.DATAB
immediate_value[14] => operand2.DATAB
immediate_value[15] => operand2.DATAB
immediate_value[16] => operand2.DATAB
immediate_value[17] => operand2.DATAB
immediate_value[18] => operand2.DATAB
immediate_value[19] => operand2.DATAB
immediate_value[20] => operand2.DATAB
immediate_value[21] => operand2.DATAB
immediate_value[22] => operand2.DATAB
immediate_value[23] => operand2.DATAB
immediate_value[24] => operand2.DATAB
immediate_value[25] => operand2.DATAB
immediate_value[26] => operand2.DATAB
immediate_value[27] => operand2.DATAB
immediate_value[28] => operand2.DATAB
immediate_value[29] => operand2.DATAB
immediate_value[30] => operand2.DATAB
immediate_value[31] => operand2.DATAB
RhValue[0] => RhValue[0].IN1
RhValue[1] => RhValue[1].IN1
RhValue[2] => RhValue[2].IN1
RhValue[3] => RhValue[3].IN1
RhValue[4] => RhValue[4].IN1
RhValue[5] => RhValue[5].IN1
RhValue[6] => RhValue[6].IN1
RhValue[7] => RhValue[7].IN1
RhValue[8] => RhValue[8].IN1
RhValue[9] => RhValue[9].IN1
RhValue[10] => RhValue[10].IN1
RhValue[11] => RhValue[11].IN1
RhValue[12] => RhValue[12].IN1
RhValue[13] => RhValue[13].IN1
RhValue[14] => RhValue[14].IN1
RhValue[15] => RhValue[15].IN1
RhValue[16] => RhValue[16].IN1
RhValue[17] => RhValue[17].IN1
RhValue[18] => RhValue[18].IN1
RhValue[19] => RhValue[19].IN1
RhValue[20] => RhValue[20].IN1
RhValue[21] => RhValue[21].IN1
RhValue[22] => RhValue[22].IN1
RhValue[23] => RhValue[23].IN1
RhValue[24] => RhValue[24].IN1
RhValue[25] => RhValue[25].IN1
RhValue[26] => RhValue[26].IN1
RhValue[27] => RhValue[27].IN1
RhValue[28] => RhValue[28].IN1
RhValue[29] => RhValue[29].IN1
RhValue[30] => RhValue[30].IN1
RhValue[31] => RhValue[31].IN1
RoValue[0] => operand2.DATAA
RoValue[1] => operand2.DATAA
RoValue[2] => operand2.DATAA
RoValue[3] => operand2.DATAA
RoValue[4] => operand2.DATAA
RoValue[5] => operand2.DATAA
RoValue[6] => operand2.DATAA
RoValue[7] => operand2.DATAA
RoValue[8] => operand2.DATAA
RoValue[9] => operand2.DATAA
RoValue[10] => operand2.DATAA
RoValue[11] => operand2.DATAA
RoValue[12] => operand2.DATAA
RoValue[13] => operand2.DATAA
RoValue[14] => operand2.DATAA
RoValue[15] => operand2.DATAA
RoValue[16] => operand2.DATAA
RoValue[17] => operand2.DATAA
RoValue[18] => operand2.DATAA
RoValue[19] => operand2.DATAA
RoValue[20] => operand2.DATAA
RoValue[21] => operand2.DATAA
RoValue[22] => operand2.DATAA
RoValue[23] => operand2.DATAA
RoValue[24] => operand2.DATAA
RoValue[25] => operand2.DATAA
RoValue[26] => operand2.DATAA
RoValue[27] => operand2.DATAA
RoValue[28] => operand2.DATAA
RoValue[29] => operand2.DATAA
RoValue[30] => operand2.DATAA
RoValue[31] => operand2.DATAA
peripheral_value[0] => peripheral_value[0].IN1
peripheral_value[1] => peripheral_value[1].IN1
peripheral_value[2] => peripheral_value[2].IN1
peripheral_value[3] => peripheral_value[3].IN1
peripheral_value[4] => peripheral_value[4].IN1
peripheral_value[5] => peripheral_value[5].IN1
peripheral_value[6] => peripheral_value[6].IN1
peripheral_value[7] => peripheral_value[7].IN1
peripheral_value[8] => peripheral_value[8].IN1
peripheral_value[9] => peripheral_value[9].IN1
peripheral_value[10] => peripheral_value[10].IN1
peripheral_value[11] => peripheral_value[11].IN1
peripheral_value[12] => peripheral_value[12].IN1
peripheral_value[13] => peripheral_value[13].IN1
peripheral_value[14] => peripheral_value[14].IN1
peripheral_value[15] => peripheral_value[15].IN1
peripheral_value[16] => peripheral_value[16].IN1
peripheral_value[17] => peripheral_value[17].IN1
peripheral_value[18] => peripheral_value[18].IN1
peripheral_value[19] => peripheral_value[19].IN1
peripheral_value[20] => peripheral_value[20].IN1
peripheral_value[21] => peripheral_value[21].IN1
peripheral_value[22] => peripheral_value[22].IN1
peripheral_value[23] => peripheral_value[23].IN1
peripheral_value[24] => peripheral_value[24].IN1
peripheral_value[25] => peripheral_value[25].IN1
peripheral_value[26] => peripheral_value[26].IN1
peripheral_value[27] => peripheral_value[27].IN1
peripheral_value[28] => peripheral_value[28].IN1
peripheral_value[29] => peripheral_value[29].IN1
peripheral_value[30] => peripheral_value[30].IN1
peripheral_value[31] => peripheral_value[31].IN1
zero <= alu:alu.zero
negative <= alu:alu.negative
result[0] <= alu:alu.result
result[1] <= alu:alu.result
result[2] <= alu:alu.result
result[3] <= alu:alu.result
result[4] <= alu:alu.result
result[5] <= alu:alu.result
result[6] <= alu:alu.result
result[7] <= alu:alu.result
result[8] <= alu:alu.result
result[9] <= alu:alu.result
result[10] <= alu:alu.result
result[11] <= alu:alu.result
result[12] <= alu:alu.result
result[13] <= alu:alu.result
result[14] <= alu:alu.result
result[15] <= alu:alu.result
result[16] <= alu:alu.result
result[17] <= alu:alu.result
result[18] <= alu:alu.result
result[19] <= alu:alu.result
result[20] <= alu:alu.result
result[21] <= alu:alu.result
result[22] <= alu:alu.result
result[23] <= alu:alu.result
result[24] <= alu:alu.result
result[25] <= alu:alu.result
result[26] <= alu:alu.result
result[27] <= alu:alu.result
result[28] <= alu:alu.result
result[29] <= alu:alu.result
result[30] <= alu:alu.result
result[31] <= alu:alu.result
r1_value[0] <= alu:alu.r1_value
r1_value[1] <= alu:alu.r1_value
r1_value[2] <= alu:alu.r1_value
r1_value[3] <= alu:alu.r1_value
r1_value[4] <= alu:alu.r1_value
r1_value[5] <= alu:alu.r1_value
r1_value[6] <= alu:alu.r1_value
r1_value[7] <= alu:alu.r1_value
r1_value[8] <= alu:alu.r1_value
r1_value[9] <= alu:alu.r1_value
r1_value[10] <= alu:alu.r1_value
r1_value[11] <= alu:alu.r1_value
r1_value[12] <= alu:alu.r1_value
r1_value[13] <= alu:alu.r1_value
r1_value[14] <= alu:alu.r1_value
r1_value[15] <= alu:alu.r1_value
r1_value[16] <= alu:alu.r1_value
r1_value[17] <= alu:alu.r1_value
r1_value[18] <= alu:alu.r1_value
r1_value[19] <= alu:alu.r1_value
r1_value[20] <= alu:alu.r1_value
r1_value[21] <= alu:alu.r1_value
r1_value[22] <= alu:alu.r1_value
r1_value[23] <= alu:alu.r1_value
r1_value[24] <= alu:alu.r1_value
r1_value[25] <= alu:alu.r1_value
r1_value[26] <= alu:alu.r1_value
r1_value[27] <= alu:alu.r1_value
r1_value[28] <= alu:alu.r1_value
r1_value[29] <= alu:alu.r1_value
r1_value[30] <= alu:alu.r1_value
r1_value[31] <= alu:alu.r1_value
r2_value[0] <= alu:alu.r2_value
r2_value[1] <= alu:alu.r2_value
r2_value[2] <= alu:alu.r2_value
r2_value[3] <= alu:alu.r2_value
r2_value[4] <= alu:alu.r2_value
r2_value[5] <= alu:alu.r2_value
r2_value[6] <= alu:alu.r2_value
r2_value[7] <= alu:alu.r2_value
r2_value[8] <= alu:alu.r2_value
r2_value[9] <= alu:alu.r2_value
r2_value[10] <= alu:alu.r2_value
r2_value[11] <= alu:alu.r2_value
r2_value[12] <= alu:alu.r2_value
r2_value[13] <= alu:alu.r2_value
r2_value[14] <= alu:alu.r2_value
r2_value[15] <= alu:alu.r2_value
r2_value[16] <= alu:alu.r2_value
r2_value[17] <= alu:alu.r2_value
r2_value[18] <= alu:alu.r2_value
r2_value[19] <= alu:alu.r2_value
r2_value[20] <= alu:alu.r2_value
r2_value[21] <= alu:alu.r2_value
r2_value[22] <= alu:alu.r2_value
r2_value[23] <= alu:alu.r2_value
r2_value[24] <= alu:alu.r2_value
r2_value[25] <= alu:alu.r2_value
r2_value[26] <= alu:alu.r2_value
r2_value[27] <= alu:alu.r2_value
r2_value[28] <= alu:alu.r2_value
r2_value[29] <= alu:alu.r2_value
r2_value[30] <= alu:alu.r2_value
r2_value[31] <= alu:alu.r2_value


|Processor|integrated:modules|ALUControl:integrated4|alu:alu
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => Mult0.IN31
A[0] => Div0.IN31
A[0] => result.IN0
A[0] => result.IN0
A[0] => result.IN0
A[0] => r1_value[0].DATAIN
A[0] => Add2.IN33
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => Mult0.IN30
A[1] => Div0.IN30
A[1] => result.IN0
A[1] => result.IN0
A[1] => result.IN0
A[1] => r1_value[1].DATAIN
A[1] => Add2.IN32
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => Mult0.IN29
A[2] => Div0.IN29
A[2] => result.IN0
A[2] => result.IN0
A[2] => result.IN0
A[2] => r1_value[2].DATAIN
A[2] => Add2.IN31
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => Mult0.IN28
A[3] => Div0.IN28
A[3] => result.IN0
A[3] => result.IN0
A[3] => result.IN0
A[3] => r1_value[3].DATAIN
A[3] => Add2.IN30
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => Mult0.IN27
A[4] => Div0.IN27
A[4] => result.IN0
A[4] => result.IN0
A[4] => result.IN0
A[4] => r1_value[4].DATAIN
A[4] => Add2.IN29
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => Mult0.IN26
A[5] => Div0.IN26
A[5] => result.IN0
A[5] => result.IN0
A[5] => result.IN0
A[5] => r1_value[5].DATAIN
A[5] => Add2.IN28
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => Mult0.IN25
A[6] => Div0.IN25
A[6] => result.IN0
A[6] => result.IN0
A[6] => result.IN0
A[6] => r1_value[6].DATAIN
A[6] => Add2.IN27
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => Mult0.IN24
A[7] => Div0.IN24
A[7] => result.IN0
A[7] => result.IN0
A[7] => result.IN0
A[7] => r1_value[7].DATAIN
A[7] => Add2.IN26
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => Mult0.IN23
A[8] => Div0.IN23
A[8] => result.IN0
A[8] => result.IN0
A[8] => result.IN0
A[8] => r1_value[8].DATAIN
A[8] => Add2.IN25
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => Mult0.IN22
A[9] => Div0.IN22
A[9] => result.IN0
A[9] => result.IN0
A[9] => result.IN0
A[9] => r1_value[9].DATAIN
A[9] => Add2.IN24
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => Mult0.IN21
A[10] => Div0.IN21
A[10] => result.IN0
A[10] => result.IN0
A[10] => result.IN0
A[10] => r1_value[10].DATAIN
A[10] => Add2.IN23
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => Mult0.IN20
A[11] => Div0.IN20
A[11] => result.IN0
A[11] => result.IN0
A[11] => result.IN0
A[11] => r1_value[11].DATAIN
A[11] => Add2.IN22
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => Mult0.IN19
A[12] => Div0.IN19
A[12] => result.IN0
A[12] => result.IN0
A[12] => result.IN0
A[12] => r1_value[12].DATAIN
A[12] => Add2.IN21
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => Mult0.IN18
A[13] => Div0.IN18
A[13] => result.IN0
A[13] => result.IN0
A[13] => result.IN0
A[13] => r1_value[13].DATAIN
A[13] => Add2.IN20
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => Mult0.IN17
A[14] => Div0.IN17
A[14] => result.IN0
A[14] => result.IN0
A[14] => result.IN0
A[14] => r1_value[14].DATAIN
A[14] => Add2.IN19
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => Mult0.IN16
A[15] => Div0.IN16
A[15] => result.IN0
A[15] => result.IN0
A[15] => result.IN0
A[15] => r1_value[15].DATAIN
A[15] => Add2.IN18
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => Mult0.IN15
A[16] => Div0.IN15
A[16] => result.IN0
A[16] => result.IN0
A[16] => result.IN0
A[16] => r1_value[16].DATAIN
A[16] => Add2.IN17
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => Mult0.IN14
A[17] => Div0.IN14
A[17] => result.IN0
A[17] => result.IN0
A[17] => result.IN0
A[17] => r1_value[17].DATAIN
A[17] => Add2.IN16
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => Mult0.IN13
A[18] => Div0.IN13
A[18] => result.IN0
A[18] => result.IN0
A[18] => result.IN0
A[18] => r1_value[18].DATAIN
A[18] => Add2.IN15
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => Mult0.IN12
A[19] => Div0.IN12
A[19] => result.IN0
A[19] => result.IN0
A[19] => result.IN0
A[19] => r1_value[19].DATAIN
A[19] => Add2.IN14
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => Mult0.IN11
A[20] => Div0.IN11
A[20] => result.IN0
A[20] => result.IN0
A[20] => result.IN0
A[20] => r1_value[20].DATAIN
A[20] => Add2.IN13
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => Mult0.IN10
A[21] => Div0.IN10
A[21] => result.IN0
A[21] => result.IN0
A[21] => result.IN0
A[21] => r1_value[21].DATAIN
A[21] => Add2.IN12
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => Mult0.IN9
A[22] => Div0.IN9
A[22] => result.IN0
A[22] => result.IN0
A[22] => result.IN0
A[22] => r1_value[22].DATAIN
A[22] => Add2.IN11
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => Mult0.IN8
A[23] => Div0.IN8
A[23] => result.IN0
A[23] => result.IN0
A[23] => result.IN0
A[23] => r1_value[23].DATAIN
A[23] => Add2.IN10
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => Mult0.IN7
A[24] => Div0.IN7
A[24] => result.IN0
A[24] => result.IN0
A[24] => result.IN0
A[24] => r1_value[24].DATAIN
A[24] => Add2.IN9
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => Mult0.IN6
A[25] => Div0.IN6
A[25] => result.IN0
A[25] => result.IN0
A[25] => result.IN0
A[25] => r1_value[25].DATAIN
A[25] => Add2.IN8
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => Mult0.IN5
A[26] => Div0.IN5
A[26] => result.IN0
A[26] => result.IN0
A[26] => result.IN0
A[26] => r1_value[26].DATAIN
A[26] => Add2.IN7
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => Mult0.IN4
A[27] => Div0.IN4
A[27] => result.IN0
A[27] => result.IN0
A[27] => result.IN0
A[27] => r1_value[27].DATAIN
A[27] => Add2.IN6
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => Mult0.IN3
A[28] => Div0.IN3
A[28] => result.IN0
A[28] => result.IN0
A[28] => result.IN0
A[28] => r1_value[28].DATAIN
A[28] => Add2.IN5
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => Mult0.IN2
A[29] => Div0.IN2
A[29] => result.IN0
A[29] => result.IN0
A[29] => result.IN0
A[29] => r1_value[29].DATAIN
A[29] => Add2.IN4
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => Mult0.IN1
A[30] => Div0.IN1
A[30] => result.IN0
A[30] => result.IN0
A[30] => result.IN0
A[30] => r1_value[30].DATAIN
A[30] => Add2.IN3
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => Mult0.IN0
A[31] => Div0.IN0
A[31] => result.IN0
A[31] => result.IN0
A[31] => result.IN0
A[31] => r1_value[31].DATAIN
A[31] => Add2.IN2
B[0] => Add0.IN64
B[0] => Mult0.IN63
B[0] => Div0.IN63
B[0] => result.IN1
B[0] => result.IN1
B[0] => result.IN1
B[0] => Mux31.IN14
B[0] => result.DATAA
B[0] => r2_value[0].DATAIN
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => Mult0.IN62
B[1] => Div0.IN62
B[1] => result.IN1
B[1] => result.IN1
B[1] => result.IN1
B[1] => Mux30.IN14
B[1] => result.DATAA
B[1] => r2_value[1].DATAIN
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => Mult0.IN61
B[2] => Div0.IN61
B[2] => result.IN1
B[2] => result.IN1
B[2] => result.IN1
B[2] => Mux29.IN14
B[2] => result.DATAA
B[2] => r2_value[2].DATAIN
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => Mult0.IN60
B[3] => Div0.IN60
B[3] => result.IN1
B[3] => result.IN1
B[3] => result.IN1
B[3] => Mux28.IN14
B[3] => result.DATAA
B[3] => r2_value[3].DATAIN
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => Mult0.IN59
B[4] => Div0.IN59
B[4] => result.IN1
B[4] => result.IN1
B[4] => result.IN1
B[4] => Mux27.IN14
B[4] => result.DATAA
B[4] => r2_value[4].DATAIN
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => Mult0.IN58
B[5] => Div0.IN58
B[5] => result.IN1
B[5] => result.IN1
B[5] => result.IN1
B[5] => Mux26.IN14
B[5] => result.DATAA
B[5] => r2_value[5].DATAIN
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => Mult0.IN57
B[6] => Div0.IN57
B[6] => result.IN1
B[6] => result.IN1
B[6] => result.IN1
B[6] => Mux25.IN14
B[6] => result.DATAA
B[6] => r2_value[6].DATAIN
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => Mult0.IN56
B[7] => Div0.IN56
B[7] => result.IN1
B[7] => result.IN1
B[7] => result.IN1
B[7] => Mux24.IN14
B[7] => result.DATAA
B[7] => r2_value[7].DATAIN
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => Mult0.IN55
B[8] => Div0.IN55
B[8] => result.IN1
B[8] => result.IN1
B[8] => result.IN1
B[8] => Mux23.IN14
B[8] => result.DATAA
B[8] => r2_value[8].DATAIN
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => Mult0.IN54
B[9] => Div0.IN54
B[9] => result.IN1
B[9] => result.IN1
B[9] => result.IN1
B[9] => Mux22.IN14
B[9] => result.DATAA
B[9] => r2_value[9].DATAIN
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => Mult0.IN53
B[10] => Div0.IN53
B[10] => result.IN1
B[10] => result.IN1
B[10] => result.IN1
B[10] => Mux21.IN14
B[10] => result.DATAA
B[10] => r2_value[10].DATAIN
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => Mult0.IN52
B[11] => Div0.IN52
B[11] => result.IN1
B[11] => result.IN1
B[11] => result.IN1
B[11] => Mux20.IN14
B[11] => result.DATAA
B[11] => r2_value[11].DATAIN
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => Mult0.IN51
B[12] => Div0.IN51
B[12] => result.IN1
B[12] => result.IN1
B[12] => result.IN1
B[12] => Mux19.IN14
B[12] => result.DATAA
B[12] => r2_value[12].DATAIN
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => Mult0.IN50
B[13] => Div0.IN50
B[13] => result.IN1
B[13] => result.IN1
B[13] => result.IN1
B[13] => Mux18.IN14
B[13] => result.DATAA
B[13] => r2_value[13].DATAIN
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => Mult0.IN49
B[14] => Div0.IN49
B[14] => result.IN1
B[14] => result.IN1
B[14] => result.IN1
B[14] => Mux17.IN14
B[14] => result.DATAA
B[14] => r2_value[14].DATAIN
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => Mult0.IN48
B[15] => Div0.IN48
B[15] => result.IN1
B[15] => result.IN1
B[15] => result.IN1
B[15] => Mux16.IN14
B[15] => result.DATAA
B[15] => r2_value[15].DATAIN
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => Mult0.IN47
B[16] => Div0.IN47
B[16] => result.IN1
B[16] => result.IN1
B[16] => result.IN1
B[16] => Mux15.IN14
B[16] => result.DATAA
B[16] => r2_value[16].DATAIN
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => Mult0.IN46
B[17] => Div0.IN46
B[17] => result.IN1
B[17] => result.IN1
B[17] => result.IN1
B[17] => Mux14.IN14
B[17] => result.DATAA
B[17] => r2_value[17].DATAIN
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => Mult0.IN45
B[18] => Div0.IN45
B[18] => result.IN1
B[18] => result.IN1
B[18] => result.IN1
B[18] => Mux13.IN14
B[18] => result.DATAA
B[18] => r2_value[18].DATAIN
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => Mult0.IN44
B[19] => Div0.IN44
B[19] => result.IN1
B[19] => result.IN1
B[19] => result.IN1
B[19] => Mux12.IN14
B[19] => result.DATAA
B[19] => r2_value[19].DATAIN
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => Mult0.IN43
B[20] => Div0.IN43
B[20] => result.IN1
B[20] => result.IN1
B[20] => result.IN1
B[20] => Mux11.IN14
B[20] => result.DATAA
B[20] => r2_value[20].DATAIN
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => Mult0.IN42
B[21] => Div0.IN42
B[21] => result.IN1
B[21] => result.IN1
B[21] => result.IN1
B[21] => Mux10.IN14
B[21] => result.DATAA
B[21] => r2_value[21].DATAIN
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => Mult0.IN41
B[22] => Div0.IN41
B[22] => result.IN1
B[22] => result.IN1
B[22] => result.IN1
B[22] => Mux9.IN14
B[22] => result.DATAA
B[22] => r2_value[22].DATAIN
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => Mult0.IN40
B[23] => Div0.IN40
B[23] => result.IN1
B[23] => result.IN1
B[23] => result.IN1
B[23] => Mux8.IN14
B[23] => result.DATAA
B[23] => r2_value[23].DATAIN
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => Mult0.IN39
B[24] => Div0.IN39
B[24] => result.IN1
B[24] => result.IN1
B[24] => result.IN1
B[24] => Mux7.IN14
B[24] => result.DATAA
B[24] => r2_value[24].DATAIN
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => Mult0.IN38
B[25] => Div0.IN38
B[25] => result.IN1
B[25] => result.IN1
B[25] => result.IN1
B[25] => Mux6.IN14
B[25] => result.DATAA
B[25] => r2_value[25].DATAIN
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => Mult0.IN37
B[26] => Div0.IN37
B[26] => result.IN1
B[26] => result.IN1
B[26] => result.IN1
B[26] => Mux5.IN14
B[26] => result.DATAA
B[26] => r2_value[26].DATAIN
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => Mult0.IN36
B[27] => Div0.IN36
B[27] => result.IN1
B[27] => result.IN1
B[27] => result.IN1
B[27] => Mux4.IN14
B[27] => result.DATAA
B[27] => r2_value[27].DATAIN
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => Mult0.IN35
B[28] => Div0.IN35
B[28] => result.IN1
B[28] => result.IN1
B[28] => result.IN1
B[28] => Mux3.IN14
B[28] => result.DATAA
B[28] => r2_value[28].DATAIN
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => Mult0.IN34
B[29] => Div0.IN34
B[29] => result.IN1
B[29] => result.IN1
B[29] => result.IN1
B[29] => Mux2.IN14
B[29] => result.DATAA
B[29] => r2_value[29].DATAIN
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => Mult0.IN33
B[30] => Div0.IN33
B[30] => result.IN1
B[30] => result.IN1
B[30] => result.IN1
B[30] => Mux1.IN14
B[30] => result.DATAA
B[30] => r2_value[30].DATAIN
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => Mult0.IN32
B[31] => Div0.IN32
B[31] => result.IN1
B[31] => result.IN1
B[31] => result.IN1
B[31] => Mux0.IN14
B[31] => result.DATAA
B[31] => r2_value[31].DATAIN
B[31] => Add1.IN1
peripheral_value[0] => Mux31.IN15
peripheral_value[1] => Mux30.IN15
peripheral_value[2] => Mux29.IN15
peripheral_value[3] => Mux28.IN15
peripheral_value[4] => Mux27.IN15
peripheral_value[5] => Mux26.IN15
peripheral_value[6] => Mux25.IN15
peripheral_value[7] => Mux24.IN15
peripheral_value[8] => Mux23.IN15
peripheral_value[9] => Mux22.IN15
peripheral_value[10] => Mux21.IN15
peripheral_value[11] => Mux20.IN15
peripheral_value[12] => Mux19.IN15
peripheral_value[13] => Mux18.IN15
peripheral_value[14] => Mux17.IN15
peripheral_value[15] => Mux16.IN15
peripheral_value[16] => Mux15.IN15
peripheral_value[17] => Mux14.IN15
peripheral_value[18] => Mux13.IN15
peripheral_value[19] => Mux12.IN15
peripheral_value[20] => Mux11.IN15
peripheral_value[21] => Mux10.IN15
peripheral_value[22] => Mux9.IN15
peripheral_value[23] => Mux8.IN15
peripheral_value[24] => Mux7.IN15
peripheral_value[25] => Mux6.IN15
peripheral_value[26] => Mux5.IN15
peripheral_value[27] => Mux4.IN15
peripheral_value[28] => Mux3.IN15
peripheral_value[29] => Mux2.IN15
peripheral_value[30] => Mux1.IN15
peripheral_value[31] => Mux0.IN15
TypeCode[0] => Equal0.IN1
TypeCode[1] => Equal0.IN0
OpCode[0] => Mux0.IN19
OpCode[0] => Mux1.IN19
OpCode[0] => Mux2.IN19
OpCode[0] => Mux3.IN19
OpCode[0] => Mux4.IN19
OpCode[0] => Mux5.IN19
OpCode[0] => Mux6.IN19
OpCode[0] => Mux7.IN19
OpCode[0] => Mux8.IN19
OpCode[0] => Mux9.IN19
OpCode[0] => Mux10.IN19
OpCode[0] => Mux11.IN19
OpCode[0] => Mux12.IN19
OpCode[0] => Mux13.IN19
OpCode[0] => Mux14.IN19
OpCode[0] => Mux15.IN19
OpCode[0] => Mux16.IN19
OpCode[0] => Mux17.IN19
OpCode[0] => Mux18.IN19
OpCode[0] => Mux19.IN19
OpCode[0] => Mux20.IN19
OpCode[0] => Mux21.IN19
OpCode[0] => Mux22.IN19
OpCode[0] => Mux23.IN19
OpCode[0] => Mux24.IN19
OpCode[0] => Mux25.IN19
OpCode[0] => Mux26.IN19
OpCode[0] => Mux27.IN19
OpCode[0] => Mux28.IN19
OpCode[0] => Mux29.IN19
OpCode[0] => Mux30.IN19
OpCode[0] => Mux31.IN19
OpCode[1] => Mux0.IN18
OpCode[1] => Mux1.IN18
OpCode[1] => Mux2.IN18
OpCode[1] => Mux3.IN18
OpCode[1] => Mux4.IN18
OpCode[1] => Mux5.IN18
OpCode[1] => Mux6.IN18
OpCode[1] => Mux7.IN18
OpCode[1] => Mux8.IN18
OpCode[1] => Mux9.IN18
OpCode[1] => Mux10.IN18
OpCode[1] => Mux11.IN18
OpCode[1] => Mux12.IN18
OpCode[1] => Mux13.IN18
OpCode[1] => Mux14.IN18
OpCode[1] => Mux15.IN18
OpCode[1] => Mux16.IN18
OpCode[1] => Mux17.IN18
OpCode[1] => Mux18.IN18
OpCode[1] => Mux19.IN18
OpCode[1] => Mux20.IN18
OpCode[1] => Mux21.IN18
OpCode[1] => Mux22.IN18
OpCode[1] => Mux23.IN18
OpCode[1] => Mux24.IN18
OpCode[1] => Mux25.IN18
OpCode[1] => Mux26.IN18
OpCode[1] => Mux27.IN18
OpCode[1] => Mux28.IN18
OpCode[1] => Mux29.IN18
OpCode[1] => Mux30.IN18
OpCode[1] => Mux31.IN18
OpCode[2] => Mux0.IN17
OpCode[2] => Mux1.IN17
OpCode[2] => Mux2.IN17
OpCode[2] => Mux3.IN17
OpCode[2] => Mux4.IN17
OpCode[2] => Mux5.IN17
OpCode[2] => Mux6.IN17
OpCode[2] => Mux7.IN17
OpCode[2] => Mux8.IN17
OpCode[2] => Mux9.IN17
OpCode[2] => Mux10.IN17
OpCode[2] => Mux11.IN17
OpCode[2] => Mux12.IN17
OpCode[2] => Mux13.IN17
OpCode[2] => Mux14.IN17
OpCode[2] => Mux15.IN17
OpCode[2] => Mux16.IN17
OpCode[2] => Mux17.IN17
OpCode[2] => Mux18.IN17
OpCode[2] => Mux19.IN17
OpCode[2] => Mux20.IN17
OpCode[2] => Mux21.IN17
OpCode[2] => Mux22.IN17
OpCode[2] => Mux23.IN17
OpCode[2] => Mux24.IN17
OpCode[2] => Mux25.IN17
OpCode[2] => Mux26.IN17
OpCode[2] => Mux27.IN17
OpCode[2] => Mux28.IN17
OpCode[2] => Mux29.IN17
OpCode[2] => Mux30.IN17
OpCode[2] => Mux31.IN17
OpCode[3] => Mux0.IN16
OpCode[3] => Mux1.IN16
OpCode[3] => Mux2.IN16
OpCode[3] => Mux3.IN16
OpCode[3] => Mux4.IN16
OpCode[3] => Mux5.IN16
OpCode[3] => Mux6.IN16
OpCode[3] => Mux7.IN16
OpCode[3] => Mux8.IN16
OpCode[3] => Mux9.IN16
OpCode[3] => Mux10.IN16
OpCode[3] => Mux11.IN16
OpCode[3] => Mux12.IN16
OpCode[3] => Mux13.IN16
OpCode[3] => Mux14.IN16
OpCode[3] => Mux15.IN16
OpCode[3] => Mux16.IN16
OpCode[3] => Mux17.IN16
OpCode[3] => Mux18.IN16
OpCode[3] => Mux19.IN16
OpCode[3] => Mux20.IN16
OpCode[3] => Mux21.IN16
OpCode[3] => Mux22.IN16
OpCode[3] => Mux23.IN16
OpCode[3] => Mux24.IN16
OpCode[3] => Mux25.IN16
OpCode[3] => Mux26.IN16
OpCode[3] => Mux27.IN16
OpCode[3] => Mux28.IN16
OpCode[3] => Mux29.IN16
OpCode[3] => Mux30.IN16
OpCode[3] => Mux31.IN16
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
negative <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
r1_value[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
r1_value[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
r1_value[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
r1_value[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
r1_value[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
r1_value[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
r1_value[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
r1_value[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
r1_value[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
r1_value[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
r1_value[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
r1_value[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
r1_value[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
r1_value[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
r1_value[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
r1_value[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
r1_value[16] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
r1_value[17] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
r1_value[18] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
r1_value[19] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
r1_value[20] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
r1_value[21] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
r1_value[22] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
r1_value[23] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
r1_value[24] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
r1_value[25] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
r1_value[26] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
r1_value[27] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
r1_value[28] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
r1_value[29] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
r1_value[30] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
r1_value[31] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
r2_value[0] <= B[0].DB_MAX_OUTPUT_PORT_TYPE
r2_value[1] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
r2_value[2] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
r2_value[3] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
r2_value[4] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
r2_value[5] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
r2_value[6] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
r2_value[7] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
r2_value[8] <= B[8].DB_MAX_OUTPUT_PORT_TYPE
r2_value[9] <= B[9].DB_MAX_OUTPUT_PORT_TYPE
r2_value[10] <= B[10].DB_MAX_OUTPUT_PORT_TYPE
r2_value[11] <= B[11].DB_MAX_OUTPUT_PORT_TYPE
r2_value[12] <= B[12].DB_MAX_OUTPUT_PORT_TYPE
r2_value[13] <= B[13].DB_MAX_OUTPUT_PORT_TYPE
r2_value[14] <= B[14].DB_MAX_OUTPUT_PORT_TYPE
r2_value[15] <= B[15].DB_MAX_OUTPUT_PORT_TYPE
r2_value[16] <= B[16].DB_MAX_OUTPUT_PORT_TYPE
r2_value[17] <= B[17].DB_MAX_OUTPUT_PORT_TYPE
r2_value[18] <= B[18].DB_MAX_OUTPUT_PORT_TYPE
r2_value[19] <= B[19].DB_MAX_OUTPUT_PORT_TYPE
r2_value[20] <= B[20].DB_MAX_OUTPUT_PORT_TYPE
r2_value[21] <= B[21].DB_MAX_OUTPUT_PORT_TYPE
r2_value[22] <= B[22].DB_MAX_OUTPUT_PORT_TYPE
r2_value[23] <= B[23].DB_MAX_OUTPUT_PORT_TYPE
r2_value[24] <= B[24].DB_MAX_OUTPUT_PORT_TYPE
r2_value[25] <= B[25].DB_MAX_OUTPUT_PORT_TYPE
r2_value[26] <= B[26].DB_MAX_OUTPUT_PORT_TYPE
r2_value[27] <= B[27].DB_MAX_OUTPUT_PORT_TYPE
r2_value[28] <= B[28].DB_MAX_OUTPUT_PORT_TYPE
r2_value[29] <= B[29].DB_MAX_OUTPUT_PORT_TYPE
r2_value[30] <= B[30].DB_MAX_OUTPUT_PORT_TYPE
r2_value[31] <= B[31].DB_MAX_OUTPUT_PORT_TYPE


|Processor|integrated:modules|CPSR_module:integrated5
ALUresult[0] => ALUresult[0].IN1
ALUresult[1] => ALUresult[1].IN1
ALUresult[2] => ALUresult[2].IN1
ALUresult[3] => ALUresult[3].IN1
ALUresult[4] => ALUresult[4].IN1
ALUresult[5] => ALUresult[5].IN1
ALUresult[6] => ALUresult[6].IN1
ALUresult[7] => ALUresult[7].IN1
ALUresult[8] => ALUresult[8].IN1
ALUresult[9] => ALUresult[9].IN1
ALUresult[10] => ALUresult[10].IN1
ALUresult[11] => ALUresult[11].IN1
ALUresult[12] => ALUresult[12].IN1
ALUresult[13] => ALUresult[13].IN1
ALUresult[14] => ALUresult[14].IN1
ALUresult[15] => ALUresult[15].IN1
ALUresult[16] => ALUresult[16].IN1
ALUresult[17] => ALUresult[17].IN1
ALUresult[18] => ALUresult[18].IN1
ALUresult[19] => ALUresult[19].IN1
ALUresult[20] => ALUresult[20].IN1
ALUresult[21] => ALUresult[21].IN1
ALUresult[22] => ALUresult[22].IN1
ALUresult[23] => ALUresult[23].IN1
ALUresult[24] => ALUresult[24].IN1
ALUresult[25] => ALUresult[25].IN1
ALUresult[26] => ALUresult[26].IN1
ALUresult[27] => ALUresult[27].IN1
ALUresult[28] => ALUresult[28].IN1
ALUresult[29] => ALUresult[29].IN1
ALUresult[30] => ALUresult[30].IN1
ALUresult[31] => ALUresult[31].IN1
set_cond_bit => set_cond_bit.IN1
zero => zero.IN1
negative => negative.IN1
Cond_field[0] => Cond_field[0].IN1
Cond_field[1] => Cond_field[1].IN1
Cond_field[2] => Cond_field[2].IN1
Cond_field[3] => Cond_field[3].IN1
clock => clock.IN1
write_condition <= write_condition.DB_MAX_OUTPUT_PORT_TYPE
current_flags[0] <= <GND>
current_flags[1] <= <GND>
current_flags[2] <= <GND>
current_flags[3] <= <GND>


|Processor|integrated:modules|CPSR_module:integrated5|FlagVerifier:FlagVerifier
cond_field[0] => Mux0.IN17
cond_field[1] => Mux0.IN16
cond_field[2] => Mux0.IN15
cond_field[3] => Mux0.IN14
flags[0] => always0.IN0
flags[0] => always0.IN0
flags[0] => Mux0.IN19
flags[0] => always0.IN0
flags[0] => Mux0.IN10
flags[1] => always0.IN1
flags[1] => Mux0.IN18
flags[1] => always0.IN1
flags[1] => always0.IN1
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
write_condition <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|integrated:modules|CPSR_module:integrated5|CPSRegister:CPSRegister
should_set => always0.IN0
write_condition => always0.IN1
new_states[0] => current_states_reg[0]~reg0.DATAIN
new_states[1] => current_states_reg[1]~reg0.DATAIN
new_states[2] => current_states_reg[2]~reg0.DATAIN
new_states[3] => current_states_reg[3]~reg0.DATAIN
clock => current_states_reg[0]~reg0.CLK
clock => current_states_reg[1]~reg0.CLK
clock => current_states_reg[2]~reg0.CLK
clock => current_states_reg[3]~reg0.CLK
current_states_reg[0] <= current_states_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_states_reg[1] <= current_states_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_states_reg[2] <= current_states_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_states_reg[3] <= current_states_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|integrated:modules|CPSR_module:integrated5|FlagDecoder:FlagDecoder
result_in[0] => ~NO_FANOUT~
result_in[1] => ~NO_FANOUT~
result_in[2] => ~NO_FANOUT~
result_in[3] => ~NO_FANOUT~
result_in[4] => ~NO_FANOUT~
result_in[5] => ~NO_FANOUT~
result_in[6] => ~NO_FANOUT~
result_in[7] => ~NO_FANOUT~
result_in[8] => ~NO_FANOUT~
result_in[9] => ~NO_FANOUT~
result_in[10] => ~NO_FANOUT~
result_in[11] => ~NO_FANOUT~
result_in[12] => ~NO_FANOUT~
result_in[13] => ~NO_FANOUT~
result_in[14] => ~NO_FANOUT~
result_in[15] => ~NO_FANOUT~
result_in[16] => ~NO_FANOUT~
result_in[17] => ~NO_FANOUT~
result_in[18] => ~NO_FANOUT~
result_in[19] => ~NO_FANOUT~
result_in[20] => ~NO_FANOUT~
result_in[21] => ~NO_FANOUT~
result_in[22] => ~NO_FANOUT~
result_in[23] => ~NO_FANOUT~
result_in[24] => ~NO_FANOUT~
result_in[25] => ~NO_FANOUT~
result_in[26] => ~NO_FANOUT~
result_in[27] => ~NO_FANOUT~
result_in[28] => ~NO_FANOUT~
result_in[29] => ~NO_FANOUT~
result_in[30] => ~NO_FANOUT~
result_in[31] => ~NO_FANOUT~
zero => new_states[0].DATAIN
negative => new_states[1].DATAIN
new_states[0] <= zero.DB_MAX_OUTPUT_PORT_TYPE
new_states[1] <= negative.DB_MAX_OUTPUT_PORT_TYPE
new_states[2] <= <GND>
new_states[3] <= <GND>


|Processor|integrated:modules|DataMemory:integrated6
new_data[0] => ram.data_a[0].DATAIN
new_data[0] => ram.DATAIN
new_data[1] => ram.data_a[1].DATAIN
new_data[1] => ram.DATAIN1
new_data[2] => ram.data_a[2].DATAIN
new_data[2] => ram.DATAIN2
new_data[3] => ram.data_a[3].DATAIN
new_data[3] => ram.DATAIN3
new_data[4] => ram.data_a[4].DATAIN
new_data[4] => ram.DATAIN4
new_data[5] => ram.data_a[5].DATAIN
new_data[5] => ram.DATAIN5
new_data[6] => ram.data_a[6].DATAIN
new_data[6] => ram.DATAIN6
new_data[7] => ram.data_a[7].DATAIN
new_data[7] => ram.DATAIN7
new_data[8] => ram.data_a[8].DATAIN
new_data[8] => ram.DATAIN8
new_data[9] => ram.data_a[9].DATAIN
new_data[9] => ram.DATAIN9
new_data[10] => ram.data_a[10].DATAIN
new_data[10] => ram.DATAIN10
new_data[11] => ram.data_a[11].DATAIN
new_data[11] => ram.DATAIN11
new_data[12] => ram.data_a[12].DATAIN
new_data[12] => ram.DATAIN12
new_data[13] => ram.data_a[13].DATAIN
new_data[13] => ram.DATAIN13
new_data[14] => ram.data_a[14].DATAIN
new_data[14] => ram.DATAIN14
new_data[15] => ram.data_a[15].DATAIN
new_data[15] => ram.DATAIN15
new_data[16] => ram.data_a[16].DATAIN
new_data[16] => ram.DATAIN16
new_data[17] => ram.data_a[17].DATAIN
new_data[17] => ram.DATAIN17
new_data[18] => ram.data_a[18].DATAIN
new_data[18] => ram.DATAIN18
new_data[19] => ram.data_a[19].DATAIN
new_data[19] => ram.DATAIN19
new_data[20] => ram.data_a[20].DATAIN
new_data[20] => ram.DATAIN20
new_data[21] => ram.data_a[21].DATAIN
new_data[21] => ram.DATAIN21
new_data[22] => ram.data_a[22].DATAIN
new_data[22] => ram.DATAIN22
new_data[23] => ram.data_a[23].DATAIN
new_data[23] => ram.DATAIN23
new_data[24] => ram.data_a[24].DATAIN
new_data[24] => ram.DATAIN24
new_data[25] => ram.data_a[25].DATAIN
new_data[25] => ram.DATAIN25
new_data[26] => ram.data_a[26].DATAIN
new_data[26] => ram.DATAIN26
new_data[27] => ram.data_a[27].DATAIN
new_data[27] => ram.DATAIN27
new_data[28] => ram.data_a[28].DATAIN
new_data[28] => ram.DATAIN28
new_data[29] => ram.data_a[29].DATAIN
new_data[29] => ram.DATAIN29
new_data[30] => ram.data_a[30].DATAIN
new_data[30] => ram.DATAIN30
new_data[31] => ram.data_a[31].DATAIN
new_data[31] => ram.DATAIN31
mem_addr[0] => ram.waddr_a[0].DATAIN
mem_addr[0] => ram.WADDR
mem_addr[0] => ram.RADDR
mem_addr[1] => ram.waddr_a[1].DATAIN
mem_addr[1] => ram.WADDR1
mem_addr[1] => ram.RADDR1
mem_addr[2] => ram.waddr_a[2].DATAIN
mem_addr[2] => ram.WADDR2
mem_addr[2] => ram.RADDR2
mem_addr[3] => ram.waddr_a[3].DATAIN
mem_addr[3] => ram.WADDR3
mem_addr[3] => ram.RADDR3
mem_addr[4] => ram.waddr_a[4].DATAIN
mem_addr[4] => ram.WADDR4
mem_addr[4] => ram.RADDR4
mem_addr[5] => ~NO_FANOUT~
mem_addr[6] => ~NO_FANOUT~
mem_addr[7] => ~NO_FANOUT~
mem_addr[8] => ~NO_FANOUT~
mem_addr[9] => ~NO_FANOUT~
mem_addr[10] => ~NO_FANOUT~
mem_addr[11] => ~NO_FANOUT~
mem_addr[12] => ~NO_FANOUT~
mem_addr[13] => ~NO_FANOUT~
mem_addr[14] => ~NO_FANOUT~
mem_addr[15] => ~NO_FANOUT~
mem_addr[16] => ~NO_FANOUT~
mem_addr[17] => ~NO_FANOUT~
mem_addr[18] => ~NO_FANOUT~
mem_addr[19] => ~NO_FANOUT~
mem_addr[20] => ~NO_FANOUT~
mem_addr[21] => ~NO_FANOUT~
mem_addr[22] => ~NO_FANOUT~
mem_addr[23] => ~NO_FANOUT~
mem_addr[24] => ~NO_FANOUT~
mem_addr[25] => ~NO_FANOUT~
mem_addr[26] => ~NO_FANOUT~
mem_addr[27] => ~NO_FANOUT~
mem_addr[28] => ~NO_FANOUT~
mem_addr[29] => ~NO_FANOUT~
mem_addr[30] => ~NO_FANOUT~
mem_addr[31] => ~NO_FANOUT~
Load => always1.IN1
Load => always0.IN1
clock => ram.we_a.CLK
clock => ram.waddr_a[4].CLK
clock => ram.waddr_a[3].CLK
clock => ram.waddr_a[2].CLK
clock => ram.waddr_a[1].CLK
clock => ram.waddr_a[0].CLK
clock => ram.data_a[31].CLK
clock => ram.data_a[30].CLK
clock => ram.data_a[29].CLK
clock => ram.data_a[28].CLK
clock => ram.data_a[27].CLK
clock => ram.data_a[26].CLK
clock => ram.data_a[25].CLK
clock => ram.data_a[24].CLK
clock => ram.data_a[23].CLK
clock => ram.data_a[22].CLK
clock => ram.data_a[21].CLK
clock => ram.data_a[20].CLK
clock => ram.data_a[19].CLK
clock => ram.data_a[18].CLK
clock => ram.data_a[17].CLK
clock => ram.data_a[16].CLK
clock => ram.data_a[15].CLK
clock => ram.data_a[14].CLK
clock => ram.data_a[13].CLK
clock => ram.data_a[12].CLK
clock => ram.data_a[11].CLK
clock => ram.data_a[10].CLK
clock => ram.data_a[9].CLK
clock => ram.data_a[8].CLK
clock => ram.data_a[7].CLK
clock => ram.data_a[6].CLK
clock => ram.data_a[5].CLK
clock => ram.data_a[4].CLK
clock => ram.data_a[3].CLK
clock => ram.data_a[2].CLK
clock => ram.data_a[1].CLK
clock => ram.data_a[0].CLK
clock => ram_output[0]~reg0.CLK
clock => ram_output[1]~reg0.CLK
clock => ram_output[2]~reg0.CLK
clock => ram_output[3]~reg0.CLK
clock => ram_output[4]~reg0.CLK
clock => ram_output[5]~reg0.CLK
clock => ram_output[6]~reg0.CLK
clock => ram_output[7]~reg0.CLK
clock => ram_output[8]~reg0.CLK
clock => ram_output[9]~reg0.CLK
clock => ram_output[10]~reg0.CLK
clock => ram_output[11]~reg0.CLK
clock => ram_output[12]~reg0.CLK
clock => ram_output[13]~reg0.CLK
clock => ram_output[14]~reg0.CLK
clock => ram_output[15]~reg0.CLK
clock => ram_output[16]~reg0.CLK
clock => ram_output[17]~reg0.CLK
clock => ram_output[18]~reg0.CLK
clock => ram_output[19]~reg0.CLK
clock => ram_output[20]~reg0.CLK
clock => ram_output[21]~reg0.CLK
clock => ram_output[22]~reg0.CLK
clock => ram_output[23]~reg0.CLK
clock => ram_output[24]~reg0.CLK
clock => ram_output[25]~reg0.CLK
clock => ram_output[26]~reg0.CLK
clock => ram_output[27]~reg0.CLK
clock => ram_output[28]~reg0.CLK
clock => ram_output[29]~reg0.CLK
clock => ram_output[30]~reg0.CLK
clock => ram_output[31]~reg0.CLK
clock => ram.CLK0
write_condition => ram.OUTPUTSELECT
write_condition => ram_output[0]~reg0.ENA
write_condition => ram_output[1]~reg0.ENA
write_condition => ram_output[2]~reg0.ENA
write_condition => ram_output[3]~reg0.ENA
write_condition => ram_output[4]~reg0.ENA
write_condition => ram_output[5]~reg0.ENA
write_condition => ram_output[6]~reg0.ENA
write_condition => ram_output[7]~reg0.ENA
write_condition => ram_output[8]~reg0.ENA
write_condition => ram_output[9]~reg0.ENA
write_condition => ram_output[10]~reg0.ENA
write_condition => ram_output[11]~reg0.ENA
write_condition => ram_output[12]~reg0.ENA
write_condition => ram_output[13]~reg0.ENA
write_condition => ram_output[14]~reg0.ENA
write_condition => ram_output[15]~reg0.ENA
write_condition => ram_output[16]~reg0.ENA
write_condition => ram_output[17]~reg0.ENA
write_condition => ram_output[18]~reg0.ENA
write_condition => ram_output[19]~reg0.ENA
write_condition => ram_output[20]~reg0.ENA
write_condition => ram_output[21]~reg0.ENA
write_condition => ram_output[22]~reg0.ENA
write_condition => ram_output[23]~reg0.ENA
write_condition => ram_output[24]~reg0.ENA
write_condition => ram_output[25]~reg0.ENA
write_condition => ram_output[26]~reg0.ENA
write_condition => ram_output[27]~reg0.ENA
write_condition => ram_output[28]~reg0.ENA
write_condition => ram_output[29]~reg0.ENA
write_condition => ram_output[30]~reg0.ENA
write_condition => ram_output[31]~reg0.ENA
TypeCode[0] => Equal0.IN0
TypeCode[1] => Equal0.IN1
ram_output[0] <= ram_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[1] <= ram_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[2] <= ram_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[3] <= ram_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[4] <= ram_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[5] <= ram_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[6] <= ram_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[7] <= ram_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[8] <= ram_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[9] <= ram_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[10] <= ram_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[11] <= ram_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[12] <= ram_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[13] <= ram_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[14] <= ram_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[15] <= ram_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[16] <= ram_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[17] <= ram_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[18] <= ram_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[19] <= ram_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[20] <= ram_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[21] <= ram_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[22] <= ram_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[23] <= ram_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[24] <= ram_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[25] <= ram_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[26] <= ram_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[27] <= ram_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[28] <= ram_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[29] <= ram_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[30] <= ram_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_output[31] <= ram_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_saved[0] <= <GND>
data_saved[1] <= <GND>
data_saved[2] <= <GND>
data_saved[3] <= <GND>
data_saved[4] <= <GND>
data_saved[5] <= <GND>
data_saved[6] <= <GND>
data_saved[7] <= <GND>
data_saved[8] <= <GND>
data_saved[9] <= <GND>
data_saved[10] <= <GND>
data_saved[11] <= <GND>
data_saved[12] <= <GND>
data_saved[13] <= <GND>
data_saved[14] <= <GND>
data_saved[15] <= <GND>
data_saved[16] <= <GND>
data_saved[17] <= <GND>
data_saved[18] <= <GND>
data_saved[19] <= <GND>
data_saved[20] <= <GND>
data_saved[21] <= <GND>
data_saved[22] <= <GND>
data_saved[23] <= <GND>
data_saved[24] <= <GND>
data_saved[25] <= <GND>
data_saved[26] <= <GND>
data_saved[27] <= <GND>
data_saved[28] <= <GND>
data_saved[29] <= <GND>
data_saved[30] <= <GND>
data_saved[31] <= <GND>


|Processor|output_module:output_group0
number[0] => Div0.IN41
number[0] => Div1.IN38
number[0] => Div2.IN35
number[0] => Add8.IN64
number[1] => Div0.IN40
number[1] => Div1.IN37
number[1] => Div2.IN34
number[1] => Add8.IN63
number[2] => Div0.IN39
number[2] => Div1.IN36
number[2] => Div2.IN33
number[2] => Add8.IN62
number[3] => Div0.IN38
number[3] => Div1.IN35
number[3] => Div2.IN32
number[3] => Add8.IN61
number[4] => Div0.IN37
number[4] => Div1.IN34
number[4] => Div2.IN31
number[4] => Add8.IN60
number[5] => Div0.IN36
number[5] => Div1.IN33
number[5] => Div2.IN30
number[5] => Add8.IN59
number[6] => Div0.IN35
number[6] => Div1.IN32
number[6] => Div2.IN29
number[6] => Add8.IN58
number[7] => Div0.IN34
number[7] => Div1.IN31
number[7] => Div2.IN28
number[7] => Add8.IN57
number[8] => Div0.IN33
number[8] => Div1.IN30
number[8] => Div2.IN27
number[8] => Add8.IN56
number[9] => Div0.IN32
number[9] => Div1.IN29
number[9] => Div2.IN26
number[9] => Add8.IN55
number[10] => Div0.IN31
number[10] => Div1.IN28
number[10] => Div2.IN25
number[10] => Add8.IN54
number[11] => Div0.IN30
number[11] => Div1.IN27
number[11] => Div2.IN24
number[11] => Add8.IN53
number[12] => Div0.IN29
number[12] => Div1.IN26
number[12] => Div2.IN23
number[12] => Add8.IN52
number[13] => Div0.IN28
number[13] => Div1.IN25
number[13] => Div2.IN22
number[13] => Add8.IN51
number[14] => Div0.IN27
number[14] => Div1.IN24
number[14] => Div2.IN21
number[14] => Add8.IN50
number[15] => Div0.IN26
number[15] => Div1.IN23
number[15] => Div2.IN20
number[15] => Add8.IN49
number[16] => Div0.IN25
number[16] => Div1.IN22
number[16] => Div2.IN19
number[16] => Add8.IN48
number[17] => Div0.IN24
number[17] => Div1.IN21
number[17] => Div2.IN18
number[17] => Add8.IN47
number[18] => Div0.IN23
number[18] => Div1.IN20
number[18] => Div2.IN17
number[18] => Add8.IN46
number[19] => Div0.IN22
number[19] => Div1.IN19
number[19] => Div2.IN16
number[19] => Add8.IN45
number[20] => Div0.IN21
number[20] => Div1.IN18
number[20] => Div2.IN15
number[20] => Add8.IN44
number[21] => Div0.IN20
number[21] => Div1.IN17
number[21] => Div2.IN14
number[21] => Add8.IN43
number[22] => Div0.IN19
number[22] => Div1.IN16
number[22] => Div2.IN13
number[22] => Add8.IN42
number[23] => Div0.IN18
number[23] => Div1.IN15
number[23] => Div2.IN12
number[23] => Add8.IN41
number[24] => Div0.IN17
number[24] => Div1.IN14
number[24] => Div2.IN11
number[24] => Add8.IN40
number[25] => Div0.IN16
number[25] => Div1.IN13
number[25] => Div2.IN10
number[25] => Add8.IN39
number[26] => Div0.IN15
number[26] => Div1.IN12
number[26] => Div2.IN9
number[26] => Add8.IN38
number[27] => Div0.IN14
number[27] => Div1.IN11
number[27] => Div2.IN8
number[27] => Add8.IN37
number[28] => Div0.IN13
number[28] => Div1.IN10
number[28] => Div2.IN7
number[28] => Add8.IN36
number[29] => Div0.IN12
number[29] => Div1.IN9
number[29] => Div2.IN6
number[29] => Add8.IN35
number[30] => Div0.IN11
number[30] => Div1.IN8
number[30] => Div2.IN5
number[30] => Add8.IN34
number[31] => Div0.IN10
number[31] => Div1.IN7
number[31] => Div2.IN4
number[31] => Add8.IN33
HEX0[0] <= to_display:hex0.display
HEX0[1] <= to_display:hex0.display
HEX0[2] <= to_display:hex0.display
HEX0[3] <= to_display:hex0.display
HEX0[4] <= to_display:hex0.display
HEX0[5] <= to_display:hex0.display
HEX0[6] <= to_display:hex0.display
HEX1[0] <= to_display:hex1.display
HEX1[1] <= to_display:hex1.display
HEX1[2] <= to_display:hex1.display
HEX1[3] <= to_display:hex1.display
HEX1[4] <= to_display:hex1.display
HEX1[5] <= to_display:hex1.display
HEX1[6] <= to_display:hex1.display
HEX2[0] <= to_display:hex2.display
HEX2[1] <= to_display:hex2.display
HEX2[2] <= to_display:hex2.display
HEX2[3] <= to_display:hex2.display
HEX2[4] <= to_display:hex2.display
HEX2[5] <= to_display:hex2.display
HEX2[6] <= to_display:hex2.display
HEX3[0] <= to_display:hex3.display
HEX3[1] <= to_display:hex3.display
HEX3[2] <= to_display:hex3.display
HEX3[3] <= to_display:hex3.display
HEX3[4] <= to_display:hex3.display
HEX3[5] <= to_display:hex3.display
HEX3[6] <= to_display:hex3.display


|Processor|output_module:output_group0|to_display:hex0
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group0|to_display:hex1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group0|to_display:hex2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group0|to_display:hex3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group1
number[0] => Div0.IN41
number[0] => Div1.IN38
number[0] => Div2.IN35
number[0] => Add8.IN64
number[1] => Div0.IN40
number[1] => Div1.IN37
number[1] => Div2.IN34
number[1] => Add8.IN63
number[2] => Div0.IN39
number[2] => Div1.IN36
number[2] => Div2.IN33
number[2] => Add8.IN62
number[3] => Div0.IN38
number[3] => Div1.IN35
number[3] => Div2.IN32
number[3] => Add8.IN61
number[4] => Div0.IN37
number[4] => Div1.IN34
number[4] => Div2.IN31
number[4] => Add8.IN60
number[5] => Div0.IN36
number[5] => Div1.IN33
number[5] => Div2.IN30
number[5] => Add8.IN59
number[6] => Div0.IN35
number[6] => Div1.IN32
number[6] => Div2.IN29
number[6] => Add8.IN58
number[7] => Div0.IN34
number[7] => Div1.IN31
number[7] => Div2.IN28
number[7] => Add8.IN57
number[8] => Div0.IN33
number[8] => Div1.IN30
number[8] => Div2.IN27
number[8] => Add8.IN56
number[9] => Div0.IN32
number[9] => Div1.IN29
number[9] => Div2.IN26
number[9] => Add8.IN55
number[10] => Div0.IN31
number[10] => Div1.IN28
number[10] => Div2.IN25
number[10] => Add8.IN54
number[11] => Div0.IN30
number[11] => Div1.IN27
number[11] => Div2.IN24
number[11] => Add8.IN53
number[12] => Div0.IN29
number[12] => Div1.IN26
number[12] => Div2.IN23
number[12] => Add8.IN52
number[13] => Div0.IN28
number[13] => Div1.IN25
number[13] => Div2.IN22
number[13] => Add8.IN51
number[14] => Div0.IN27
number[14] => Div1.IN24
number[14] => Div2.IN21
number[14] => Add8.IN50
number[15] => Div0.IN26
number[15] => Div1.IN23
number[15] => Div2.IN20
number[15] => Add8.IN49
number[16] => Div0.IN25
number[16] => Div1.IN22
number[16] => Div2.IN19
number[16] => Add8.IN48
number[17] => Div0.IN24
number[17] => Div1.IN21
number[17] => Div2.IN18
number[17] => Add8.IN47
number[18] => Div0.IN23
number[18] => Div1.IN20
number[18] => Div2.IN17
number[18] => Add8.IN46
number[19] => Div0.IN22
number[19] => Div1.IN19
number[19] => Div2.IN16
number[19] => Add8.IN45
number[20] => Div0.IN21
number[20] => Div1.IN18
number[20] => Div2.IN15
number[20] => Add8.IN44
number[21] => Div0.IN20
number[21] => Div1.IN17
number[21] => Div2.IN14
number[21] => Add8.IN43
number[22] => Div0.IN19
number[22] => Div1.IN16
number[22] => Div2.IN13
number[22] => Add8.IN42
number[23] => Div0.IN18
number[23] => Div1.IN15
number[23] => Div2.IN12
number[23] => Add8.IN41
number[24] => Div0.IN17
number[24] => Div1.IN14
number[24] => Div2.IN11
number[24] => Add8.IN40
number[25] => Div0.IN16
number[25] => Div1.IN13
number[25] => Div2.IN10
number[25] => Add8.IN39
number[26] => Div0.IN15
number[26] => Div1.IN12
number[26] => Div2.IN9
number[26] => Add8.IN38
number[27] => Div0.IN14
number[27] => Div1.IN11
number[27] => Div2.IN8
number[27] => Add8.IN37
number[28] => Div0.IN13
number[28] => Div1.IN10
number[28] => Div2.IN7
number[28] => Add8.IN36
number[29] => Div0.IN12
number[29] => Div1.IN9
number[29] => Div2.IN6
number[29] => Add8.IN35
number[30] => Div0.IN11
number[30] => Div1.IN8
number[30] => Div2.IN5
number[30] => Add8.IN34
number[31] => Div0.IN10
number[31] => Div1.IN7
number[31] => Div2.IN4
number[31] => Add8.IN33
HEX0[0] <= to_display:hex0.display
HEX0[1] <= to_display:hex0.display
HEX0[2] <= to_display:hex0.display
HEX0[3] <= to_display:hex0.display
HEX0[4] <= to_display:hex0.display
HEX0[5] <= to_display:hex0.display
HEX0[6] <= to_display:hex0.display
HEX1[0] <= to_display:hex1.display
HEX1[1] <= to_display:hex1.display
HEX1[2] <= to_display:hex1.display
HEX1[3] <= to_display:hex1.display
HEX1[4] <= to_display:hex1.display
HEX1[5] <= to_display:hex1.display
HEX1[6] <= to_display:hex1.display
HEX2[0] <= to_display:hex2.display
HEX2[1] <= to_display:hex2.display
HEX2[2] <= to_display:hex2.display
HEX2[3] <= to_display:hex2.display
HEX2[4] <= to_display:hex2.display
HEX2[5] <= to_display:hex2.display
HEX2[6] <= to_display:hex2.display
HEX3[0] <= to_display:hex3.display
HEX3[1] <= to_display:hex3.display
HEX3[2] <= to_display:hex3.display
HEX3[3] <= to_display:hex3.display
HEX3[4] <= to_display:hex3.display
HEX3[5] <= to_display:hex3.display
HEX3[6] <= to_display:hex3.display


|Processor|output_module:output_group1|to_display:hex0
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group1|to_display:hex1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group1|to_display:hex2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group1|to_display:hex3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group2
number[0] => Div0.IN41
number[0] => Div1.IN38
number[0] => Div2.IN35
number[0] => Add8.IN64
number[1] => Div0.IN40
number[1] => Div1.IN37
number[1] => Div2.IN34
number[1] => Add8.IN63
number[2] => Div0.IN39
number[2] => Div1.IN36
number[2] => Div2.IN33
number[2] => Add8.IN62
number[3] => Div0.IN38
number[3] => Div1.IN35
number[3] => Div2.IN32
number[3] => Add8.IN61
number[4] => Div0.IN37
number[4] => Div1.IN34
number[4] => Div2.IN31
number[4] => Add8.IN60
number[5] => Div0.IN36
number[5] => Div1.IN33
number[5] => Div2.IN30
number[5] => Add8.IN59
number[6] => Div0.IN35
number[6] => Div1.IN32
number[6] => Div2.IN29
number[6] => Add8.IN58
number[7] => Div0.IN34
number[7] => Div1.IN31
number[7] => Div2.IN28
number[7] => Add8.IN57
number[8] => Div0.IN33
number[8] => Div1.IN30
number[8] => Div2.IN27
number[8] => Add8.IN56
number[9] => Div0.IN32
number[9] => Div1.IN29
number[9] => Div2.IN26
number[9] => Add8.IN55
number[10] => Div0.IN31
number[10] => Div1.IN28
number[10] => Div2.IN25
number[10] => Add8.IN54
number[11] => Div0.IN30
number[11] => Div1.IN27
number[11] => Div2.IN24
number[11] => Add8.IN53
number[12] => Div0.IN29
number[12] => Div1.IN26
number[12] => Div2.IN23
number[12] => Add8.IN52
number[13] => Div0.IN28
number[13] => Div1.IN25
number[13] => Div2.IN22
number[13] => Add8.IN51
number[14] => Div0.IN27
number[14] => Div1.IN24
number[14] => Div2.IN21
number[14] => Add8.IN50
number[15] => Div0.IN26
number[15] => Div1.IN23
number[15] => Div2.IN20
number[15] => Add8.IN49
number[16] => Div0.IN25
number[16] => Div1.IN22
number[16] => Div2.IN19
number[16] => Add8.IN48
number[17] => Div0.IN24
number[17] => Div1.IN21
number[17] => Div2.IN18
number[17] => Add8.IN47
number[18] => Div0.IN23
number[18] => Div1.IN20
number[18] => Div2.IN17
number[18] => Add8.IN46
number[19] => Div0.IN22
number[19] => Div1.IN19
number[19] => Div2.IN16
number[19] => Add8.IN45
number[20] => Div0.IN21
number[20] => Div1.IN18
number[20] => Div2.IN15
number[20] => Add8.IN44
number[21] => Div0.IN20
number[21] => Div1.IN17
number[21] => Div2.IN14
number[21] => Add8.IN43
number[22] => Div0.IN19
number[22] => Div1.IN16
number[22] => Div2.IN13
number[22] => Add8.IN42
number[23] => Div0.IN18
number[23] => Div1.IN15
number[23] => Div2.IN12
number[23] => Add8.IN41
number[24] => Div0.IN17
number[24] => Div1.IN14
number[24] => Div2.IN11
number[24] => Add8.IN40
number[25] => Div0.IN16
number[25] => Div1.IN13
number[25] => Div2.IN10
number[25] => Add8.IN39
number[26] => Div0.IN15
number[26] => Div1.IN12
number[26] => Div2.IN9
number[26] => Add8.IN38
number[27] => Div0.IN14
number[27] => Div1.IN11
number[27] => Div2.IN8
number[27] => Add8.IN37
number[28] => Div0.IN13
number[28] => Div1.IN10
number[28] => Div2.IN7
number[28] => Add8.IN36
number[29] => Div0.IN12
number[29] => Div1.IN9
number[29] => Div2.IN6
number[29] => Add8.IN35
number[30] => Div0.IN11
number[30] => Div1.IN8
number[30] => Div2.IN5
number[30] => Add8.IN34
number[31] => Div0.IN10
number[31] => Div1.IN7
number[31] => Div2.IN4
number[31] => Add8.IN33
HEX0[0] <= to_display:hex0.display
HEX0[1] <= to_display:hex0.display
HEX0[2] <= to_display:hex0.display
HEX0[3] <= to_display:hex0.display
HEX0[4] <= to_display:hex0.display
HEX0[5] <= to_display:hex0.display
HEX0[6] <= to_display:hex0.display
HEX1[0] <= to_display:hex1.display
HEX1[1] <= to_display:hex1.display
HEX1[2] <= to_display:hex1.display
HEX1[3] <= to_display:hex1.display
HEX1[4] <= to_display:hex1.display
HEX1[5] <= to_display:hex1.display
HEX1[6] <= to_display:hex1.display
HEX2[0] <= to_display:hex2.display
HEX2[1] <= to_display:hex2.display
HEX2[2] <= to_display:hex2.display
HEX2[3] <= to_display:hex2.display
HEX2[4] <= to_display:hex2.display
HEX2[5] <= to_display:hex2.display
HEX2[6] <= to_display:hex2.display
HEX3[0] <= to_display:hex3.display
HEX3[1] <= to_display:hex3.display
HEX3[2] <= to_display:hex3.display
HEX3[3] <= to_display:hex3.display
HEX3[4] <= to_display:hex3.display
HEX3[5] <= to_display:hex3.display
HEX3[6] <= to_display:hex3.display


|Processor|output_module:output_group2|to_display:hex0
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group2|to_display:hex1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group2|to_display:hex2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group2|to_display:hex3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group3
number[0] => Div0.IN41
number[0] => Div1.IN38
number[0] => Div2.IN35
number[0] => Add8.IN64
number[1] => Div0.IN40
number[1] => Div1.IN37
number[1] => Div2.IN34
number[1] => Add8.IN63
number[2] => Div0.IN39
number[2] => Div1.IN36
number[2] => Div2.IN33
number[2] => Add8.IN62
number[3] => Div0.IN38
number[3] => Div1.IN35
number[3] => Div2.IN32
number[3] => Add8.IN61
number[4] => Div0.IN37
number[4] => Div1.IN34
number[4] => Div2.IN31
number[4] => Add8.IN60
number[5] => Div0.IN36
number[5] => Div1.IN33
number[5] => Div2.IN30
number[5] => Add8.IN59
number[6] => Div0.IN35
number[6] => Div1.IN32
number[6] => Div2.IN29
number[6] => Add8.IN58
number[7] => Div0.IN34
number[7] => Div1.IN31
number[7] => Div2.IN28
number[7] => Add8.IN57
number[8] => Div0.IN33
number[8] => Div1.IN30
number[8] => Div2.IN27
number[8] => Add8.IN56
number[9] => Div0.IN32
number[9] => Div1.IN29
number[9] => Div2.IN26
number[9] => Add8.IN55
number[10] => Div0.IN31
number[10] => Div1.IN28
number[10] => Div2.IN25
number[10] => Add8.IN54
number[11] => Div0.IN30
number[11] => Div1.IN27
number[11] => Div2.IN24
number[11] => Add8.IN53
number[12] => Div0.IN29
number[12] => Div1.IN26
number[12] => Div2.IN23
number[12] => Add8.IN52
number[13] => Div0.IN28
number[13] => Div1.IN25
number[13] => Div2.IN22
number[13] => Add8.IN51
number[14] => Div0.IN27
number[14] => Div1.IN24
number[14] => Div2.IN21
number[14] => Add8.IN50
number[15] => Div0.IN26
number[15] => Div1.IN23
number[15] => Div2.IN20
number[15] => Add8.IN49
number[16] => Div0.IN25
number[16] => Div1.IN22
number[16] => Div2.IN19
number[16] => Add8.IN48
number[17] => Div0.IN24
number[17] => Div1.IN21
number[17] => Div2.IN18
number[17] => Add8.IN47
number[18] => Div0.IN23
number[18] => Div1.IN20
number[18] => Div2.IN17
number[18] => Add8.IN46
number[19] => Div0.IN22
number[19] => Div1.IN19
number[19] => Div2.IN16
number[19] => Add8.IN45
number[20] => Div0.IN21
number[20] => Div1.IN18
number[20] => Div2.IN15
number[20] => Add8.IN44
number[21] => Div0.IN20
number[21] => Div1.IN17
number[21] => Div2.IN14
number[21] => Add8.IN43
number[22] => Div0.IN19
number[22] => Div1.IN16
number[22] => Div2.IN13
number[22] => Add8.IN42
number[23] => Div0.IN18
number[23] => Div1.IN15
number[23] => Div2.IN12
number[23] => Add8.IN41
number[24] => Div0.IN17
number[24] => Div1.IN14
number[24] => Div2.IN11
number[24] => Add8.IN40
number[25] => Div0.IN16
number[25] => Div1.IN13
number[25] => Div2.IN10
number[25] => Add8.IN39
number[26] => Div0.IN15
number[26] => Div1.IN12
number[26] => Div2.IN9
number[26] => Add8.IN38
number[27] => Div0.IN14
number[27] => Div1.IN11
number[27] => Div2.IN8
number[27] => Add8.IN37
number[28] => Div0.IN13
number[28] => Div1.IN10
number[28] => Div2.IN7
number[28] => Add8.IN36
number[29] => Div0.IN12
number[29] => Div1.IN9
number[29] => Div2.IN6
number[29] => Add8.IN35
number[30] => Div0.IN11
number[30] => Div1.IN8
number[30] => Div2.IN5
number[30] => Add8.IN34
number[31] => Div0.IN10
number[31] => Div1.IN7
number[31] => Div2.IN4
number[31] => Add8.IN33
HEX0[0] <= to_display:hex0.display
HEX0[1] <= to_display:hex0.display
HEX0[2] <= to_display:hex0.display
HEX0[3] <= to_display:hex0.display
HEX0[4] <= to_display:hex0.display
HEX0[5] <= to_display:hex0.display
HEX0[6] <= to_display:hex0.display
HEX1[0] <= to_display:hex1.display
HEX1[1] <= to_display:hex1.display
HEX1[2] <= to_display:hex1.display
HEX1[3] <= to_display:hex1.display
HEX1[4] <= to_display:hex1.display
HEX1[5] <= to_display:hex1.display
HEX1[6] <= to_display:hex1.display
HEX2[0] <= to_display:hex2.display
HEX2[1] <= to_display:hex2.display
HEX2[2] <= to_display:hex2.display
HEX2[3] <= to_display:hex2.display
HEX2[4] <= to_display:hex2.display
HEX2[5] <= to_display:hex2.display
HEX2[6] <= to_display:hex2.display
HEX3[0] <= to_display:hex3.display
HEX3[1] <= to_display:hex3.display
HEX3[2] <= to_display:hex3.display
HEX3[3] <= to_display:hex3.display
HEX3[4] <= to_display:hex3.display
HEX3[5] <= to_display:hex3.display
HEX3[6] <= to_display:hex3.display


|Processor|output_module:output_group3|to_display:hex0
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group3|to_display:hex1
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group3|to_display:hex2
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|output_module:output_group3|to_display:hex3
number[0] => Decoder0.IN3
number[1] => Decoder0.IN2
number[2] => Decoder0.IN1
number[3] => Decoder0.IN0
display[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= display.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


