git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/string_type.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765823565
git clone --depth 1 --no-tags https://github.com/ChokaThenappan/NOCtoAXImaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767165629
git clone --depth 1 --no-tags https://github.com/majdabdo2/EE-lab-a---project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767007818
git clone --depth 1 --no-tags https://github.com/Pratyush-Mallick/ese5710_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753889775
git clone --depth 1 --no-tags https://github.com/saira-ijaz/lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767036962
git clone --depth 1 --no-tags https://github.com/AhmedibnaNaveed/task5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767354104
git clone --depth 1 --no-tags https://github.com/tpeterso8/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767135757
git clone --depth 1 --no-tags https://github.com/davidz1234567890/hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765545651
git clone --depth 1 --no-tags https://github.com/KM4500/full_adder_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767032723
git clone --depth 1 --no-tags https://github.com/MrDoomsday/Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751516970
git clone --depth 1 --no-tags https://github.com/foez-ahmed-dsi/OPCTRL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765614434
git clone --depth 1 --no-tags https://github.com/iliasslasri/riscv-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759864205
git clone --depth 1 --no-tags https://github.com/Nikhilesh2612/SV-Team-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766365871
git clone --depth 1 --no-tags https://github.com/JX518/Lab_4_SV_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766004549
git clone --depth 1 --no-tags https://github.com/krishna12890/-100daysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766814480
git clone --depth 1 --no-tags https://github.com/vpaHduGroup/AVS3-RDOQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763397213
git clone --depth 1 --no-tags https://github.com/ImtiyazAli1997/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756585663
git clone --depth 1 --no-tags https://github.com/Mujtabadar537/RISCV_Pipelined_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759699343
git clone --depth 1 --no-tags https://github.com/someone13574/risc-v-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754442489
git clone --depth 1 --no-tags https://github.com/GaalElbaz/blankingLed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749781975
git clone --depth 1 --no-tags https://github.com/AsemDiab/Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750355314
git clone --depth 1 --no-tags https://github.com/gagana21sindhu/LC3-Chip-Level-Functional-Verification-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751069574
git clone --depth 1 --no-tags https://github.com/vladimirkuzia/I2c_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751142360
git clone --depth 1 --no-tags https://github.com/dpedro-1/4305_advanced_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750701264
git clone --depth 1 --no-tags https://github.com/its-perfect-for-tests/Adder_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752731886
git clone --depth 1 --no-tags https://github.com/YusufGuldadov/-Hotel-door-lock-and-traffic-light-controller-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752683148
git clone --depth 1 --no-tags https://github.com/mohammadmonjil/UVM_Cadence-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750062542
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/AD5628-Utilizing-System-Verilog-for-SPI-Communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754949540
git clone --depth 1 --no-tags https://github.com/SimplyArsh/lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752150162
git clone --depth 1 --no-tags https://github.com/XainSaeed/Digital-System---Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756474218
git clone --depth 1 --no-tags https://github.com/ninju08/Mod_12_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756745750
git clone --depth 1 --no-tags https://github.com/AhmedibnaNaveed/dsd_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756689149
git clone --depth 1 --no-tags https://github.com/Soujanyasalonkar/coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757282895
git clone --depth 1 --no-tags https://github.com/sumanthbs17/dram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757869645
git clone --depth 1 --no-tags https://github.com/dr-skyler/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754228662
git clone --depth 1 --no-tags https://github.com/M0rp/DLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751983560
git clone --depth 1 --no-tags https://github.com/sudeepn97/AHB2APB-Bridge-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759723985
git clone --depth 1 --no-tags https://github.com/ammar-saqib/DSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756753201
git clone --depth 1 --no-tags https://github.com/parajk1/256-to-8-Priority-Encoder-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761572589
git clone --depth 1 --no-tags https://github.com/PhilipRWalleck/https-github.com-efabless-tt-fpga-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763747585
git clone --depth 1 --no-tags https://github.com/MeronZerihun/learning-generators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763755933
git clone --depth 1 --no-tags https://github.com/AhmedAshour42/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766669580
git clone --depth 1 --no-tags https://github.com/MKamranManzoor/project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767145585
git clone --depth 1 --no-tags https://github.com/Vinaygowda1912/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755944311
git clone --depth 1 --no-tags https://github.com/Asadd1503/DSD_Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767122443
git clone --depth 1 --no-tags https://github.com/anguyen1252/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764807689
git clone --depth 1 --no-tags https://github.com/Gavino117/ECEN4243-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762511634
git clone --depth 1 --no-tags https://github.com/mnasirEE/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766099424
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/Verification-Course-using-system-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756618972
git clone --depth 1 --no-tags https://github.com/m-usama123/DSD2022-EE-116.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753004541
git clone --depth 1 --no-tags https://github.com/DanielS01ss/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761054153
git clone --depth 1 --no-tags https://github.com/danbaws/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761051652
git clone --depth 1 --no-tags https://github.com/MihaiSuciu11/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764498650
git clone --depth 1 --no-tags https://github.com/santiagov01/Lab_Digital_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757739106
git clone --depth 1 --no-tags https://github.com/Skiiippp/OtterCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766342150
git clone --depth 1 --no-tags https://github.com/FPGASystemsLab/src.rbus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757060945
git clone --depth 1 --no-tags https://github.com/riscva/pipelined_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749741895
git clone --depth 1 --no-tags https://github.com/zhaiyunfan/FMRadioFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766239111
git clone --depth 1 --no-tags https://github.com/Emirhan-Kilic/systemVerilogBasys3TrafficLightDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763507509
git clone --depth 1 --no-tags https://github.com/axyrai/constraintsSystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763008927
git clone --depth 1 --no-tags https://github.com/PhilipRWalleck/https-github.com-efabless-tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763748711
git clone --depth 1 --no-tags https://github.com/eachan10/asyncfifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758179578
git clone --depth 1 --no-tags https://github.com/Divyakutala03/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759777999
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/SV_int_type.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764733727
git clone --depth 1 --no-tags https://github.com/Gorruy/sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754900590
git clone --depth 1 --no-tags https://github.com/PedroLucas00/projeto_IH_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758132077
git clone --depth 1 --no-tags https://github.com/Ans-Qasim123/lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767094030
git clone --depth 1 --no-tags https://github.com/umamah2004/lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767098019
git clone --depth 1 --no-tags https://github.com/TayybaShafiq/Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767087345
git clone --depth 1 --no-tags https://github.com/Hammad1341/DSD-Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767090551
git clone --depth 1 --no-tags https://github.com/QamarRaja/lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767147639
git clone --depth 1 --no-tags https://github.com/BMMADHUMITHA/fibonacci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766666496
git clone --depth 1 --no-tags https://github.com/BMMADHUMITHA/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766651580
git clone --depth 1 --no-tags https://github.com/Daniil-Horobets/Catch_the_Apple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765815677
git clone --depth 1 --no-tags https://github.com/HoesenG/fm_radio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767244652
git clone --depth 1 --no-tags https://github.com/vlaciclazar/3TB4-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749269048
git clone --depth 1 --no-tags https://github.com/Smruti-2001/I2C-MASTER-AND-SLAVE-DESIGN-USING_SYSTEMVERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748575123
git clone --depth 1 --no-tags https://github.com/Smruti-2001/DESIGN-AND-VERIFY-APB-RAM-USING-SYSTEMVERILOG-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748701955
git clone --depth 1 --no-tags https://github.com/panostom/embedded_systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749784144
git clone --depth 1 --no-tags https://github.com/Karl-Han/up_down_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749625966
git clone --depth 1 --no-tags https://github.com/harshvardhan189/Router-1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750302580
git clone --depth 1 --no-tags https://github.com/ubaidfayyaz/dsd_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750783165
git clone --depth 1 --no-tags https://github.com/fsaev/TinyMCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752468713
git clone --depth 1 --no-tags https://github.com/tjuntiff/efabless-tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754225049
git clone --depth 1 --no-tags https://github.com/SiddharthRajaraman/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754232873
git clone --depth 1 --no-tags https://github.com/EmanuelAraya30/TFG_tec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755778058
git clone --depth 1 --no-tags https://github.com/Hassan-muavia62/lab_2_dsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756480806
git clone --depth 1 --no-tags https://github.com/Shreyas-s-r/NoC-Router-Asynchronous-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756367590
git clone --depth 1 --no-tags https://github.com/chaoqun-liang/idma-eth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757156880
git clone --depth 1 --no-tags https://github.com/romychs/SprinterJoy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749978512
git clone --depth 1 --no-tags https://github.com/Sukhithaaithal/DPRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757872281
git clone --depth 1 --no-tags https://github.com/SamiIonesi/Binary_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758516759
git clone --depth 1 --no-tags https://github.com/rabbitrace/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760247913
git clone --depth 1 --no-tags https://github.com/rabbitrace/bfloat_16_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760247343
git clone --depth 1 --no-tags https://github.com/mathehertogh/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760290806
git clone --depth 1 --no-tags https://github.com/Vishwanath155/Sample-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759288813
git clone --depth 1 --no-tags https://github.com/alphasoyboi/PROJ300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757410712
git clone --depth 1 --no-tags https://github.com/PSSTools/pss-uvm-util.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753169737
