<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Mon Oct 01 23:11:27 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     contadorBCD
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'clk_0_0' 133.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk_0_0" 133.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.312ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_62">m[1]</A>  (from <A href="#@net:clk_0_0">clk_0_0</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_25">m[2]</A>  (to <A href="#@net:clk_0_0">clk_0_0</A> +)

   Delay:               0.293ns  (45.4% logic, 54.6% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay SLICE_62 to SLICE_25 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.312ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:REG_DEL, 0.133,R19C14D.CLK,R19C14D.Q1,SLICE_62:ROUTE, 0.160,R19C14D.Q1,R19C14C.M0,m[1]">Data path</A> SLICE_62 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C14D.CLK to     R19C14D.Q1 <A href="#@comp:SLICE_62">SLICE_62</A> (from <A href="#@net:clk_0_0">clk_0_0</A>)
ROUTE         4     0.160<A href="#@net:m[1]:R19C14D.Q1:R19C14C.M0:0.160">     R19C14D.Q1 to R19C14C.M0    </A> <A href="#@net:m[1]">m[1]</A> (to <A href="#@net:clk_0_0">clk_0_0</A>)
                  --------
                    0.293   (45.4% logic, 54.6% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.443,OSC.OSC,R19C14D.CLK,clk_0_0">Source Clock Path</A> OSCInst0 to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.443<A href="#@net:clk_0_0:OSC.OSC:R19C14D.CLK:1.443">        OSC.OSC to R19C14D.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.443,OSC.OSC,R19C14C.CLK,clk_0_0">Destination Clock Path</A> OSCInst0 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.443<A href="#@net:clk_0_0:OSC.OSC:R19C14C.CLK:1.443">        OSC.OSC to R19C14C.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.316ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_25">m[2]</A>  (from <A href="#@net:clk_0_0">clk_0_0</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_25">m[3]</A>  (to <A href="#@net:clk_0_0">clk_0_0</A> +)

   Delay:               0.297ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_25 to SLICE_25 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.316ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:REG_DEL, 0.133,R19C14C.CLK,R19C14C.Q0,SLICE_25:ROUTE, 0.164,R19C14C.Q0,R19C14C.M1,m[2]">Data path</A> SLICE_25 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C14C.CLK to     R19C14C.Q0 <A href="#@comp:SLICE_25">SLICE_25</A> (from <A href="#@net:clk_0_0">clk_0_0</A>)
ROUTE         4     0.164<A href="#@net:m[2]:R19C14C.Q0:R19C14C.M1:0.164">     R19C14C.Q0 to R19C14C.M1    </A> <A href="#@net:m[2]">m[2]</A> (to <A href="#@net:clk_0_0">clk_0_0</A>)
                  --------
                    0.297   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.443,OSC.OSC,R19C14C.CLK,clk_0_0">Source Clock Path</A> OSCInst0 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.443<A href="#@net:clk_0_0:OSC.OSC:R19C14C.CLK:1.443">        OSC.OSC to R19C14C.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.443,OSC.OSC,R19C14C.CLK,clk_0_0">Destination Clock Path</A> OSCInst0 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.443<A href="#@net:clk_0_0:OSC.OSC:R19C14C.CLK:1.443">        OSC.OSC to R19C14C.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.316ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_25">m[3]</A>  (from <A href="#@net:clk_0_0">clk_0_0</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_62">m[0]</A>  (to <A href="#@net:clk_0_0">clk_0_0</A> +)

   Delay:               0.297ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_25 to SLICE_62 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.316ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:REG_DEL, 0.133,R19C14C.CLK,R19C14C.Q1,SLICE_25:ROUTE, 0.164,R19C14C.Q1,R19C14D.M0,m[3]">Data path</A> SLICE_25 to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C14C.CLK to     R19C14C.Q1 <A href="#@comp:SLICE_25">SLICE_25</A> (from <A href="#@net:clk_0_0">clk_0_0</A>)
ROUTE         4     0.164<A href="#@net:m[3]:R19C14C.Q1:R19C14D.M0:0.164">     R19C14C.Q1 to R19C14D.M0    </A> <A href="#@net:m[3]">m[3]</A> (to <A href="#@net:clk_0_0">clk_0_0</A>)
                  --------
                    0.297   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.443,OSC.OSC,R19C14C.CLK,clk_0_0">Source Clock Path</A> OSCInst0 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.443<A href="#@net:clk_0_0:OSC.OSC:R19C14C.CLK:1.443">        OSC.OSC to R19C14C.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.443,OSC.OSC,R19C14D.CLK,clk_0_0">Destination Clock Path</A> OSCInst0 to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.443<A href="#@net:clk_0_0:OSC.OSC:R19C14D.CLK:1.443">        OSC.OSC to R19C14D.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_10">count[5]</A>  (from <A href="#@net:clk_0_0">clk_0_0</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_10">count[5]</A>  (to <A href="#@net:clk_0_0">clk_0_0</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:REG_DEL, 0.133,R22C10D.CLK,R22C10D.Q0,SLICE_10:ROUTE, 0.130,R22C10D.Q0,R22C10D.A0,count[5]:CTOF_DEL, 0.101,R22C10D.A0,R22C10D.F0,SLICE_10:ROUTE, 0.000,R22C10D.F0,R22C10D.DI0,un34_count[27]">Data path</A> SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C10D.CLK to     R22C10D.Q0 <A href="#@comp:SLICE_10">SLICE_10</A> (from <A href="#@net:clk_0_0">clk_0_0</A>)
ROUTE         1     0.130<A href="#@net:count[5]:R22C10D.Q0:R22C10D.A0:0.130">     R22C10D.Q0 to R22C10D.A0    </A> <A href="#@net:count[5]">count[5]</A>
CTOF_DEL    ---     0.101     R22C10D.A0 to     R22C10D.F0 <A href="#@comp:SLICE_10">SLICE_10</A>
ROUTE         1     0.000<A href="#@net:un34_count[27]:R22C10D.F0:R22C10D.DI0:0.000">     R22C10D.F0 to R22C10D.DI0   </A> <A href="#@net:un34_count[27]">un34_count[27]</A> (to <A href="#@net:clk_0_0">clk_0_0</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10D.CLK,clk_0_0">Source Clock Path</A> OSCInst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10D.CLK:1.425">        OSC.OSC to R22C10D.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10D.CLK,clk_0_0">Destination Clock Path</A> OSCInst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10D.CLK:1.425">        OSC.OSC to R22C10D.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_10">count[6]</A>  (from <A href="#@net:clk_0_0">clk_0_0</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_10">count[6]</A>  (to <A href="#@net:clk_0_0">clk_0_0</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:REG_DEL, 0.133,R22C10D.CLK,R22C10D.Q1,SLICE_10:ROUTE, 0.130,R22C10D.Q1,R22C10D.A1,count[6]:CTOF_DEL, 0.101,R22C10D.A1,R22C10D.F1,SLICE_10:ROUTE, 0.000,R22C10D.F1,R22C10D.DI1,un34_count[26]">Data path</A> SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C10D.CLK to     R22C10D.Q1 <A href="#@comp:SLICE_10">SLICE_10</A> (from <A href="#@net:clk_0_0">clk_0_0</A>)
ROUTE         1     0.130<A href="#@net:count[6]:R22C10D.Q1:R22C10D.A1:0.130">     R22C10D.Q1 to R22C10D.A1    </A> <A href="#@net:count[6]">count[6]</A>
CTOF_DEL    ---     0.101     R22C10D.A1 to     R22C10D.F1 <A href="#@comp:SLICE_10">SLICE_10</A>
ROUTE         1     0.000<A href="#@net:un34_count[26]:R22C10D.F1:R22C10D.DI1:0.000">     R22C10D.F1 to R22C10D.DI1   </A> <A href="#@net:un34_count[26]">un34_count[26]</A> (to <A href="#@net:clk_0_0">clk_0_0</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10D.CLK,clk_0_0">Source Clock Path</A> OSCInst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10D.CLK:1.425">        OSC.OSC to R22C10D.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10D.CLK,clk_0_0">Destination Clock Path</A> OSCInst0 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10D.CLK:1.425">        OSC.OSC to R22C10D.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_11">count[3]</A>  (from <A href="#@net:clk_0_0">clk_0_0</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_11">count[3]</A>  (to <A href="#@net:clk_0_0">clk_0_0</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:REG_DEL, 0.133,R22C10C.CLK,R22C10C.Q0,SLICE_11:ROUTE, 0.130,R22C10C.Q0,R22C10C.A0,count[3]:CTOF_DEL, 0.101,R22C10C.A0,R22C10C.F0,SLICE_11:ROUTE, 0.000,R22C10C.F0,R22C10C.DI0,un34_count[29]">Data path</A> SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C10C.CLK to     R22C10C.Q0 <A href="#@comp:SLICE_11">SLICE_11</A> (from <A href="#@net:clk_0_0">clk_0_0</A>)
ROUTE         1     0.130<A href="#@net:count[3]:R22C10C.Q0:R22C10C.A0:0.130">     R22C10C.Q0 to R22C10C.A0    </A> <A href="#@net:count[3]">count[3]</A>
CTOF_DEL    ---     0.101     R22C10C.A0 to     R22C10C.F0 <A href="#@comp:SLICE_11">SLICE_11</A>
ROUTE         1     0.000<A href="#@net:un34_count[29]:R22C10C.F0:R22C10C.DI0:0.000">     R22C10C.F0 to R22C10C.DI0   </A> <A href="#@net:un34_count[29]">un34_count[29]</A> (to <A href="#@net:clk_0_0">clk_0_0</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10C.CLK,clk_0_0">Source Clock Path</A> OSCInst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10C.CLK:1.425">        OSC.OSC to R22C10C.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10C.CLK,clk_0_0">Destination Clock Path</A> OSCInst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10C.CLK:1.425">        OSC.OSC to R22C10C.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_11">count[4]</A>  (from <A href="#@net:clk_0_0">clk_0_0</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_11">count[4]</A>  (to <A href="#@net:clk_0_0">clk_0_0</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:REG_DEL, 0.133,R22C10C.CLK,R22C10C.Q1,SLICE_11:ROUTE, 0.130,R22C10C.Q1,R22C10C.A1,count[4]:CTOF_DEL, 0.101,R22C10C.A1,R22C10C.F1,SLICE_11:ROUTE, 0.000,R22C10C.F1,R22C10C.DI1,un34_count[28]">Data path</A> SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C10C.CLK to     R22C10C.Q1 <A href="#@comp:SLICE_11">SLICE_11</A> (from <A href="#@net:clk_0_0">clk_0_0</A>)
ROUTE         1     0.130<A href="#@net:count[4]:R22C10C.Q1:R22C10C.A1:0.130">     R22C10C.Q1 to R22C10C.A1    </A> <A href="#@net:count[4]">count[4]</A>
CTOF_DEL    ---     0.101     R22C10C.A1 to     R22C10C.F1 <A href="#@comp:SLICE_11">SLICE_11</A>
ROUTE         1     0.000<A href="#@net:un34_count[28]:R22C10C.F1:R22C10C.DI1:0.000">     R22C10C.F1 to R22C10C.DI1   </A> <A href="#@net:un34_count[28]">un34_count[28]</A> (to <A href="#@net:clk_0_0">clk_0_0</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10C.CLK,clk_0_0">Source Clock Path</A> OSCInst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10C.CLK:1.425">        OSC.OSC to R22C10C.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10C.CLK,clk_0_0">Destination Clock Path</A> OSCInst0 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10C.CLK:1.425">        OSC.OSC to R22C10C.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_12">count[1]</A>  (from <A href="#@net:clk_0_0">clk_0_0</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_12">count[1]</A>  (to <A href="#@net:clk_0_0">clk_0_0</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:REG_DEL, 0.133,R22C10B.CLK,R22C10B.Q0,SLICE_12:ROUTE, 0.130,R22C10B.Q0,R22C10B.A0,count[1]:CTOF_DEL, 0.101,R22C10B.A0,R22C10B.F0,SLICE_12:ROUTE, 0.000,R22C10B.F0,R22C10B.DI0,un34_count[31]">Data path</A> SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C10B.CLK to     R22C10B.Q0 <A href="#@comp:SLICE_12">SLICE_12</A> (from <A href="#@net:clk_0_0">clk_0_0</A>)
ROUTE         1     0.130<A href="#@net:count[1]:R22C10B.Q0:R22C10B.A0:0.130">     R22C10B.Q0 to R22C10B.A0    </A> <A href="#@net:count[1]">count[1]</A>
CTOF_DEL    ---     0.101     R22C10B.A0 to     R22C10B.F0 <A href="#@comp:SLICE_12">SLICE_12</A>
ROUTE         1     0.000<A href="#@net:un34_count[31]:R22C10B.F0:R22C10B.DI0:0.000">     R22C10B.F0 to R22C10B.DI0   </A> <A href="#@net:un34_count[31]">un34_count[31]</A> (to <A href="#@net:clk_0_0">clk_0_0</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10B.CLK,clk_0_0">Source Clock Path</A> OSCInst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10B.CLK:1.425">        OSC.OSC to R22C10B.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10B.CLK,clk_0_0">Destination Clock Path</A> OSCInst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10B.CLK:1.425">        OSC.OSC to R22C10B.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_12">count[2]</A>  (from <A href="#@net:clk_0_0">clk_0_0</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_12">count[2]</A>  (to <A href="#@net:clk_0_0">clk_0_0</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:REG_DEL, 0.133,R22C10B.CLK,R22C10B.Q1,SLICE_12:ROUTE, 0.130,R22C10B.Q1,R22C10B.A1,count[2]:CTOF_DEL, 0.101,R22C10B.A1,R22C10B.F1,SLICE_12:ROUTE, 0.000,R22C10B.F1,R22C10B.DI1,un34_count[30]">Data path</A> SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C10B.CLK to     R22C10B.Q1 <A href="#@comp:SLICE_12">SLICE_12</A> (from <A href="#@net:clk_0_0">clk_0_0</A>)
ROUTE         1     0.130<A href="#@net:count[2]:R22C10B.Q1:R22C10B.A1:0.130">     R22C10B.Q1 to R22C10B.A1    </A> <A href="#@net:count[2]">count[2]</A>
CTOF_DEL    ---     0.101     R22C10B.A1 to     R22C10B.F1 <A href="#@comp:SLICE_12">SLICE_12</A>
ROUTE         1     0.000<A href="#@net:un34_count[30]:R22C10B.F1:R22C10B.DI1:0.000">     R22C10B.F1 to R22C10B.DI1   </A> <A href="#@net:un34_count[30]">un34_count[30]</A> (to <A href="#@net:clk_0_0">clk_0_0</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10B.CLK,clk_0_0">Source Clock Path</A> OSCInst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10B.CLK:1.425">        OSC.OSC to R22C10B.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C10B.CLK,clk_0_0">Destination Clock Path</A> OSCInst0 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C10B.CLK:1.425">        OSC.OSC to R22C10B.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_9">count[8]</A>  (from <A href="#@net:clk_0_0">clk_0_0</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_9">count[8]</A>  (to <A href="#@net:clk_0_0">clk_0_0</A> +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_9 to SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:REG_DEL, 0.133,R22C11A.CLK,R22C11A.Q1,SLICE_9:ROUTE, 0.130,R22C11A.Q1,R22C11A.A1,count[8]:CTOF_DEL, 0.101,R22C11A.A1,R22C11A.F1,SLICE_9:ROUTE, 0.000,R22C11A.F1,R22C11A.DI1,un34_count[24]">Data path</A> SLICE_9 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C11A.CLK to     R22C11A.Q1 <A href="#@comp:SLICE_9">SLICE_9</A> (from <A href="#@net:clk_0_0">clk_0_0</A>)
ROUTE         1     0.130<A href="#@net:count[8]:R22C11A.Q1:R22C11A.A1:0.130">     R22C11A.Q1 to R22C11A.A1    </A> <A href="#@net:count[8]">count[8]</A>
CTOF_DEL    ---     0.101     R22C11A.A1 to     R22C11A.F1 <A href="#@comp:SLICE_9">SLICE_9</A>
ROUTE         1     0.000<A href="#@net:un34_count[24]:R22C11A.F1:R22C11A.DI1:0.000">     R22C11A.F1 to R22C11A.DI1   </A> <A href="#@net:un34_count[24]">un34_count[24]</A> (to <A href="#@net:clk_0_0">clk_0_0</A>)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C11A.CLK,clk_0_0">Source Clock Path</A> OSCInst0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C11A.CLK:1.425">        OSC.OSC to R22C11A.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_0_0' 133.000000 MHz ;:ROUTE, 1.425,OSC.OSC,R22C11A.CLK,clk_0_0">Destination Clock Path</A> OSCInst0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        45     1.425<A href="#@net:clk_0_0:OSC.OSC:R22C11A.CLK:1.425">        OSC.OSC to R22C11A.CLK   </A> <A href="#@net:clk_0_0">clk_0_0</A>
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_0_0" 133.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.312 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: <A href="#@net:clk_0_0">clk_0_0</A>   Source: OSCInst0.OSC   Loads: 45
   Covered under: FREQUENCY NET "clk_0_0" 133.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2131 paths, 1 nets, and 513 connections (92.10% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 10 (setup), 0 (hold)
Score: 20445 (setup), 0 (hold)
Cumulative negative slack: 20445 (20445+0)
