Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 18:03:56 2024
| Host         : eecs-digital-48 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 genblk1[0].osc_inst/sample_index_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk1[0].osc_inst/sample_index_out_reg[14]_rep/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 3.014ns (49.806%)  route 3.037ns (50.194%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 14.753 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.542     5.050    genblk1[0].osc_inst/clk_100mhz_IBUF_BUFG
    SLICE_X37Y68         FDRE                                         r  genblk1[0].osc_inst/sample_index_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.456     5.506 r  genblk1[0].osc_inst/sample_index_out_reg[1]/Q
                         net (fo=24, routed)          0.947     6.453    genblk1[0].osc_inst/out[1]
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.109 r  genblk1[0].osc_inst/sample_index_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.109    genblk1[0].osc_inst/sample_index_out0_carry_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  genblk1[0].osc_inst/sample_index_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.223    genblk1[0].osc_inst/sample_index_out0_carry__0_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  genblk1[0].osc_inst/sample_index_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.337    genblk1[0].osc_inst/sample_index_out0_carry__1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.671 r  genblk1[0].osc_inst/sample_index_out0_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.310    genblk1[0].osc_inst/sample_index_out0_carry__2_n_6
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.303     8.613 r  genblk1[0].osc_inst/sample_index_out0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.613    genblk1[0].osc_inst/sample_index_out0__29_carry__0_i_5_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.014 r  genblk1[0].osc_inst/sample_index_out0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.014    genblk1[0].osc_inst/sample_index_out0__29_carry__0_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  genblk1[0].osc_inst/sample_index_out0__29_carry__1/CO[0]
                         net (fo=1, routed)           0.726    10.012    genblk1[0].osc_inst/sample_index_out0__29_carry__1_n_3
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.365    10.377 r  genblk1[0].osc_inst/sample_index_out[0]_i_1/O
                         net (fo=32, routed)          0.725    11.101    genblk1[0].osc_inst/sample_index_out[0]_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  genblk1[0].osc_inst/sample_index_out_reg[14]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.424    14.753    genblk1[0].osc_inst/clk_100mhz_IBUF_BUFG
    SLICE_X38Y70         FDRE                                         r  genblk1[0].osc_inst/sample_index_out_reg[14]_rep/C
                         clock pessimism              0.272    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X38Y70         FDRE (Setup_fdre_C_R)       -0.728    14.261    genblk1[0].osc_inst/sample_index_out_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  3.160    




