
---------- Begin Simulation Statistics ----------
final_tick                                53502777000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139744                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796492                       # Number of bytes of host memory used
host_op_rate                                   229623                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    88.14                       # Real time elapsed on the host
host_tick_rate                              606999014                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12317404                       # Number of instructions simulated
sim_ops                                      20239698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.053503                       # Number of seconds simulated
sim_ticks                                 53502777000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2268291                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               926                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2268135                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2265676                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2268291                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2615                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2268793                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     225                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          506                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11325416                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13585819                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               928                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2263533                       # Number of branches committed
system.cpu.commit.bw_lim_events                758245                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           28357                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             12317404                       # Number of instructions committed
system.cpu.commit.committedOps               20239698                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     53492081                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.378368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.355126                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     48333237     90.36%     90.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       844784      1.58%     91.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       950159      1.78%     93.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       849884      1.59%     95.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          936      0.00%     95.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1688517      3.16%     98.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        31578      0.06%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34741      0.06%     98.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       758245      1.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     53492081                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    2125317                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   92                       # Number of function calls committed.
system.cpu.commit.int_insts                  18239373                       # Number of committed integer instructions.
system.cpu.commit.loads                        126836                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          218      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16412588     81.09%     81.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1004      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          499996      2.47%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125048      0.62%     84.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125036      0.62%     84.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750040      3.71%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             6      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1806      0.01%     88.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2198750     10.86%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125030      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          153      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20239698                       # Class of committed instruction
system.cpu.commit.refs                        2325739                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    12317404                       # Number of Instructions Simulated
system.cpu.committedOps                      20239698                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.343673                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.343673                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              50072711                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20278511                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   861891                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    680947                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    936                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1879873                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      128146                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           471                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2199567                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         40993                       # TLB misses on write requests
system.cpu.fetch.Branches                     2268793                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    131067                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      53356623                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   410                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12344941                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            22                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1872                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.042405                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             138758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2265901                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.230735                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           53496358                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.379312                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.662500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 50571624     94.53%     94.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   286710      0.54%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    53521      0.10%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    54933      0.10%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      268      0.00%     95.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    17941      0.03%     95.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    53554      0.10%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   341317      0.64%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2116490      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             53496358                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   4625605                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2125243                       # number of floating regfile writes
system.cpu.idleCycles                            6420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1111                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2265138                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.378685                       # Inst execution rate
system.cpu.iew.exec_refs                      2327715                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2199566                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  698444                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                128784                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                61                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2200072                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20267395                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                128149                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1616                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20260687                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     80                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              17985937                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    936                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              17985941                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               50                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1948                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1169                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          755                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            356                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17326989                       # num instructions consuming a value
system.cpu.iew.wb_count                      20260217                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.662781                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11483993                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.378676                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20260396                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 27198873                       # number of integer regfile reads
system.cpu.int_regfile_writes                13671594                       # number of integer regfile writes
system.cpu.ipc                               0.230220                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.230220                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               535      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16431810     81.10%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1642      0.01%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    23      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  26      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               499996      2.47%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               125115      0.62%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               125061      0.62%     84.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750062      3.70%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 15      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3249      0.02%     88.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2199519     10.86%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125092      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            158      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20262303                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2375433                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4500971                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2125457                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2126131                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      261146                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012888                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11222      4.30%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  46859     17.94%     22.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     22.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 109311     41.86%     64.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 93720     35.89%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      4      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    24      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18147481                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           89781262                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18134760                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          18168967                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20267311                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20262303                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  84                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           27696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               123                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             75                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        20614                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      53496358                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.378760                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.318819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            48275808     90.24%     90.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1067777      2.00%     92.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              834404      1.56%     93.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              197491      0.37%     94.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              598224      1.12%     95.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              883327      1.65%     96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1414471      2.64%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              161960      0.30%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               62896      0.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        53496358                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.378715                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      131073                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            39                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                43                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               41                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               128784                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2200072                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6859330                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         53502778                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                18735015                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              29354784                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  62427                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1295466                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                   392                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              50044023                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20273307                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            29398883                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2119342                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               30841423                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    936                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              31344974                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    44099                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           4626418                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         27219419                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            625                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  10269393                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     73001891                       # The number of ROB reads
system.cpu.rob.rob_writes                    40540425                       # The number of ROB writes
system.cpu.timesIdled                             181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       777679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1556608                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16236                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       762724                       # Transaction distribution
system.membus.trans_dist::WritebackClean          140                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14815                       # Transaction distribution
system.membus.trans_dist::ReadExReq            762692                       # Transaction distribution
system.membus.trans_dist::ReadExResp           762692                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            366                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15871                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2334665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2334665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2335536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        32320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        32320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     98642368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     98642368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98674688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            778929                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000001                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001133                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  778928    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              778929                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4608064000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1932000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         4104535250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          23360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       49828032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49851392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48814336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48814336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          778563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              778928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       762724                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             762724                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            436613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         931316743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             931753356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       436613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           436613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      912370137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            912370137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      912370137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           436613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        931316743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1844123493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    762861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    778499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000184422500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        47613                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        47613                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2285626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             715946                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      778929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     762864                       # Number of write requests accepted
system.mem_ctrls.readBursts                    778929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   762864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     79                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             51034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             51018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             51023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            51017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            50994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            50995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            44664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            44670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             50037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             50006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43767                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7296269500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3894250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21899707000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9368.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28118.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   714401                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  654499                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                778929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               762864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  778383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  47621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  47614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  47613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  47613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       172770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    571.068774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   385.019198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.662999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25621     14.83%     14.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28583     16.54%     31.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16024      9.27%     40.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11252      6.51%     47.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9799      5.67%     52.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8874      5.14%     57.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7241      4.19%     62.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6176      3.57%     65.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        59200     34.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       172770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        47613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.060173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.029268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.705095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          47603     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         47613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        47613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.178500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46840     98.38%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              531      1.12%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              234      0.49%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         47613                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               49846400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48821184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49851456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48823296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       931.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       912.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    931.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    912.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53502768000                       # Total gap between requests
system.mem_ctrls.avgGap                      34701.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        22464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     49823936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48821184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419866.056672161154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 931240185.906611919403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 912498130.704505324364                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       778563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       762864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10157750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  21889549250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1298464135750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27753.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28115.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1702091.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            618895200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            328924035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2781579780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1992369600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4223191440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20788481400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3038976960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33772418415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        631.227392                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7567512500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1786460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44148804500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            614761140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            326738115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2779409220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1989608220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4223191440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20840935080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2994805440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33769448655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.171886                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7454248000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1786460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44262069000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       130600                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           130600                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       130600                       # number of overall hits
system.cpu.icache.overall_hits::total          130600                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          467                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            467                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          467                       # number of overall misses
system.cpu.icache.overall_misses::total           467                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26550000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26550000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26550000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26550000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       131067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       131067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       131067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       131067                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003563                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003563                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003563                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003563                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56852.248394                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56852.248394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56852.248394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56852.248394                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          140                       # number of writebacks
system.cpu.icache.writebacks::total               140                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21855000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21855000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21855000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21855000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002792                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002792                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002792                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002792                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59713.114754                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59713.114754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59713.114754                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59713.114754                       # average overall mshr miss latency
system.cpu.icache.replacements                    140                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       130600                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          130600                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          467                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           467                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26550000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26550000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       131067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       131067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003563                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56852.248394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56852.248394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21855000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21855000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002792                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002792                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59713.114754                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59713.114754                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           212.670560                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130965                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            358.808219                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   212.670560                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.830744                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.830744                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            262499                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           262499                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1500287                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1500287                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1500287                       # number of overall hits
system.cpu.dcache.overall_hits::total         1500287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       826671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         826671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       826671                       # number of overall misses
system.cpu.dcache.overall_misses::total        826671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  52965971000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52965971000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  52965971000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52965971000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2326958                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2326958                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2326958                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2326958                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.355258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.355258                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.355258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.355258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64071.403255                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64071.403255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64071.403255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64071.403255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       762724                       # number of writebacks
system.cpu.dcache.writebacks::total            762724                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        48108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        48108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        48108                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        48108                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       778563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       778563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       778563                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       778563                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48735274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48735274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48735274000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48735274000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.334584                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.334584                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.334584                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.334584                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62596.442420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62596.442420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62596.442420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62596.442420                       # average overall mshr miss latency
system.cpu.dcache.replacements                 777539                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        64077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           64077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3583241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3583241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       128054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       128054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.499610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.499610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56008.268597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56008.268597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        48106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        48106                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    878044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    878044000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.123940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.123940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55323.798122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55323.798122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1436210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1436210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       762694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       762694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  49382730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49382730000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2198904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2198904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.346852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.346852                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64747.762536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64747.762536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       762692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       762692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  47857230000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47857230000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62747.780231                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62747.780231                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  53502777000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.722915                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2278850                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            778563                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.926995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.722915                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5432479                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5432479                       # Number of data accesses

---------- End Simulation Statistics   ----------
