

================================================================
== Vitis HLS Report for 'dct_Pipeline_WR_Loop_Row'
================================================================
* Date:           Thu Apr  6 15:00:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dct_prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row  |        9|        9|         3|          1|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln87 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln87_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln87"   --->   Operation 8 'read' 'sext_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln87_cast = sext i58 %sext_ln87_read"   --->   Operation 9 'sext' 'sext_ln87_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i384 0, i384 %phi_ln87"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %WR_Loop_Col.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_1 = load i4 %r"   --->   Operation 14 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i4 %r_1"   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.72ns)   --->   "%icmp_ln87 = icmp_eq  i4 %r_1, i4 8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 16 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln87 = add i4 %r_1, i4 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 17 'add' 'add_ln87' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %WR_Loop_Col.i.split, void %_Z10write_dataPA8_sPs.exit.exitStub" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 18 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %tmp_s" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 20 'zext' 'zext_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 21 'getelementptr' 'buf_2d_out_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln90 = or i6 %tmp_s, i6 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 22 'or' 'or_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i6 %or_ln90" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 23 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_1 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 24 'getelementptr' 'buf_2d_out_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln90_1 = or i6 %tmp_s, i6 2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 25 'or' 'or_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i6 %or_ln90_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 26 'zext' 'zext_ln90_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_2 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 27 'getelementptr' 'buf_2d_out_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln90_2 = or i6 %tmp_s, i6 3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 28 'or' 'or_ln90_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i6 %or_ln90_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 29 'zext' 'zext_ln90_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_3 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 30 'getelementptr' 'buf_2d_out_addr_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln90_3 = or i6 %tmp_s, i6 4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 31 'or' 'or_ln90_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i6 %or_ln90_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 32 'zext' 'zext_ln90_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_4 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 33 'getelementptr' 'buf_2d_out_addr_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln90_4 = or i6 %tmp_s, i6 5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 34 'or' 'or_ln90_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i6 %or_ln90_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 35 'zext' 'zext_ln90_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_5 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 36 'getelementptr' 'buf_2d_out_addr_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln90_5 = or i6 %tmp_s, i6 6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 37 'or' 'or_ln90_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i6 %or_ln90_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 38 'zext' 'zext_ln90_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_6 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 39 'getelementptr' 'buf_2d_out_addr_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln90_6 = or i6 %tmp_s, i6 7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 40 'or' 'or_ln90_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i6 %or_ln90_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 41 'zext' 'zext_ln90_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_7 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln90_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 42 'getelementptr' 'buf_2d_out_addr_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_28 = trunc i4 %r_1"   --->   Operation 43 'trunc' 'empty_28' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 44 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%buf_2d_out_load_1 = load i6 %buf_2d_out_addr_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 45 'load' 'buf_2d_out_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%buf_2d_out_load_2 = load i6 %buf_2d_out_addr_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 46 'load' 'buf_2d_out_load_2' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%buf_2d_out_load_3 = load i6 %buf_2d_out_addr_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 47 'load' 'buf_2d_out_load_3' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%buf_2d_out_load_4 = load i6 %buf_2d_out_addr_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 48 'load' 'buf_2d_out_load_4' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%buf_2d_out_load_5 = load i6 %buf_2d_out_addr_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 49 'load' 'buf_2d_out_load_5' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%buf_2d_out_load_6 = load i6 %buf_2d_out_addr_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 50 'load' 'buf_2d_out_load_6' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%buf_2d_out_load_7 = load i6 %buf_2d_out_addr_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 51 'load' 'buf_2d_out_load_7' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.44ns)   --->   "%icmp_ln87_1 = icmp_eq  i2 %empty_28, i2 3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 52 'icmp' 'icmp_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87_1, void %for.inc8.i17._crit_edge, void" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 53 'br' 'br_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln87 = store i4 %add_ln87, i4 %r" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 54 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln87_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 56 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 58 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 59 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%buf_2d_out_load_1 = load i6 %buf_2d_out_addr_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 60 'load' 'buf_2d_out_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%buf_2d_out_load_2 = load i6 %buf_2d_out_addr_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 61 'load' 'buf_2d_out_load_2' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%buf_2d_out_load_3 = load i6 %buf_2d_out_addr_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 62 'load' 'buf_2d_out_load_3' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%buf_2d_out_load_4 = load i6 %buf_2d_out_addr_4" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 63 'load' 'buf_2d_out_load_4' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%buf_2d_out_load_5 = load i6 %buf_2d_out_addr_5" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 64 'load' 'buf_2d_out_load_5' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%buf_2d_out_load_6 = load i6 %buf_2d_out_addr_6" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 65 'load' 'buf_2d_out_load_6' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%buf_2d_out_load_7 = load i6 %buf_2d_out_addr_7" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90]   --->   Operation 66 'load' 'buf_2d_out_load_7' <Predicate = (!icmp_ln87)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%phi_ln87_load_1 = load i384 %phi_ln87" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 67 'load' 'phi_ln87_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84]   --->   Operation 68 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i384, i16 %buf_2d_out_load_7, i16 %buf_2d_out_load_6, i16 %buf_2d_out_load_5, i16 %buf_2d_out_load_4, i16 %buf_2d_out_load_3, i16 %buf_2d_out_load_2, i16 %buf_2d_out_load_1, i16 %buf_2d_out_load, i384 %phi_ln87_load_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 69 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64 18446744073709551615" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 70 'write' 'write_ln87' <Predicate = (icmp_ln87_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc8.i17._crit_edge" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 71 'br' 'br_ln87' <Predicate = (icmp_ln87_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%phi_ln87_load = load i384 %phi_ln87" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 72 'load' 'phi_ln87_load' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i256 @_ssdm_op_PartSelect.i256.i384.i32.i32, i384 %phi_ln87_load, i32 128, i32 383" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 73 'partselect' 'tmp_2' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i16.i16.i16.i16.i16.i16.i16.i16.i256, i16 %buf_2d_out_load_7, i16 %buf_2d_out_load_6, i16 %buf_2d_out_load_5, i16 %buf_2d_out_load_4, i16 %buf_2d_out_load_3, i16 %buf_2d_out_load_2, i16 %buf_2d_out_load_1, i16 %buf_2d_out_load, i256 %tmp_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 74 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.58ns)   --->   "%select_ln87 = select i1 %icmp_ln87_1, i384 0, i384 %tmp_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 75 'select' 'select_ln87' <Predicate = true> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln87 = store i384 %select_ln87, i384 %phi_ln87" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 76 'store' 'store_ln87' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln87 = br void %WR_Loop_Col.i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87]   --->   Operation 77 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('r') [5]  (0 ns)
	'load' operation ('r') on local variable 'r' [13]  (0 ns)
	'getelementptr' operation ('buf_2d_out_addr', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) [26]  (0 ns)
	'load' operation ('buf_2d_out_load', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_2d_out' [50]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf_2d_out_load', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:90) on array 'buf_2d_out' [50]  (1.24 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'load' operation ('phi_ln87_load_1', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87) on local variable 'phi_ln87' [23]  (0 ns)
	bus write operation ('write_ln87', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87) on port 'gmem' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87) [62]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
