set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {experiment2a.vo experiment2a_v.sdo}}
	{{"Fast Model"} {experiment2a_fast.vo experiment2a_v_fast.sdo}}
}
