<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v</a>
time_elapsed: 0.004s
ram usage: 10400 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple -e uut_arrays01 <a href="../../../../third_party/tools/yosys/tests/simple/arrays01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/arrays01.v</a>
proc %uut_arrays01.always.121.0 (i1$ %clock, i1$ %we, i4$ %addr, i4$ %wr_data) -&gt; (i4$ %memory, i4$ %rd_data) {
init:
    %clock1 = prb i1$ %clock
    wait %check, %clock
check:
    %clock2 = prb i1$ %clock
    %0 = const i1 0
    %1 = eq i1 %clock1, %0
    %2 = neq i1 %clock2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %we1 = prb i1$ %we
    %3 = neq i1 %we1, %0
    %4 = const i4 0
    %addr1 = prb i4$ %addr
    %5 = const time 0s 1d
    br %3, %if_exit, %if_true
if_true:
    %6 = sig i4 %4
    %7 = shr i4$ %memory, i4$ %6, i4 %addr1
    %8 = exts i1$, i4$ %7, 0, 1
    %wr_data1 = prb i4$ %wr_data
    %9 = exts i1, i4 %wr_data1, 0, 1
    drv i1$ %8, %9, %5
    br %if_exit
if_exit:
    %memory1 = prb i4$ %memory
    %10 = shr i4 %memory1, i4 %4, i4 %addr1
    %11 = exts i1, i4 %10, 0, 1
    %12 = inss i4 %4, i1 %11, 0, 1
    drv i4$ %rd_data, %12, %5
    br %init
}

entity @uut_arrays01 (i1$ %clock, i1$ %we, i4$ %addr, i4$ %wr_data) -&gt; (i4$ %rd_data) {
    %0 = const i4 0
    %memory = sig i4 %0
    inst %uut_arrays01.always.121.0 (i1$ %clock, i1$ %we, i4$ %addr, i4$ %wr_data) -&gt; (i4$ %memory, i4$ %rd_data)
    halt
}

</pre>
</body>