<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/imx6/chip/imx_iomuxc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_3b248e2d71e5166a863e334a28e79c1e.html">imx6</a></li><li class="navelem"><a class="el" href="dir_b5b3e2fc55a9bd47efa7f9155ea9349f.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">imx_iomuxc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/imx6/imx_iomuxc.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2016 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Reference:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *   &quot;i.MX 6Dual/6Quad ApplicationsProcessor Reference Manual,&quot; Document Number</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   IMX6DQRM, Rev. 3, 07/2015, FreeScale.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_IMX6_CHIP_IMX_IOMUXC_H</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_IMX6_CHIP_IMX_IOMUXC_H</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;chip/imx_memorymap.h&gt;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* These definitions derive from specifications for the i.MX 6Quad/6Dual and require</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * review and modification in order to support other family members.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined(CONFIG_ARCH_CHIP_IMX6_6QUAD) || defined(CONFIG_ARCH_CHIP_IMX6_6DUAL)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* IOMUXC Register Offsets **********************************************************/</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* General Purpose Registers */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define IMX_IOMUXC_GPR0_OFFSET                0x0000</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR1_OFFSET                0x0004</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR2_OFFSET                0x0008</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR3_OFFSET                0x000c</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR4_OFFSET                0x0010</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR5_OFFSET                0x0014</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR6_OFFSET                0x0018</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR7_OFFSET                0x001c</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR8_OFFSET                0x0020</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR9_OFFSET                0x0024</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR10_OFFSET               0x0028</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR11_OFFSET               0x002c</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR12_OFFSET               0x0030</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR13_OFFSET               0x0034</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Pad Mux Registers */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Pad Mux Register Indices (used by software for table lookups) */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define IMX_PADMUX_SD2_DATA1_INDEX              0</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_DATA2_INDEX              1</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_DATA0_INDEX              2</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TXC_INDEX              3</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD0_INDEX              4</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD1_INDEX              5</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD2_INDEX              6</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD3_INDEX              7</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RX_CTL_INDEX           8</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD0_INDEX              9</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TX_CTL_INDEX          10</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD1_INDEX             11</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD2_INDEX             12</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD3_INDEX             13</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RXC_INDEX             14</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR25_INDEX            15</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB2_INDEX               16</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA16_INDEX            17</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA17_INDEX            18</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA18_INDEX            19</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA19_INDEX            20</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA20_INDEX            21</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA21_INDEX            22</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA22_INDEX            23</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA23_INDEX            24</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB3_INDEX               25</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA24_INDEX            26</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA25_INDEX            27</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA26_INDEX            28</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA27_INDEX            29</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA28_INDEX            30</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA29_INDEX            31</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA30_INDEX            32</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA31_INDEX            33</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR24_INDEX            34</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR23_INDEX            35</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR22_INDEX            36</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR21_INDEX            37</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR20_INDEX            38</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR19_INDEX            49</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR18_INDEX            40</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR17_INDEX            41</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR16_INDEX            42</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_CS0_INDEX               43</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_CS1_INDEX               44</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_OE_INDEX                45</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_RW_INDEX                46</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_LBA_INDEX               47</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB0_INDEX               58</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB1_INDEX               59</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD00_INDEX              50</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD01_INDEX              51</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD02_INDEX              52</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD03_INDEX              53</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD04_INDEX              54</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD05_INDEX              55</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD06_INDEX              56</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD07_INDEX              67</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD08_INDEX              68</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD09_INDEX              69</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD10_INDEX              60</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD11_INDEX              61</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD12_INDEX              62</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD13_INDEX              63</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD14_INDEX              64</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD15_INDEX              65</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_WAIT_INDEX              66</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_BCLK_INDEX              67</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_DISP_CLK_INDEX          68</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN15_INDEX             69</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN02_INDEX             70</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN03_INDEX             71</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN04_INDEX             72</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA00_INDEX          73</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA01_INDEX          74</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA02_INDEX          75</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA03_INDEX          76</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA04_INDEX          77</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA05_INDEX          78</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA06_INDEX          79</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA07_INDEX          80</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA08_INDEX          81</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA09_INDEX          82</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA10_INDEX          83</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA11_INDEX          84</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA12_INDEX          85</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA13_INDEX          86</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA14_INDEX          87</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA15_INDEX          88</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA16_INDEX          89</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA17_INDEX          90</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA18_INDEX          91</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA19_INDEX          92</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA20_INDEX          93</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA21_INDEX          94</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA22_INDEX          95</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA23_INDEX          96</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_MDIO_INDEX             97</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_REF_CLK_INDEX          98</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_RX_ER_INDEX            99</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_CRS_DV_INDEX          100</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_RX_DATA1_INDEX        101</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_RX_DATA0_INDEX        102</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_TX_EN_INDEX           103</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_TX_DATA1_INDEX        104</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_TX_DATA0_INDEX        105</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_MDC_INDEX             106</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL0_INDEX             107</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW0_INDEX             108</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL1_INDEX             109</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW1_INDEX             110</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL2_INDEX             111</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW2_INDEX             112</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL3_INDEX             113</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW3_INDEX             114</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL4_INDEX             115</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW4_INDEX             116</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO00_INDEX               117</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO01_INDEX               118</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO09_INDEX               119</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO03_INDEX               120</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO06_INDEX               121</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO02_INDEX               122</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO04_INDEX               123</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO05_INDEX               124</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO07_INDEX               125</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO08_INDEX               126</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO16_INDEX               127</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO17_INDEX               128</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO18_INDEX               129</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO19_INDEX               130</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_PIXCLK_INDEX          131</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_HSYNC_INDEX           132</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA_EN_INDEX         133</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_VSYNC_INDEX           134</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA04_INDEX          135</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA05_INDEX          136</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA06_INDEX          137</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA07_INDEX          138</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA08_INDEX          139</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA09_INDEX          140</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA10_INDEX          141</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA11_INDEX          142</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA12_INDEX          143</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA13_INDEX          144</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA14_INDEX          145</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA15_INDEX          146</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA16_INDEX          147</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA17_INDEX          148</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA18_INDEX          149</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA19_INDEX          150</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA7_INDEX            151</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA6_INDEX            152</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA5_INDEX            153</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA4_INDEX            154</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_CMD_INDEX              155</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_CLK_INDEX              156</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA0_INDEX            157</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA1_INDEX            158</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA2_INDEX            159</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA3_INDEX            160</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_RESET_INDEX            161</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CLE_INDEX             162</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_ALE_INDEX             163</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_WP_INDEX              164</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_READY_INDEX           165</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS0_INDEX             166</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS1_INDEX             167</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS2_INDEX             168</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS3_INDEX             169</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_CMD_INDEX              170</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_CLK_INDEX              171</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA00_INDEX          172</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA01_INDEX          173</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA02_INDEX          174</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA03_INDEX          175</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA04_INDEX          176</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA05_INDEX          177</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA06_INDEX          178</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA07_INDEX          189</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA0_INDEX            180</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA1_INDEX            181</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA2_INDEX            182</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA3_INDEX            183</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA4_INDEX            184</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA5_INDEX            185</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA6_INDEX            186</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA7_INDEX            187</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA1_INDEX            188</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA0_INDEX            189</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA3_INDEX            190</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_CMD_INDEX              191</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA2_INDEX            192</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_CLK_INDEX              193</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_CLK_INDEX              194</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_CMD_INDEX              195</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_DATA3_INDEX            196</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define IMX_PADMUX_NREGISTERS                 197</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* Pad Mux Register Offsets */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define IMX_PADMUX_OFFSET(n)                  (0x004c + ((unsigned int)(n) &lt;&lt; 2))</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define IMX_PADMUX_SD2_DATA1_OFFSET           0x004c</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_DATA2_OFFSET           0x0050</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_DATA0_OFFSET           0x0054</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TXC_OFFSET           0x0058</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD0_OFFSET           0x005c</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD1_OFFSET           0x0060</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD2_OFFSET           0x0064</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD3_OFFSET           0x0068</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RX_CTL_OFFSET        0x006c</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD0_OFFSET           0x0070</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TX_CTL_OFFSET        0x0074</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD1_OFFSET           0x0078</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD2_OFFSET           0x007c</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD3_OFFSET           0x0080</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RXC_OFFSET           0x0084</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR25_OFFSET          0x0088</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB2_OFFSET             0x008c</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA16_OFFSET          0x0090</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA17_OFFSET          0x0094</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA18_OFFSET          0x0098</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA19_OFFSET          0x009c</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA20_OFFSET          0x00a0</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA21_OFFSET          0x00a4</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA22_OFFSET          0x00a8</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA23_OFFSET          0x00ac</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB3_OFFSET             0x00b0</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA24_OFFSET          0x00b4</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA25_OFFSET          0x00b8</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA26_OFFSET          0x00bc</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA27_OFFSET          0x00c0</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA28_OFFSET          0x00c4</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA29_OFFSET          0x00c8</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA30_OFFSET          0x00cc</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA31_OFFSET          0x00d0</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR24_OFFSET          0x00d4</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR23_OFFSET          0x00d8</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR22_OFFSET          0x00dc</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR21_OFFSET          0x00e0</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR20_OFFSET          0x00e4</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR19_OFFSET          0x00e8</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR18_OFFSET          0x00ec</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR17_OFFSET          0x00f0</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR16_OFFSET          0x00f4</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_CS0_OFFSET             0x00f8</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_CS1_OFFSET             0x00fc</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_OE_OFFSET              0x0100</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_RW_OFFSET              0x0104</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_LBA_OFFSET             0x0108</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB0_OFFSET             0x010c</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB1_OFFSET             0x0110</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD00_OFFSET            0x0114</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD01_OFFSET            0x0118</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD02_OFFSET            0x011c</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD03_OFFSET            0x0120</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD04_OFFSET            0x0124</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD05_OFFSET            0x0128</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD06_OFFSET            0x012c</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD07_OFFSET            0x0130</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD08_OFFSET            0x0134</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD09_OFFSET            0x0138</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD10_OFFSET            0x013c</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD11_OFFSET            0x0140</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD12_OFFSET            0x0144</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD13_OFFSET            0x0148</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD14_OFFSET            0x014c</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD15_OFFSET            0x0150</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_WAIT_OFFSET            0x0154</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_BCLK_OFFSET            0x0158</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_DISP_CLK_OFFSET        0x015c</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN15_OFFSET           0x0160</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN02_OFFSET           0x0164</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN03_OFFSET           0x0168</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN04_OFFSET           0x016c</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA00_OFFSET        0x0170</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA01_OFFSET        0x0174</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA02_OFFSET        0x0178</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA03_OFFSET        0x017c</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA04_OFFSET        0x0180</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA05_OFFSET        0x0184</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA06_OFFSET        0x0188</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA07_OFFSET        0x018c</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA08_OFFSET        0x0190</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA09_OFFSET        0x0194</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA10_OFFSET        0x0198</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA11_OFFSET        0x019c</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA12_OFFSET        0x01a0</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA13_OFFSET        0x01a4</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA14_OFFSET        0x01a8</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA15_OFFSET        0x01ac</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA16_OFFSET        0x01b0</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA17_OFFSET        0x01b4</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA18_OFFSET        0x01b8</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA19_OFFSET        0x01bc</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA20_OFFSET        0x01c0</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA21_OFFSET        0x01c4</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA22_OFFSET        0x01c8</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA23_OFFSET        0x01cc</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_MDIO_OFFSET           0x01d0</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_REF_CLK_OFFSET        0x01d4</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_RX_ER_OFFSET          0x01d8</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_CRS_DV_OFFSET         0x01dc</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_RX_DATA1_OFFSET       0x01e0</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_RX_DATA0_OFFSET       0x01e4</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_TX_EN_OFFSET          0x01e8</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_TX_DATA1_OFFSET       0x01ec</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_TX_DATA0_OFFSET       0x01f0</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_MDC_OFFSET            0x01f4</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL0_OFFSET            0x01f8</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW0_OFFSET            0x01fc</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL1_OFFSET            0x0200</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW1_OFFSET            0x0204</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL2_OFFSET            0x0208</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW2_OFFSET            0x020c</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL3_OFFSET            0x0210</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW3_OFFSET            0x0214</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL4_OFFSET            0x0218</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW4_OFFSET            0x021c</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO00_OFFSET              0x0220</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO01_OFFSET              0x0224</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO09_OFFSET              0x0228</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO03_OFFSET              0x022c</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO06_OFFSET              0x0230</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO02_OFFSET              0x0234</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO04_OFFSET              0x0238</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO05_OFFSET              0x023c</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO07_OFFSET              0x0240</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO08_OFFSET              0x0244</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO16_OFFSET              0x0248</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO17_OFFSET              0x024c</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO18_OFFSET              0x0250</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO19_OFFSET              0x0254</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_PIXCLK_OFFSET         0x0258</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_HSYNC_OFFSET          0x025c</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA_EN_OFFSET        0x0260</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_VSYNC_OFFSET          0x0264</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA04_OFFSET         0x0268</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA05_OFFSET         0x026c</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA06_OFFSET         0x0270</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA07_OFFSET         0x0274</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA08_OFFSET         0x0278</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA09_OFFSET         0x027c</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA10_OFFSET         0x0280</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA11_OFFSET         0x0284</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA12_OFFSET         0x0288</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA13_OFFSET         0x028c</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA14_OFFSET         0x0290</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA15_OFFSET         0x0294</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA16_OFFSET         0x0298</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA17_OFFSET         0x029c</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA18_OFFSET         0x02a0</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA19_OFFSET         0x02a4</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA7_OFFSET           0x02a8</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA6_OFFSET           0x02ac</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA5_OFFSET           0x02b0</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA4_OFFSET           0x02b4</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_CMD_OFFSET             0x02b8</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_CLK_OFFSET             0x02bc</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA0_OFFSET           0x02c0</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA1_OFFSET           0x02c4</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA2_OFFSET           0x02c8</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA3_OFFSET           0x02cc</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_RESET_OFFSET           0x02d0</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CLE_OFFSET            0x02d4</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_ALE_OFFSET            0x02d8</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_WP_OFFSET             0x02dc</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_READY_OFFSET          0x02e0</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS0_OFFSET            0x02e4</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS1_OFFSET            0x02e8</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS2_OFFSET            0x02ec</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS3_OFFSET            0x02f0</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_CMD_OFFSET             0x02f4</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_CLK_OFFSET             0x02f8</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA00_OFFSET         0x02fc</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA01_OFFSET         0x0300</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA02_OFFSET         0x0304</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA03_OFFSET         0x0308</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA04_OFFSET         0x030c</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA05_OFFSET         0x0310</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA06_OFFSET         0x0314</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA07_OFFSET         0x0318</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA0_OFFSET           0x031c</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA1_OFFSET           0x0320</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA2_OFFSET           0x0324</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA3_OFFSET           0x0328</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA4_OFFSET           0x032c</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA5_OFFSET           0x0330</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA6_OFFSET           0x0334</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA7_OFFSET           0x0338</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA1_OFFSET           0x033c</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA0_OFFSET           0x0340</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA3_OFFSET           0x0344</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_CMD_OFFSET             0x0348</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA2_OFFSET           0x034c</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_CLK_OFFSET             0x0350</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_CLK_OFFSET             0x0354</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_CMD_OFFSET             0x0358</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_DATA3_OFFSET           0x035c</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* Pad Control Registers */</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/* Pad Mux Register Indices (used by software for table lookups) */</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define IMX_PADCTL_SD2_DATA1_INDEX              0</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_DATA2_INDEX              1</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_DATA0_INDEX              2</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TXC_INDEX              3</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD0_INDEX              4</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD1_INDEX              5</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD2_INDEX              6</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD3_INDEX              7</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RX_CTL_INDEX           8</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD0_INDEX              9</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TX_CTL_INDEX          10</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD1_INDEX             11</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD2_INDEX             12</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD3_INDEX             13</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RXC_INDEX             14</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR25_INDEX            15</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB2_INDEX               16</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA16_INDEX            17</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA17_INDEX            18</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA18_INDEX            19</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA19_INDEX            20</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA20_INDEX            21</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA21_INDEX            22</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA22_INDEX            23</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA23_INDEX            24</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB3_INDEX               25</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA24_INDEX            26</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA25_INDEX            27</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA26_INDEX            28</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA27_INDEX            29</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA28_INDEX            30</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA29_INDEX            31</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA30_INDEX            32</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA31_INDEX            33</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR24_INDEX            34</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR23_INDEX            35</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR22_INDEX            36</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR21_INDEX            37</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR20_INDEX            38</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR19_INDEX            39</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR18_INDEX            40</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR17_INDEX            41</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR16_INDEX            42</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_CS0_INDEX               43</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_CS1_INDEX               44</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_OE_INDEX                45</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_RW_INDEX                46</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_LBA_INDEX               47</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB0_INDEX               48</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB1_INDEX               49</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD00_INDEX              50</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD01_INDEX              51</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD02_INDEX              52</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD03_INDEX              53</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD04_INDEX              54</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD05_INDEX              55</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD06_INDEX              56</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD07_INDEX              57</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD08_INDEX              58</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD09_INDEX              59</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD10_INDEX              60</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD11_INDEX              61</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD12_INDEX              62</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD13_INDEX              63</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD14_INDEX              64</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD15_INDEX              65</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_WAIT_INDEX              66</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_BCLK_INDEX              67</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_DISP_CLK_INDEX          68</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN15_INDEX             69</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN02_INDEX             70</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN03_INDEX             71</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN04_INDEX             72</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA00_INDEX          73</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA01_INDEX          74</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA02_INDEX          75</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA03_INDEX          76</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA04_INDEX          77</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA05_INDEX          78</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA06_INDEX          79</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA07_INDEX          80</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA08_INDEX          81</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA09_INDEX          82</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA10_INDEX          83</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA11_INDEX          84</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA12_INDEX          85</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA13_INDEX          86</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA14_INDEX          87</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA15_INDEX          88</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA16_INDEX          89</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA17_INDEX          90</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA18_INDEX          91</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA19_INDEX          92</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA20_INDEX          93</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA21_INDEX          94</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA22_INDEX          95</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA23_INDEX          96</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_MDIO_INDEX             97</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_REF_CLK_INDEX          98</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_RX_ER_INDEX            99</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_CRS_DV_INDEX          100</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_RX_DATA1_INDEX        101</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_RX_DATA0_INDEX        102</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_TX_EN_INDEX           103</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_TX_DATA1_INDEX        104</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_TX_DATA0_INDEX        105</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_MDC_INDEX             106</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS5_P_INDEX         107</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM5_INDEX            108</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM4_INDEX            109</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS4_P_INDEX         110</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS3_P_INDEX         111</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM3_INDEX            112</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS2_P_INDEX         113</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM2_INDEX            114</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR00_INDEX          115</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR01_INDEX          116</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR02_INDEX          117</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR03_INDEX          118</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR04_INDEX          119</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR05_INDEX          120</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR06_INDEX          121</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR07_INDEX          122</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR08_INDEX          123</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR09_INDEX          124</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR10_INDEX          125</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR11_INDEX          126</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR12_INDEX          127</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR13_INDEX          128</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR14_INDEX          129</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR15_INDEX          130</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_CAS_INDEX             131</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_CS0_INDEX             132</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_CS1_INDEX             133</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_RAS_INDEX             134</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_RESET_INDEX           135</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDBA0_INDEX           136</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDBA1_INDEX           137</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCLK0_P_INDEX        138</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDBA2_INDEX           149</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCKE0_INDEX          140</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCLK1_P_INDEX        141</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCKE1_INDEX          142</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ODT0_INDEX            143</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ODT1_INDEX            144</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDWE_B_INDEX          145</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS0_P_INDEX         146</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM0_INDEX            147</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS1_P_INDEX         148</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM1_INDEX            149</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS6_P_INDEX         150</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM6_INDEX            151</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS7_P_INDEX         152</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM7_INDEX            153</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL0_INDEX             154</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW0_INDEX             155</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL1_INDEX             156</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW1_INDEX             157</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL2_INDEX             158</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW2_INDEX             159</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL3_INDEX             160</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW3_INDEX             161</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL4_INDEX             162</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW4_INDEX             163</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO00_INDEX               164</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO01_INDEX               165</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO09_INDEX               166</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO03_INDEX               167</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO06_INDEX               168</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO02_INDEX               169</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO04_INDEX               170</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO05_INDEX               171</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO07_INDEX               172</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO08_INDEX               173</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO16_INDEX               174</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO17_INDEX               175</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO18_INDEX               176</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO19_INDEX               177</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_PIXCLK_INDEX          178</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_HSYNC_INDEX           179</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA_EN_INDEX         180</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_VSYNC_INDEX           181</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA04_INDEX          182</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA05_INDEX          183</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA06_INDEX          184</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA07_INDEX          185</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA08_INDEX          186</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA09_INDEX          187</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA10_INDEX          188</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA11_INDEX          189</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA12_INDEX          190</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA13_INDEX          191</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA14_INDEX          192</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA15_INDEX          193</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA16_INDEX          194</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA17_INDEX          195</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA18_INDEX          196</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA19_INDEX          197</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TMS_INDEX             198</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_MOD_INDEX             199</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TRSTB_INDEX           200</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TDI_INDEX             201</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TCK_INDEX             202</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TDO_INDEX             203</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA7_INDEX            204</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA6_INDEX            205</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA5_INDEX            206</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA4_INDEX            207</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_CMD_INDEX              208</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_CLK_INDEX              209</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA0_INDEX            210</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA1_INDEX            211</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA2_INDEX            212</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA3_INDEX            213</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_RESET_INDEX            214</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CLE_INDEX             215</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_ALE_INDEX             216</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_WP_INDEX              217</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_READY_INDEX           218</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS0_INDEX             219</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS1_INDEX             220</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS2_INDEX             221</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS3_INDEX             222</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_CMD_INDEX              223</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_CLK_INDEX              224</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA00_INDEX          225</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA01_INDEX          226</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA02_INDEX          227</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA03_INDEX          228</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA04_INDEX          229</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA05_INDEX          230</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA06_INDEX          231</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA07_INDEX          232</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA0_INDEX            233</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA1_INDEX            234</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA2_INDEX            235</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA3_INDEX            236</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA4_INDEX            237</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA5_INDEX            238</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA6_INDEX            239</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA7_INDEX            240</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA1_INDEX            241</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA0_INDEX            242</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA3_INDEX            243</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_CMD_INDEX              244</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA2_INDEX            245</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_CLK_INDEX              246</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_CLK_INDEX              247</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_CMD_INDEX              248</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_DATA3_INDEX            249</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define IMX_PADCTL_NREGISTERS                 250</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/* Pad Control Register Offsets */</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define IMX_PADCTL_OFFSET(n)                  (0x0360 + ((unsigned int)(n) &lt;&lt; 2))</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define IMX_PADCTL_SD2_DATA1_OFFSET           0x0360</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_DATA2_OFFSET           0x0364</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_DATA0_OFFSET           0x0368</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TXC_OFFSET           0x036c</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD0_OFFSET           0x0370</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD1_OFFSET           0x0374</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD2_OFFSET           0x0378</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD3_OFFSET           0x037c</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RX_CTL_OFFSET        0x0380</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD0_OFFSET           0x0384</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TX_CTL_OFFSET        0x0388</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD1_OFFSET           0x038c</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD2_OFFSET           0x0390</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD3_OFFSET           0x0394</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RXC_OFFSET           0x0398</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR25_OFFSET          0x039c</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB2_OFFSET             0x03a0</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA16_OFFSET          0x03a4</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA17_OFFSET          0x03a8</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA18_OFFSET          0x03ac</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA19_OFFSET          0x03b0</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA20_OFFSET          0x03b4</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA21_OFFSET          0x03b8</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA22_OFFSET          0x03bc</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA23_OFFSET          0x03c0</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB3_OFFSET             0x03c4</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA24_OFFSET          0x03c8</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA25_OFFSET          0x03cc</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA26_OFFSET          0x03d0</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA27_OFFSET          0x03d4</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA28_OFFSET          0x03d8</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA29_OFFSET          0x03dc</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA30_OFFSET          0x03e0</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA31_OFFSET          0x03e4</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR24_OFFSET          0x03e8</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR23_OFFSET          0x03ec</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR22_OFFSET          0x03f0</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR21_OFFSET          0x03f4</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR20_OFFSET          0x03f8</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR19_OFFSET          0x03fc</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR18_OFFSET          0x0400</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR17_OFFSET          0x0404</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR16_OFFSET          0x0408</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_CS0_OFFSET             0x040c</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_CS1_OFFSET             0x0410</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_OE_OFFSET              0x0414</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_RW_OFFSET              0x0418</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_LBA_OFFSET             0x041c</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB0_OFFSET             0x0420</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB1_OFFSET             0x0424</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD00_OFFSET            0x0428</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD01_OFFSET            0x042c</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD02_OFFSET            0x0430</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD03_OFFSET            0x0434</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD04_OFFSET            0x0438</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD05_OFFSET            0x043c</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD06_OFFSET            0x0440</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD07_OFFSET            0x0444</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD08_OFFSET            0x0448</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD09_OFFSET            0x044c</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD10_OFFSET            0x0450</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD11_OFFSET            0x0454</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD12_OFFSET            0x0458</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD13_OFFSET            0x045c</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD14_OFFSET            0x0460</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD15_OFFSET            0x0464</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_WAIT_OFFSET            0x0468</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_BCLK_OFFSET            0x046c</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_DISP_CLK_OFFSET        0x0470</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN15_OFFSET           0x0474</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN02_OFFSET           0x0478</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN03_OFFSET           0x047c</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN04_OFFSET           0x0480</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA00_OFFSET        0x0484</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA01_OFFSET        0x0488</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA02_OFFSET        0x048c</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA03_OFFSET        0x0490</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA04_OFFSET        0x0494</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA05_OFFSET        0x0498</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA06_OFFSET        0x049c</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA07_OFFSET        0x04a0</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA08_OFFSET        0x04a4</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA09_OFFSET        0x04a8</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA10_OFFSET        0x04ac</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA11_OFFSET        0x04b0</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA12_OFFSET        0x04b4</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA13_OFFSET        0x04b8</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA14_OFFSET        0x04bc</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA15_OFFSET        0x04c0</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA16_OFFSET        0x04c4</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA17_OFFSET        0x04c8</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA18_OFFSET        0x04cc</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA19_OFFSET        0x04d0</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA20_OFFSET        0x04d4</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA21_OFFSET        0x04d8</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA22_OFFSET        0x04dc</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA23_OFFSET        0x04e0</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_MDIO_OFFSET           0x04e4</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_REF_CLK_OFFSET        0x04e8</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_RX_ER_OFFSET          0x04ec</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_CRS_DV_OFFSET         0x04f0</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_RX_DATA1_OFFSET       0x04f4</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_RX_DATA0_OFFSET       0x04f8</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_TX_EN_OFFSET          0x04fc</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_TX_DATA1_OFFSET       0x0500</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_TX_DATA0_OFFSET       0x0504</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_MDC_OFFSET            0x0508</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS5_P_OFFSET        0x050c</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM5_OFFSET           0x0510</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM4_OFFSET           0x0514</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS4_P_OFFSET        0x0518</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS3_P_OFFSET        0x051c</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM3_OFFSET           0x0520</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS2_P_OFFSET        0x0524</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM2_OFFSET           0x0528</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR00_OFFSET         0x052c</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR01_OFFSET         0x0530</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR02_OFFSET         0x0534</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR03_OFFSET         0x0538</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR04_OFFSET         0x053c</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR05_OFFSET         0x0540</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR06_OFFSET         0x0544</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR07_OFFSET         0x0548</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR08_OFFSET         0x054c</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR09_OFFSET         0x0550</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR10_OFFSET         0x0554</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR11_OFFSET         0x0558</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR12_OFFSET         0x055c</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR13_OFFSET         0x0560</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR14_OFFSET         0x0564</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR15_OFFSET         0x0568</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_CAS_OFFSET            0x056c</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_CS0_OFFSET            0x0570</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_CS1_OFFSET            0x0574</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_RAS_OFFSET            0x0578</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_RESET_OFFSET          0x057c</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDBA0_OFFSET          0x0580</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDBA1_OFFSET          0x0584</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCLK0_P_OFFSET       0x0588</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDBA2_OFFSET          0x058c</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCKE0_OFFSET         0x0590</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCLK1_P_OFFSET       0x0594</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCKE1_OFFSET         0x0598</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ODT0_OFFSET           0x059c</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ODT1_OFFSET           0x05a0</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDWE_B_OFFSET         0x05a4</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS0_P_OFFSET        0x05a8</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM0_OFFSET           0x05ac</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS1_P_OFFSET        0x05b0</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM1_OFFSET           0x05b4</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS6_P_OFFSET        0x05b8</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM6_OFFSET           0x05bc</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS7_P_OFFSET        0x05c0</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM7_OFFSET           0x05c4</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL0_OFFSET            0x05c8</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW0_OFFSET            0x05cc</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL1_OFFSET            0x05d0</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW1_OFFSET            0x05d4</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL2_OFFSET            0x05d8</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW2_OFFSET            0x05dc</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL3_OFFSET            0x05e0</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW3_OFFSET            0x05e4</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL4_OFFSET            0x05e8</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW4_OFFSET            0x05ec</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO00_OFFSET              0x05f0</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO01_OFFSET              0x05f4</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO09_OFFSET              0x05f8</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO03_OFFSET              0x05fc</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO06_OFFSET              0x0600</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO02_OFFSET              0x0604</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO04_OFFSET              0x0608</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO05_OFFSET              0x060c</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO07_OFFSET              0x0610</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO08_OFFSET              0x0614</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO16_OFFSET              0x0618</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO17_OFFSET              0x061c</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO18_OFFSET              0x0620</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO19_OFFSET              0x0624</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_PIXCLK_OFFSET         0x0628</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_HSYNC_OFFSET          0x062c</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA_EN_OFFSET        0x0630</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_VSYNC_OFFSET          0x0634</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA04_OFFSET         0x0638</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA05_OFFSET         0x063c</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA06_OFFSET         0x0640</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA07_OFFSET         0x0644</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA08_OFFSET         0x0648</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA09_OFFSET         0x064c</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA10_OFFSET         0x0650</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA11_OFFSET         0x0654</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA12_OFFSET         0x0658</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA13_OFFSET         0x065c</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA14_OFFSET         0x0660</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA15_OFFSET         0x0664</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA16_OFFSET         0x0668</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA17_OFFSET         0x066c</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA18_OFFSET         0x0670</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA19_OFFSET         0x0674</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TMS_OFFSET            0x0678</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_MOD_OFFSET            0x067c</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TRSTB_OFFSET          0x0680</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TDI_OFFSET            0x0684</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TCK_OFFSET            0x0688</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TDO_OFFSET            0x068c</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA7_OFFSET           0x0690</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA6_OFFSET           0x0694</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA5_OFFSET           0x0698</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA4_OFFSET           0x069c</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_CMD_OFFSET             0x06a0</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_CLK_OFFSET             0x06a4</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA0_OFFSET           0x06a8</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA1_OFFSET           0x06ac</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA2_OFFSET           0x06b0</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA3_OFFSET           0x06b4</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_RESET_OFFSET           0x06b8</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CLE_OFFSET            0x06bc</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_ALE_OFFSET            0x06c0</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_WP_OFFSET             0x06c4</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_READY_OFFSET          0x06c8</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS0_OFFSET            0x06cc</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS1_OFFSET            0x06d0</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS2_OFFSET            0x06d4</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS3_OFFSET            0x06d8</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_CMD_OFFSET             0x06dc</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_CLK_OFFSET             0x06e0</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA00_OFFSET         0x06e4</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA01_OFFSET         0x06e8</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA02_OFFSET         0x06ec</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA03_OFFSET         0x06f0</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA04_OFFSET         0x06f4</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA05_OFFSET         0x06f8</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA06_OFFSET         0x06fc</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA07_OFFSET         0x0700</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA0_OFFSET           0x0704</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA1_OFFSET           0x0708</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA2_OFFSET           0x070c</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA3_OFFSET           0x0710</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA4_OFFSET           0x0714</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA5_OFFSET           0x0718</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA6_OFFSET           0x071c</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA7_OFFSET           0x0720</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA1_OFFSET           0x0724</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA0_OFFSET           0x0728</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA3_OFFSET           0x072c</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_CMD_OFFSET             0x0730</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA2_OFFSET           0x0734</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_CLK_OFFSET             0x0738</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_CLK_OFFSET             0x073c</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_CMD_OFFSET             0x0740</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_DATA3_OFFSET           0x0744</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">/* Pad Group Control Registers */</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define IMX_PADGROUP_B7DS_OFFSET              0x0748</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_ADDDS_OFFSET             0x074c</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDRMODE_CTL_OFFSET       0x0750</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL0_OFFSET         0x0754</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDRPKE_OFFSET            0x0758</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL1_OFFSET         0x075c</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL2_OFFSET         0x0760</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL3_OFFSET         0x0764</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDRPK_OFFSET             0x0768</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL4_OFFSET         0x076c</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDRHYS_OFFSET            0x0770</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDRMODE_OFFSET           0x0774</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL5_OFFSET         0x0778</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL6_OFFSET         0x077c</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL7_OFFSET         0x0780</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B0DS_OFFSET              0x0784</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B1DS_OFFSET              0x0788</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_CTLDS_OFFSET             0x078c</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDR_TYPE_RGMII_OFFSET    0x0790</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B2DS_OFFSET              0x0794</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDR_TYPE_OFFSET          0x0798</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B3DS_OFFSET              0x079c</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B4DS_OFFSET              0x07a0</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B5DS_OFFSET              0x07a4</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B6DS_OFFSET              0x07a8</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_RGMII_TERM_OFFSET        0x07ac</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">/* Select Input Registers */</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define IMX_INPUT_ASRC_ASRCK_CLOCK_6_OFFSET   0x07b0</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_DA_AMX_OFFSET    0x07b4</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_DB_AMX_OFFSET    0x07b8</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_RXCLK_AMX_OFFSET 0x07bc</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_RXFS_AMX_OFFSET  0x07c0</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_TXCLK_AMX_OFFSET 0x07c4</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_TXFS_AMX_OFFSET  0x07c8</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_DA_AMX_OFFSET    0x07cc</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_DB_AMX_OFFSET    0x07d0</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_RXCLK_AMX_OFFSET 0x07d4</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_RXFS_AMX_OFFSET  0x07d8</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_TXCLK_AMX_OFFSET 0x07dc</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_TXFS_AMX_OFFSET  0x07e0</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_FLEXCAN1_RX_OFFSET          0x07e4</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_FLEXCAN2_RX_OFFSET          0x07e8</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_CCM_PMIC_READY_OFFSET       0x07e0</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_CSPI_CLK_IN_OFFSET   0x07f4</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_MISO_OFFSET          0x07f8</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_MOSI_OFFSET          0x07fc</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_SS0_OFFSET           0x0800</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_SS1_OFFSET           0x0804</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_SS2_OFFSET           0x0808</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_SS3_OFFSET           0x080c</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI2_CSPI_CLK_IN_OFFSET   0x0810</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI2_MISO_OFFSET          0x0814</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI2_MOSI_OFFSET          0x0818</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI2_SS0_OFFSET           0x081c</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI2_SS1_OFFSET           0x0820</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI4_SS0_OFFSET           0x0824</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI5_CSPI_CLK_IN_OFFSET   0x0828</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI5_MISO_OFFSET          0x082c</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI5_MOSI_OFFSET          0x0830</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI5_SS0_OFFSET           0x0834</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI5_SS1_OFFSET           0x0838</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_REF_CLK_OFFSET         0x083c</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_MDIO_OFFSET       0x0840</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_CLK_OFFSET     0x0844</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_DATA0_OFFSET   0x0848</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_DATA1_OFFSET   0x084c</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_DATA2_OFFSET   0x0850</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_DATA3_OFFSET   0x0854</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_EN_OFFSET      0x0858</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_RX_FS_OFFSET           0x085c</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_TX_FS_OFFSET           0x0860</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_RX_HF_CLK_OFFSET       0x0864</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_TX_HF_CLK_OFFSET       0x0868</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_RX_CLK_OFFSET          0x086c</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_TX_CLK_OFFSET          0x0870</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO0_OFFSET            0x0874</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO1_OFFSET            0x0878</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO2_SDI3_OFFSET       0x087c</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO3_SDI2_OFFSET       0x0880</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO4_SDI1_OFFSET       0x0884</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO5_SDI0_OFFSET       0x0888</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_HDMI_ICECIN_OFFSET          0x088c</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_HDMI_II2C_CLKIN_OFFSET      0x0890</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_HDMI_II2C_DATAIN_OFFSET     0x0894</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C1_SCL_IN_OFFSET          0x0898</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C1_SDA_IN_OFFSET          0x089c</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C2_SCL_IN_OFFSET          0x08a0</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C2_SDA_IN_OFFSET          0x08a4</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C3_SCL_IN_OFFSET          0x08a8</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C3_SDA_IN_OFFSET          0x08ac</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA10_OFFSET    0x08b0</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA11_OFFSET    0x08b4</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA12_OFFSET    0x08b8</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA13_OFFSET    0x08bc</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA14_OFFSET    0x08c0</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA15_OFFSET    0x08c4</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA16_OFFSET    0x08c8</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA17_OFFSET    0x08cc</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA18_OFFSET    0x08d0</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA19_OFFSET    0x08d4</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA_EN_OFFSET   0x08d8</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_HSYNC_OFFSET     0x08dc</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_PIX_CLK_OFFSET   0x08e0</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_VSYNC_OFFSET     0x08e4</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_COL5_OFFSET             0x08e8</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_COL6_OFFSET             0x08ec</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_COL7_OFFSET             0x08f0</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_ROW5_OFFSET             0x08f4</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_ROW6_OFFSET             0x08f8</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_ROW7_OFFSET             0x08fc</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_MLB_MLB_CLK_IN_OFFSET       0x0900</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_MLB_MLB_DATA_IN_OFFSET      0x0904</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_MLB_MLB_SIG_IN_OFFSET       0x0908</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_SDMA_EVENTS14_OFFSET        0x090c</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_SDMA_EVENTS47_OFFSET        0x0910</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_SPDIF_SPDIF_IN1_OFFSET      0x0914</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_SPDIF_TX_CLK2_OFFSET        0x0918</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART1_UART_RTS_B_OFFSET     0x091c</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART1_UART_RX_DATA_OFFSET   0x0920</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART2_UART_RTS_B_OFFSET     0x0924</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART2_UART_RX_DATA_OFFSET   0x0928</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART3_UART_RTS_B_OFFSET     0x092c</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART3_UART_RX_DATA_OFFSET   0x0930</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART4_UART_RTS_B_OFFSET     0x0934</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART4_UART_RX_DATA_OFFSET   0x0938</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART5_UART_RTS_B_OFFSET     0x093c</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART5_UART_RX_DATA_OFFSET   0x0940</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_USB_OTG_OC_OFFSET           0x0944</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_USB_H1_OC_OFFSET            0x0948</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_USDHC1_WP_ON_OFFSET         0x094c</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">/* IOMUXC Register Addresses ********************************************************/</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">/* General Purpose Registers */</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define IMX_IOMUXC_GPR0                       (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR0_OFFSET)</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR1                       (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR1_OFFSET)</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR2                       (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR2_OFFSET)</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR3                       (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR3_OFFSET)</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR4                       (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR4_OFFSET)</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR5                       (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR5_OFFSET)</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR6                       (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR6_OFFSET)</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR7                       (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR7_OFFSET)</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR8                       (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR8_OFFSET)</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR9                       (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR9_OFFSET)</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR10                      (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR10_OFFSET)</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR11                      (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR11_OFFSET)</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR12                      (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR12_OFFSET)</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_IOMUXC_GPR13                      (IMX_IOMUXC_VBASE+IMX_IOMUXC_GPR13_OFFSET)</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/* Pad Mux Registers */</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define IMX_PADMUX_ADDRESS(n)                 (IMX_IOMUXC_VBASE+IMX_PADMUX_OFFSET(n))</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define IMX_PADMUX_SD2_DATA1                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD2_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_DATA2                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD2_DATA2_OFFSET)</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_DATA0                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD2_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TXC                  (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_TXC_OFFSET)</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD0                  (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_TD0_OFFSET)</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD1                  (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_TD1_OFFSET)</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD2                  (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_TD2_OFFSET)</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TD3                  (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_TD3_OFFSET)</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RX_CTL               (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_RX_CTL_OFFSET)</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD0                  (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_RD0_OFFSET)</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_TX_CTL               (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_TX_CTL_OFFSET)</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD1                  (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_RD1_OFFSET)</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD2                  (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_RD2_OFFSET)</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RD3                  (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_RD3_OFFSET)</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_RGMII_RXC                  (IMX_IOMUXC_VBASE+IMX_PADMUX_RGMII_RXC_OFFSET)</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR25                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_ADDR25_OFFSET)</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB2                    (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_EB2_OFFSET)</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA16                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA16_OFFSET)</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA17                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA17_OFFSET)</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA18                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA18_OFFSET)</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA19                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA19_OFFSET)</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA20                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA20_OFFSET)</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA21                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA21_OFFSET)</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA22                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA22_OFFSET)</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA23                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA23_OFFSET)</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB3                    (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_EB3_OFFSET)</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA24                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA24_OFFSET)</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA25                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA25_OFFSET)</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA26                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA26_OFFSET)</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA27                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA27_OFFSET)</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA28                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA28_OFFSET)</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA29                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA29_OFFSET)</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA30                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA30_OFFSET)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_DATA31                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_DATA31_OFFSET)</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR24                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_ADDR24_OFFSET)</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR23                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_ADDR23_OFFSET)</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR22                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_ADDR22_OFFSET)</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR21                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_ADDR21_OFFSET)</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR20                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_ADDR20_OFFSET)</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR19                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_ADDR19_OFFSET)</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR18                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_ADDR18_OFFSET)</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR17                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_ADDR17_OFFSET)</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_ADDR16                 (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_ADDR16_OFFSET)</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_CS0                    (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_CS0_OFFSET)</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_CS1                    (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_CS1_OFFSET)</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_OE                     (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_OE_OFFSET)</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_RW                     (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_RW_OFFSET)</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_LBA                    (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_LBA_OFFSET)</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB0                    (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_EB0_OFFSET)</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_EB1                    (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_EB1_OFFSET)</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD00                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD00_OFFSET)</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD01                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD01_OFFSET)</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD02                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD02_OFFSET)</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD03                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD03_OFFSET)</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD04                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD04_OFFSET)</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD05                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD05_OFFSET)</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD06                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD06_OFFSET)</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD07                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD07_OFFSET)</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD08                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD08_OFFSET)</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD09                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD09_OFFSET)</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD10                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD10_OFFSET)</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD11                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD11_OFFSET)</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD12                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD12_OFFSET)</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD13                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD13_OFFSET)</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD14                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD14_OFFSET)</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_AD15                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_AD15_OFFSET)</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_WAIT                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_WAIT_OFFSET)</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_EIM_BCLK                   (IMX_IOMUXC_VBASE+IMX_PADMUX_EIM_BCLK_OFFSET)</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_DISP_CLK               (IMX_IOMUXC_VBASE+IMX_PADMUX_DI0_DISP_CLK_OFFSET)</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN15                  (IMX_IOMUXC_VBASE+IMX_PADMUX_DI0_PIN15_OFFSET)</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN02                  (IMX_IOMUXC_VBASE+IMX_PADMUX_DI0_PIN02_OFFSET)</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN03                  (IMX_IOMUXC_VBASE+IMX_PADMUX_DI0_PIN03_OFFSET)</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DI0_PIN04                  (IMX_IOMUXC_VBASE+IMX_PADMUX_DI0_PIN04_OFFSET)</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA00               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA00_OFFSET)</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA01               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA01_OFFSET)</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA02               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA02_OFFSET)</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA03               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA03_OFFSET)</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA04               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA04_OFFSET)</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA05               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA05_OFFSET)</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA06               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA06_OFFSET)</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA07               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA07_OFFSET)</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA08               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA08_OFFSET)</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA09               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA09_OFFSET)</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA10               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA10_OFFSET)</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA11               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA11_OFFSET)</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA12               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA12_OFFSET)</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA13               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA13_OFFSET)</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA14               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA14_OFFSET)</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA15               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA15_OFFSET)</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA16               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA16_OFFSET)</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA17               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA17_OFFSET)</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA18               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA18_OFFSET)</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA19               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA19_OFFSET)</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA20               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA20_OFFSET)</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA21               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA21_OFFSET)</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA22               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA22_OFFSET)</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_DISP0_DATA23               (IMX_IOMUXC_VBASE+IMX_PADMUX_DISP0_DATA23_OFFSET)</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_MDIO                  (IMX_IOMUXC_VBASE+IMX_PADMUX_ENET_MDIO_OFFSET)</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_REF_CLK               (IMX_IOMUXC_VBASE+IMX_PADMUX_ENET_REF_CLK_OFFSET)</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_RX_ER                 (IMX_IOMUXC_VBASE+IMX_PADMUX_ENET_RX_ER_OFFSET)</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_CRS_DV                (IMX_IOMUXC_VBASE+IMX_PADMUX_ENET_CRS_DV_OFFSET)</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_RX_DATA1              (IMX_IOMUXC_VBASE+IMX_PADMUX_ENET_RX_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_RX_DATA0              (IMX_IOMUXC_VBASE+IMX_PADMUX_ENET_RX_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_TX_EN                 (IMX_IOMUXC_VBASE+IMX_PADMUX_ENET_TX_EN_OFFSET)</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_TX_DATA1              (IMX_IOMUXC_VBASE+IMX_PADMUX_ENET_TX_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_TX_DATA0              (IMX_IOMUXC_VBASE+IMX_PADMUX_ENET_TX_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_ENET_MDC                   (IMX_IOMUXC_VBASE+IMX_PADMUX_ENET_MDC_OFFSET)</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL0                   (IMX_IOMUXC_VBASE+IMX_PADMUX_KEY_COL0_OFFSET)</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW0                   (IMX_IOMUXC_VBASE+IMX_PADMUX_KEY_ROW0_OFFSET)</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL1                   (IMX_IOMUXC_VBASE+IMX_PADMUX_KEY_COL1_OFFSET)</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW1                   (IMX_IOMUXC_VBASE+IMX_PADMUX_KEY_ROW1_OFFSET)</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL2                   (IMX_IOMUXC_VBASE+IMX_PADMUX_KEY_COL2_OFFSET)</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW2                   (IMX_IOMUXC_VBASE+IMX_PADMUX_KEY_ROW2_OFFSET)</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL3                   (IMX_IOMUXC_VBASE+IMX_PADMUX_KEY_COL3_OFFSET)</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW3                   (IMX_IOMUXC_VBASE+IMX_PADMUX_KEY_ROW3_OFFSET)</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_COL4                   (IMX_IOMUXC_VBASE+IMX_PADMUX_KEY_COL4_OFFSET)</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_KEY_ROW4                   (IMX_IOMUXC_VBASE+IMX_PADMUX_KEY_ROW4_OFFSET)</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO00                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO00_OFFSET)</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO01                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO01_OFFSET)</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO09                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO09_OFFSET)</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO03                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO03_OFFSET)</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO06                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO06_OFFSET)</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO02                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO02_OFFSET)</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO04                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO04_OFFSET)</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO05                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO05_OFFSET)</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO07                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO07_OFFSET)</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO08                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO08_OFFSET)</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO16                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO16_OFFSET)</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO17                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO17_OFFSET)</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO18                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO18_OFFSET)</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_GPIO19                     (IMX_IOMUXC_VBASE+IMX_PADMUX_GPIO19_OFFSET)</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_PIXCLK                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_PIXCLK_OFFSET)</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_HSYNC                 (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_HSYNC_OFFSET)</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA_EN               (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA_EN_OFFSET)</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_VSYNC                 (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_VSYNC_OFFSET)</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA04                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA04_OFFSET)</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA05                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA05_OFFSET)</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA06                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA06_OFFSET)</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA07                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA07_OFFSET)</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA08                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA08_OFFSET)</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA09                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA09_OFFSET)</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA10                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA10_OFFSET)</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA11                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA11_OFFSET)</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA12                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA12_OFFSET)</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA13                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA13_OFFSET)</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA14                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA14_OFFSET)</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA15                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA15_OFFSET)</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA16                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA16_OFFSET)</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA17                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA17_OFFSET)</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA18                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA18_OFFSET)</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_CSI0_DATA19                (IMX_IOMUXC_VBASE+IMX_PADMUX_CSI0_DATA19_OFFSET)</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA7                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_DATA7_OFFSET)</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA6                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_DATA6_OFFSET)</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA5                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_DATA5_OFFSET)</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA4                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_DATA4_OFFSET)</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_CMD                    (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_CMD_OFFSET)</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_CLK                    (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_CLK_OFFSET)</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA0                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA1                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA2                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_DATA2_OFFSET)</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_DATA3                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_DATA3_OFFSET)</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD3_RESET                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD3_RESET_OFFSET)</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CLE                   (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_CLE_OFFSET)</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_ALE                   (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_ALE_OFFSET)</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_WP                    (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_WP_OFFSET)</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_READY                 (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_READY_OFFSET)</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS0                   (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_CS0_OFFSET)</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS1                   (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_CS1_OFFSET)</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS2                   (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_CS2_OFFSET)</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_CS3                   (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_CS3_OFFSET)</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_CMD                    (IMX_IOMUXC_VBASE+IMX_PADMUX_SD4_CMD_OFFSET)</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_CLK                    (IMX_IOMUXC_VBASE+IMX_PADMUX_SD4_CLK_OFFSET)</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA00                (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_DATA00_OFFSET)</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA01                (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_DATA01_OFFSET)</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA02                (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_DATA02_OFFSET)</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA03                (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_DATA03_OFFSET)</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA04                (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_DATA04_OFFSET)</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA05                (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_DATA05_OFFSET)</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA06                (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_DATA06_OFFSET)</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_NAND_DATA07                (IMX_IOMUXC_VBASE+IMX_PADMUX_NAND_DATA07_OFFSET)</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA0                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD4_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA1                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD4_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA2                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD4_DATA2_OFFSET)</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA3                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD4_DATA3_OFFSET)</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA4                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD4_DATA4_OFFSET)</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA5                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD4_DATA5_OFFSET)</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA6                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD4_DATA6_OFFSET)</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD4_DATA7                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD4_DATA7_OFFSET)</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA1                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD1_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA0                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD1_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA3                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD1_DATA3_OFFSET)</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_CMD                    (IMX_IOMUXC_VBASE+IMX_PADMUX_SD1_CMD_OFFSET)</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_DATA2                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD1_DATA2_OFFSET)</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD1_CLK                    (IMX_IOMUXC_VBASE+IMX_PADMUX_SD1_CLK_OFFSET)</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_CLK                    (IMX_IOMUXC_VBASE+IMX_PADMUX_SD2_CLK_OFFSET)</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_CMD                    (IMX_IOMUXC_VBASE+IMX_PADMUX_SD2_CMD_OFFSET)</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADMUX_SD2_DATA3                  (IMX_IOMUXC_VBASE+IMX_PADMUX_SD2_DATA3_OFFSET)</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">/* Pad Control Registers */</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define IMX_PADCTL_ADDRESS(n)                 (IMX_IOMUXC_VBASE+IMX_PADCTL_OFFSET(n))</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define IMX_PADCTL_SD2_DATA1                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD2_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_DATA2                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD2_DATA2_OFFSET)</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_DATA0                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD2_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TXC                  (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_TXC_OFFSET)</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD0                  (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_TD0_OFFSET)</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD1                  (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_TD1_OFFSET)</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD2                  (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_TD2_OFFSET)</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TD3                  (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_TD3_OFFSET)</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RX_CTL               (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_RX_CTL_OFFSET)</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD0                  (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_RD0_OFFSET)</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_TX_CTL               (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_TX_CTL_OFFSET)</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD1                  (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_RD1_OFFSET)</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD2                  (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_RD2_OFFSET)</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RD3                  (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_RD3_OFFSET)</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_RGMII_RXC                  (IMX_IOMUXC_VBASE+IMX_PADCTL_RGMII_RXC_OFFSET)</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR25                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_ADDR25_OFFSET)</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB2                    (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_EB2_OFFSET)</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA16                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA16_OFFSET)</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA17                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA17_OFFSET)</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA18                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA18_OFFSET)</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA19                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA19_OFFSET)</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA20                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA20_OFFSET)</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA21                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA21_OFFSET)</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA22                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA22_OFFSET)</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA23                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA23_OFFSET)</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB3                    (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_EB3_OFFSET)</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA24                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA24_OFFSET)</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA25                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA25_OFFSET)</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA26                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA26_OFFSET)</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA27                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA27_OFFSET)</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA28                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA28_OFFSET)</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA29                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA29_OFFSET)</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA30                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA30_OFFSET)</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_DATA31                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_DATA31_OFFSET)</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR24                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_ADDR24_OFFSET)</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR23                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_ADDR23_OFFSET)</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR22                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_ADDR22_OFFSET)</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR21                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_ADDR21_OFFSET)</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR20                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_ADDR20_OFFSET)</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR19                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_ADDR19_OFFSET)</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR18                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_ADDR18_OFFSET)</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR17                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_ADDR17_OFFSET)</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_ADDR16                 (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_ADDR16_OFFSET)</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_CS0                    (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_CS0_OFFSET)</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_CS1                    (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_CS1_OFFSET)</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_OE                     (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_OE_OFFSET)</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_RW                     (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_RW_OFFSET)</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_LBA                    (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_LBA_OFFSET)</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB0                    (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_EB0_OFFSET)</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_EB1                    (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_EB1_OFFSET)</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD00                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD00_OFFSET)</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD01                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD01_OFFSET)</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD02                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD02_OFFSET)</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD03                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD03_OFFSET)</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD04                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD04_OFFSET)</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD05                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD05_OFFSET)</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD06                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD06_OFFSET)</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD07                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD07_OFFSET)</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD08                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD08_OFFSET)</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD09                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD09_OFFSET)</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD10                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD10_OFFSET)</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD11                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD11_OFFSET)</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD12                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD12_OFFSET)</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD13                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD13_OFFSET)</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD14                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD14_OFFSET)</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_AD15                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_AD15_OFFSET)</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_WAIT                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_WAIT_OFFSET)</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_EIM_BCLK                   (IMX_IOMUXC_VBASE+IMX_PADCTL_EIM_BCLK_OFFSET)</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_DISP_CLK               (IMX_IOMUXC_VBASE+IMX_PADCTL_DI0_DISP_CLK_OFFSET)</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN15                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DI0_PIN15_OFFSET)</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN02                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DI0_PIN02_OFFSET)</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN03                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DI0_PIN03_OFFSET)</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DI0_PIN04                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DI0_PIN04_OFFSET)</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA00               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA00_OFFSET)</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA01               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA01_OFFSET)</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA02               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA02_OFFSET)</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA03               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA03_OFFSET)</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA04               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA04_OFFSET)</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA05               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA05_OFFSET)</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA06               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA06_OFFSET)</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA07               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA07_OFFSET)</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA08               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA08_OFFSET)</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA09               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA09_OFFSET)</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA10               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA10_OFFSET)</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA11               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA11_OFFSET)</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA12               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA12_OFFSET)</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA13               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA13_OFFSET)</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA14               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA14_OFFSET)</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA15               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA15_OFFSET)</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA16               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA16_OFFSET)</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA17               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA17_OFFSET)</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA18               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA18_OFFSET)</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA19               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA19_OFFSET)</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA20               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA20_OFFSET)</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA21               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA21_OFFSET)</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA22               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA22_OFFSET)</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DISP0_DATA23               (IMX_IOMUXC_VBASE+IMX_PADCTL_DISP0_DATA23_OFFSET)</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_MDIO                  (IMX_IOMUXC_VBASE+IMX_PADCTL_ENET_MDIO_OFFSET)</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_REF_CLK               (IMX_IOMUXC_VBASE+IMX_PADCTL_ENET_REF_CLK_OFFSET)</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_RX_ER                 (IMX_IOMUXC_VBASE+IMX_PADCTL_ENET_RX_ER_OFFSET)</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_CRS_DV                (IMX_IOMUXC_VBASE+IMX_PADCTL_ENET_CRS_DV_OFFSET)</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_RX_DATA1              (IMX_IOMUXC_VBASE+IMX_PADCTL_ENET_RX_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_RX_DATA0              (IMX_IOMUXC_VBASE+IMX_PADCTL_ENET_RX_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_TX_EN                 (IMX_IOMUXC_VBASE+IMX_PADCTL_ENET_TX_EN_OFFSET)</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_TX_DATA1              (IMX_IOMUXC_VBASE+IMX_PADCTL_ENET_TX_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_TX_DATA0              (IMX_IOMUXC_VBASE+IMX_PADCTL_ENET_TX_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_ENET_MDC                   (IMX_IOMUXC_VBASE+IMX_PADCTL_ENET_MDC_OFFSET)</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS5_P               (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDQS5_P_OFFSET)</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM5                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_DQM5_OFFSET)</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM4                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_DQM4_OFFSET)</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS4_P               (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDQS4_P_OFFSET)</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS3_P               (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDQS3_P_OFFSET)</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM3                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_DQM3_OFFSET)</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS2_P               (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDQS2_P_OFFSET)</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM2                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_DQM2_OFFSET)</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR00                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR00_OFFSET)</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR01                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR01_OFFSET)</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR02                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR02_OFFSET)</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR03                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR03_OFFSET)</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR04                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR04_OFFSET)</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR05                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR05_OFFSET)</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR06                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR06_OFFSET)</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR07                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR07_OFFSET)</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR08                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR08_OFFSET)</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR09                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR09_OFFSET)</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR10                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR10_OFFSET)</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR11                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR11_OFFSET)</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR12                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR12_OFFSET)</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR13                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR13_OFFSET)</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR14                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR14_OFFSET)</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ADDR15                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ADDR15_OFFSET)</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_CAS                   (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_CAS_OFFSET)</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_CS0                   (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_CS0_OFFSET)</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_CS1                   (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_CS1_OFFSET)</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_RAS                   (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_RAS_OFFSET)</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_RESET                 (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_RESET_OFFSET)</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDBA0                 (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDBA0_OFFSET)</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDBA1                 (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDBA1_OFFSET)</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCLK0_P              (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDCLK0_P_OFFSET)</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDBA2                 (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDBA2_OFFSET)</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCKE0                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDCKE0_OFFSET)</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCLK1_P              (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDCLK1_P_OFFSET)</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDCKE1                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDCKE1_OFFSET)</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ODT0                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ODT0_OFFSET)</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_ODT1                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_ODT1_OFFSET)</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDWE_B                (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDWE_B_OFFSET)</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS0_P               (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDQS0_P_OFFSET)</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM0                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_DQM0_OFFSET)</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS1_P               (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDQS1_P_OFFSET)</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM1                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_DQM1_OFFSET)</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS6_P               (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDQS6_P_OFFSET)</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM6                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_DQM6_OFFSET)</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_SDQS7_P               (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_SDQS7_P_OFFSET)</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_DRAM_DQM7                  (IMX_IOMUXC_VBASE+IMX_PADCTL_DRAM_DQM7_OFFSET)</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL0                   (IMX_IOMUXC_VBASE+IMX_PADCTL_KEY_COL0_OFFSET)</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW0                   (IMX_IOMUXC_VBASE+IMX_PADCTL_KEY_ROW0_OFFSET)</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL1                   (IMX_IOMUXC_VBASE+IMX_PADCTL_KEY_COL1_OFFSET)</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW1                   (IMX_IOMUXC_VBASE+IMX_PADCTL_KEY_ROW1_OFFSET)</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL2                   (IMX_IOMUXC_VBASE+IMX_PADCTL_KEY_COL2_OFFSET)</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW2                   (IMX_IOMUXC_VBASE+IMX_PADCTL_KEY_ROW2_OFFSET)</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL3                   (IMX_IOMUXC_VBASE+IMX_PADCTL_KEY_COL3_OFFSET)</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW3                   (IMX_IOMUXC_VBASE+IMX_PADCTL_KEY_ROW3_OFFSET)</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_COL4                   (IMX_IOMUXC_VBASE+IMX_PADCTL_KEY_COL4_OFFSET)</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_KEY_ROW4                   (IMX_IOMUXC_VBASE+IMX_PADCTL_KEY_ROW4_OFFSET)</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO00                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO00_OFFSET)</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO01                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO01_OFFSET)</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO09                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO09_OFFSET)</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO03                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO03_OFFSET)</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO06                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO06_OFFSET)</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO02                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO02_OFFSET)</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO04                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO04_OFFSET)</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO05                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO05_OFFSET)</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO07                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO07_OFFSET)</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO08                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO08_OFFSET)</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO16                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO16_OFFSET)</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO17                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO17_OFFSET)</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO18                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO18_OFFSET)</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_GPIO19                     (IMX_IOMUXC_VBASE+IMX_PADCTL_GPIO19_OFFSET)</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_PIXCLK                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_PIXCLK_OFFSET)</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_HSYNC                 (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_HSYNC_OFFSET)</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA_EN               (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA_EN_OFFSET)</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_VSYNC                 (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_VSYNC_OFFSET)</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA04                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA04_OFFSET)</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA05                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA05_OFFSET)</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA06                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA06_OFFSET)</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA07                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA07_OFFSET)</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA08                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA08_OFFSET)</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA09                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA09_OFFSET)</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA10                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA10_OFFSET)</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA11                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA11_OFFSET)</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA12                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA12_OFFSET)</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA13                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA13_OFFSET)</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA14                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA14_OFFSET)</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA15                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA15_OFFSET)</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA16                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA16_OFFSET)</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA17                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA17_OFFSET)</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA18                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA18_OFFSET)</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_CSI0_DATA19                (IMX_IOMUXC_VBASE+IMX_PADCTL_CSI0_DATA19_OFFSET)</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TMS                   (IMX_IOMUXC_VBASE+IMX_PADCTL_JTAG_TMS_OFFSET)</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_MOD                   (IMX_IOMUXC_VBASE+IMX_PADCTL_JTAG_MOD_OFFSET)</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TRSTB                 (IMX_IOMUXC_VBASE+IMX_PADCTL_JTAG_TRSTB_OFFSET)</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TDI                   (IMX_IOMUXC_VBASE+IMX_PADCTL_JTAG_TDI_OFFSET)</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TCK                   (IMX_IOMUXC_VBASE+IMX_PADCTL_JTAG_TCK_OFFSET)</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_JTAG_TDO                   (IMX_IOMUXC_VBASE+IMX_PADCTL_JTAG_TDO_OFFSET)</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA7                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_DATA7_OFFSET)</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA6                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_DATA6_OFFSET)</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA5                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_DATA5_OFFSET)</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA4                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_DATA4_OFFSET)</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_CMD                    (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_CMD_OFFSET)</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_CLK                    (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_CLK_OFFSET)</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA0                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA1                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA2                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_DATA2_OFFSET)</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_DATA3                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_DATA3_OFFSET)</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD3_RESET                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD3_RESET_OFFSET)</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CLE                   (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_CLE_OFFSET)</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_ALE                   (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_ALE_OFFSET)</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_WP                    (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_WP_OFFSET)</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_READY                 (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_READY_OFFSET)</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS0                   (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_CS0_OFFSET)</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS1                   (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_CS1_OFFSET)</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS2                   (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_CS2_OFFSET)</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_CS3                   (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_CS3_OFFSET)</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_CMD                    (IMX_IOMUXC_VBASE+IMX_PADCTL_SD4_CMD_OFFSET)</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_CLK                    (IMX_IOMUXC_VBASE+IMX_PADCTL_SD4_CLK_OFFSET)</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA00                (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_DATA00_OFFSET)</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA01                (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_DATA01_OFFSET)</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA02                (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_DATA02_OFFSET)</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA03                (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_DATA03_OFFSET)</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA04                (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_DATA04_OFFSET)</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA05                (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_DATA05_OFFSET)</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA06                (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_DATA06_OFFSET)</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_NAND_DATA07                (IMX_IOMUXC_VBASE+IMX_PADCTL_NAND_DATA07_OFFSET)</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA0                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD4_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA1                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD4_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA2                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD4_DATA2_OFFSET)</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA3                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD4_DATA3_OFFSET)</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA4                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD4_DATA4_OFFSET)</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA5                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD4_DATA5_OFFSET)</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA6                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD4_DATA6_OFFSET)</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD4_DATA7                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD4_DATA7_OFFSET)</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA1                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD1_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA0                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD1_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA3                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD1_DATA3_OFFSET)</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_CMD                    (IMX_IOMUXC_VBASE+IMX_PADCTL_SD1_CMD_OFFSET)</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_DATA2                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD1_DATA2_OFFSET)</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD1_CLK                    (IMX_IOMUXC_VBASE+IMX_PADCTL_SD1_CLK_OFFSET)</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_CLK                    (IMX_IOMUXC_VBASE+IMX_PADCTL_SD2_CLK_OFFSET)</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_CMD                    (IMX_IOMUXC_VBASE+IMX_PADCTL_SD2_CMD_OFFSET)</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADCTL_SD2_DATA3                  (IMX_IOMUXC_VBASE+IMX_PADCTL_SD2_DATA3_OFFSET)</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">/* Pad Group Control Registers */</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define IMX_PADGROUP_B7DS                     (IMX_IOMUXC_VBASE+IMX_PADGROUP_B7DS_OFFSET)</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_ADDDS                    (IMX_IOMUXC_VBASE+IMX_PADGROUP_ADDDS_OFFSET)</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDRMODE_CTL              (IMX_IOMUXC_VBASE+IMX_PADGROUP_DDRMODE_CTL_OFFSET)</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL0                (IMX_IOMUXC_VBASE+IMX_PADGROUP_TERM_CTL0_OFFSET)</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDRPKE                   (IMX_IOMUXC_VBASE+IMX_PADGROUP_DDRPKE_OFFSET)</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL1                (IMX_IOMUXC_VBASE+IMX_PADGROUP_TERM_CTL1_OFFSET)</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL2                (IMX_IOMUXC_VBASE+IMX_PADGROUP_TERM_CTL2_OFFSET)</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL3                (IMX_IOMUXC_VBASE+IMX_PADGROUP_TERM_CTL3_OFFSET)</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDRPK                    (IMX_IOMUXC_VBASE+IMX_PADGROUP_DDRPK_OFFSET)</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL4                (IMX_IOMUXC_VBASE+IMX_PADGROUP_TERM_CTL4_OFFSET)</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDRHYS                   (IMX_IOMUXC_VBASE+IMX_PADGROUP_DDRHYS_OFFSET)</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDRMODE                  (IMX_IOMUXC_VBASE+IMX_PADGROUP_DDRMODE_OFFSET)</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL5                (IMX_IOMUXC_VBASE+IMX_PADGROUP_TERM_CTL5_OFFSET)</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL6                (IMX_IOMUXC_VBASE+IMX_PADGROUP_TERM_CTL6_OFFSET)</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_TERM_CTL7                (IMX_IOMUXC_VBASE+IMX_PADGROUP_TERM_CTL7_OFFSET)</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B0DS                     (IMX_IOMUXC_VBASE+IMX_PADGROUP_B0DS_OFFSET)</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B1DS                     (IMX_IOMUXC_VBASE+IMX_PADGROUP_B1DS_OFFSET)</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_CTLDS                    (IMX_IOMUXC_VBASE+IMX_PADGROUP_CTLDS_OFFSET)</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDR_TYPE_RGMII           (IMX_IOMUXC_VBASE+IMX_PADGROUP_DDR_TYPE_RGMII_OFFSET)</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B2DS                     (IMX_IOMUXC_VBASE+IMX_PADGROUP_B2DS_OFFSET)</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_DDR_TYPE                 (IMX_IOMUXC_VBASE+IMX_PADGROUP_DDR_TYPE_OFFSET)</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B3DS                     (IMX_IOMUXC_VBASE+IMX_PADGROUP_B3DS_OFFSET)</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B4DS                     (IMX_IOMUXC_VBASE+IMX_PADGROUP_B4DS_OFFSET)</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B5DS                     (IMX_IOMUXC_VBASE+IMX_PADGROUP_B5DS_OFFSET)</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_B6DS                     (IMX_IOMUXC_VBASE+IMX_PADGROUP_B6DS_OFFSET)</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_PADGROUP_RGMII_TERM               (IMX_IOMUXC_VBASE+IMX_PADGROUP_RGMII_TERM_OFFSET)</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">/* Select Input Registers */</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define IMX_INPUT_ASRC_ASRCK_CLOCK_6          (IMX_IOMUXC_VBASE+IMX_INPUT_ASRC_ASRCK_CLOCK_6_OFFSET)</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_DA_AMX           (IMX_IOMUXC_VBASE+IMX_INPUT_AUD4_INPUT_DA_AMX_OFFSET)</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_DB_AMX           (IMX_IOMUXC_VBASE+IMX_INPUT_AUD4_INPUT_DB_AMX_OFFSET)</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_RXCLK_AMX        (IMX_IOMUXC_VBASE+IMX_INPUT_AUD4_INPUT_RXCLK_AMX_OFFSET)</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_RXFS_AMX         (IMX_IOMUXC_VBASE+IMX_INPUT_AUD4_INPUT_RXFS_AMX_OFFSET)</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_TXCLK_AMX        (IMX_IOMUXC_VBASE+IMX_INPUT_AUD4_INPUT_TXCLK_AMX_OFFSET)</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD4_INPUT_TXFS_AMX         (IMX_IOMUXC_VBASE+IMX_INPUT_AUD4_INPUT_TXFS_AMX_OFFSET)</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_DA_AMX           (IMX_IOMUXC_VBASE+IMX_INPUT_AUD5_INPUT_DA_AMX_OFFSET)</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_DB_AMX           (IMX_IOMUXC_VBASE+IMX_INPUT_AUD5_INPUT_DB_AMX_OFFSET)</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_RXCLK_AMX        (IMX_IOMUXC_VBASE+IMX_INPUT_AUD5_INPUT_RXCLK_AMX_OFFSET)</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_RXFS_AMX         (IMX_IOMUXC_VBASE+IMX_INPUT_AUD5_INPUT_RXFS_AMX_OFFSET)</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_TXCLK_AMX        (IMX_IOMUXC_VBASE+IMX_INPUT_AUD5_INPUT_TXCLK_AMX_OFFSET)</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_AUD5_INPUT_TXFS_AMX         (IMX_IOMUXC_VBASE+IMX_INPUT_AUD5_INPUT_TXFS_AMX_OFFSET)</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_FLEXCAN1_RX                 (IMX_IOMUXC_VBASE+IMX_INPUT_FLEXCAN1_RX_OFFSET)</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_FLEXCAN2_RX                 (IMX_IOMUXC_VBASE+IMX_INPUT_FLEXCAN2_RX_OFFSET)</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_CCM_PMIC_READY              (IMX_IOMUXC_VBASE+IMX_INPUT_CCM_PMIC_READY_OFFSET)</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_CSPI_CLK_IN          (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI1_CSPI_CLK_IN_OFFSET)</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_MISO                 (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI1_MISO_OFFSET)</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_MOSI                 (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI1_MOSI_OFFSET)</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_SS0                  (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI1_SS0_OFFSET)</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_SS1                  (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI1_SS1_OFFSET)</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_SS2                  (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI1_SS2_OFFSET)</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI1_SS3                  (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI1_SS3_OFFSET)</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI2_CSPI_CLK_IN          (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI2_CSPI_CLK_IN_OFFSET)</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI2_MISO                 (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI2_MISO_OFFSET)</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI2_MOSI                 (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI2_MOSI_OFFSET)</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI2_SS0                  (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI2_SS0_OFFSET)</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI2_SS1                  (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI2_SS1_OFFSET)</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI4_SS0                  (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI4_SS0_OFFSET)</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI5_CSPI_CLK_IN          (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI5_CSPI_CLK_IN_OFFSET)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI5_MISO                 (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI5_MISO_OFFSET)</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI5_MOSI                 (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI5_MOSI_OFFSET)</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI5_SS0                  (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI5_SS0_OFFSET)</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ECSPI5_SS1                  (IMX_IOMUXC_VBASE+IMX_INPUT_ECSPI5_SS1_OFFSET)</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_REF_CLK                (IMX_IOMUXC_VBASE+IMX_INPUT_ENET_REF_CLK_OFFSET)</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_MDIO              (IMX_IOMUXC_VBASE+IMX_INPUT_ENET_MAC0_MDIO_OFFSET)</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_CLK            (IMX_IOMUXC_VBASE+IMX_INPUT_ENET_MAC0_RX_CLK_OFFSET)</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_DATA0          (IMX_IOMUXC_VBASE+IMX_INPUT_ENET_MAC0_RX_DATA0_OFFSET)</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_DATA1          (IMX_IOMUXC_VBASE+IMX_INPUT_ENET_MAC0_RX_DATA1_OFFSET)</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_DATA2          (IMX_IOMUXC_VBASE+IMX_INPUT_ENET_MAC0_RX_DATA2_OFFSET)</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_DATA3          (IMX_IOMUXC_VBASE+IMX_INPUT_ENET_MAC0_RX_DATA3_OFFSET)</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ENET_MAC0_RX_EN             (IMX_IOMUXC_VBASE+IMX_INPUT_ENET_MAC0_RX_EN_OFFSET)</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_RX_FS                  (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_RX_FS_OFFSET)</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_TX_FS                  (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_TX_FS_OFFSET)</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_RX_HF_CLK              (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_RX_HF_CLK_OFFSET)</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_TX_HF_CLK              (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_TX_HF_CLK_OFFSET)</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_RX_CLK                 (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_RX_CLK_OFFSET)</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_TX_CLK                 (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_TX_CLK_OFFSET)</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO0                   (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_SDO0_OFFSET)</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO1                   (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_SDO1_OFFSET)</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO2_SDI3              (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_SDO2_SDI3_OFFSET)</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO3_SDI2              (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_SDO3_SDI2_OFFSET)</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO4_SDI1              (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_SDO4_SDI1_OFFSET)</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_ESAI_SDO5_SDI0              (IMX_IOMUXC_VBASE+IMX_INPUT_ESAI_SDO5_SDI0_OFFSET)</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_HDMI_ICECIN                 (IMX_IOMUXC_VBASE+IMX_INPUT_HDMI_ICECIN_OFFSET)</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_HDMI_II2C_CLKIN             (IMX_IOMUXC_VBASE+IMX_INPUT_HDMI_II2C_CLKIN_OFFSET)</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_HDMI_II2C_DATAIN            (IMX_IOMUXC_VBASE+IMX_INPUT_HDMI_II2C_DATAIN_OFFSET)</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C1_SCL_IN                 (IMX_IOMUXC_VBASE+IMX_INPUT_I2C1_SCL_IN_OFFSET)</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C1_SDA_IN                 (IMX_IOMUXC_VBASE+IMX_INPUT_I2C1_SDA_IN_OFFSET)</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C2_SCL_IN                 (IMX_IOMUXC_VBASE+IMX_INPUT_I2C2_SCL_IN_OFFSET)</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C2_SDA_IN                 (IMX_IOMUXC_VBASE+IMX_INPUT_I2C2_SDA_IN_OFFSET)</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C3_SCL_IN                 (IMX_IOMUXC_VBASE+IMX_INPUT_I2C3_SCL_IN_OFFSET)</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_I2C3_SDA_IN                 (IMX_IOMUXC_VBASE+IMX_INPUT_I2C3_SDA_IN_OFFSET)</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA10           (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA10_OFFSET)</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA11           (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA11_OFFSET)</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA12           (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA12_OFFSET)</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA13           (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA13_OFFSET)</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA14           (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA14_OFFSET)</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA15           (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA15_OFFSET)</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA16           (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA16_OFFSET)</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA17           (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA17_OFFSET)</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA18           (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA18_OFFSET)</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA19           (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA19_OFFSET)</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_DATA_EN          (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_DATA_EN_OFFSET)</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_HSYNC            (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_HSYNC_OFFSET)</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_PIX_CLK          (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_PIX_CLK_OFFSET)</span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_IPU2_SENS1_VSYNC            (IMX_IOMUXC_VBASE+IMX_INPUT_IPU2_SENS1_VSYNC_OFFSET)</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_COL5                    (IMX_IOMUXC_VBASE+IMX_INPUT_KEY_COL5_OFFSET)</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_COL6                    (IMX_IOMUXC_VBASE+IMX_INPUT_KEY_COL6_OFFSET)</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_COL7                    (IMX_IOMUXC_VBASE+IMX_INPUT_KEY_COL7_OFFSET)</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_ROW5                    (IMX_IOMUXC_VBASE+IMX_INPUT_KEY_ROW5_OFFSET)</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_ROW6                    (IMX_IOMUXC_VBASE+IMX_INPUT_KEY_ROW6_OFFSET)</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_KEY_ROW7                    (IMX_IOMUXC_VBASE+IMX_INPUT_KEY_ROW7_OFFSET)</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_MLB_MLB_CLK_IN              (IMX_IOMUXC_VBASE+IMX_INPUT_MLB_MLB_CLK_IN_OFFSET)</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_MLB_MLB_DATA_IN             (IMX_IOMUXC_VBASE+IMX_INPUT_MLB_MLB_DATA_IN_OFFSET)</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_MLB_MLB_SIG_IN              (IMX_IOMUXC_VBASE+IMX_INPUT_MLB_MLB_SIG_IN_OFFSET)</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_SDMA_EVENTS14               (IMX_IOMUXC_VBASE+IMX_INPUT_SDMA_EVENTS14_OFFSET)</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_SDMA_EVENTS47               (IMX_IOMUXC_VBASE+IMX_INPUT_SDMA_EVENTS47_OFFSET)</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_SPDIF_SPDIF_IN1             (IMX_IOMUXC_VBASE+IMX_INPUT_SPDIF_SPDIF_IN1_OFFSET)</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_SPDIF_TX_CLK2               (IMX_IOMUXC_VBASE+IMX_INPUT_SPDIF_TX_CLK2_OFFSET)</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART1_UART_RTS_B            (IMX_IOMUXC_VBASE+IMX_INPUT_UART1_UART_RTS_B_OFFSET)</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART1_UART_RX_DATA          (IMX_IOMUXC_VBASE+IMX_INPUT_UART1_UART_RX_DATA_OFFSET)</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART2_UART_RTS_B            (IMX_IOMUXC_VBASE+IMX_INPUT_UART2_UART_RTS_B_OFFSET)</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART2_UART_RX_DATA          (IMX_IOMUXC_VBASE+IMX_INPUT_UART2_UART_RX_DATA_OFFSET)</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART3_UART_RTS_B            (IMX_IOMUXC_VBASE+IMX_INPUT_UART3_UART_RTS_B_OFFSET)</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART3_UART_RX_DATA          (IMX_IOMUXC_VBASE+IMX_INPUT_UART3_UART_RX_DATA_OFFSET)</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART4_UART_RTS_B            (IMX_IOMUXC_VBASE+IMX_INPUT_UART4_UART_RTS_B_OFFSET)</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART4_UART_RX_DATA          (IMX_IOMUXC_VBASE+IMX_INPUT_UART4_UART_RX_DATA_OFFSET)</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART5_UART_RTS_B            (IMX_IOMUXC_VBASE+IMX_INPUT_UART5_UART_RTS_B_OFFSET)</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_UART5_UART_RX_DATA          (IMX_IOMUXC_VBASE+IMX_INPUT_UART5_UART_RX_DATA_OFFSET)</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_USB_OTG_OC                  (IMX_IOMUXC_VBASE+IMX_INPUT_USB_OTG_OC_OFFSET)</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_USB_H1_OC                   (IMX_IOMUXC_VBASE+IMX_INPUT_USB_H1_OC_OFFSET)</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IMX_INPUT_USDHC1_WP_ON                (IMX_IOMUXC_VBASE+IMX_INPUT_USDHC1_WP_ON_OFFSET)</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">/* IOMUXC Register Bit Definitions **************************************************/</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">/* General Purpose Register 0 (GPR0) */</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define GPR0_DMAREQ_MUX_SEL0                            (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_DMAREQ_MUX_SEL1                            (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_DMAREQ_MUX_SEL2                            (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_DMAREQ_MUX_SEL3                            (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_DMAREQ_MUX_SEL4                            (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_DMAREQ_MUX_SEL5                            (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_DMAREQ_MUX_SEL6                            (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_DMAREQ_MUX_SEL7                            (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_AUDIO_VIDEO_MUXING_SHIFT                   (8)</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_AUDIO_VIDEO_MUXING_MASK                    (0x3f &lt;&lt; GPR0_TX_CLK2_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_TX_CLK2_MUX_SEL_SHIFT                      (14)</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_TX_CLK2_MUX_SEL_MASK                       (3 &lt;&lt; GPR0_TX_CLK2_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_TX_CLK2_MUX_SEL_ASRCK_CLK1               (0 &lt;&lt; GPR0_TX_CLK2_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_TX_CLK2_MUX_SEL_ASRCK_CLK2               (1 &lt;&lt; GPR0_TX_CLK2_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_TX_CLK2_MUX_SEL_ASRCK_CLK3               (2 &lt;&lt; GPR0_TX_CLK2_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_1_MUX_SEL_SHIFT                      (16)</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_1_MUX_SEL_MASK                       (3 &lt;&lt; GPR0_CLOCK_1_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_1_MUX_SEL_AUDMUX_RXCLK_P1_MUXED    (0 &lt;&lt; GPR0_CLOCK_1_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_1_MUX_SEL_AUDMUX_RXCLK_P1          (1 &lt;&lt; GPR0_CLOCK_1_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_1_MUX_SEL_SSI1_SSI_SRCK            (2 &lt;&lt; GPR0_CLOCK_1_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_1_MUX_SEL_SSI1_SSI_RX_BIT_CLK      (3 &lt;&lt; GPR0_CLOCK_1_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_9_MUX_SEL_SHIFT                      (3 &lt;&lt; 18)</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_9_MUX_SEL_MASK                       (3 &lt;&lt; GPR0_CLOCK_9_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_9_MUX_SEL_AUDMUX_TXCLK_P1_MUXED    (0 &lt;&lt; GPR0_CLOCK_9_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_9_MUX_SEL_AUDMUX_TXCLK_P1          (1 &lt;&lt; GPR0_CLOCK_9_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_9_MUX_SEL_SSI1_SSI_STCK            (2 &lt;&lt; GPR0_CLOCK_9_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_9_MUX_SEL_SSI1_SSI_TX_BIT_CLK      (3 &lt;&lt; GPR0_CLOCK_9_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_2_MUX_SEL_SHIFT                      (20)</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_2_MUX_SEL_MASK                       (3 &lt;&lt; GPR0_CLOCK_2_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_2_MUX_SEL_AUDMUX_RXCLK_P2_MUXED    (0 &lt;&lt; GPR0_CLOCK_2_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_2_MUX_SEL_AUDMUX_RXCLK_P2          (1 &lt;&lt; GPR0_CLOCK_2_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_2_MUX_SEL_SSI2_SSI_SRCK            (2 &lt;&lt; GPR0_CLOCK_2_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_2_MUX_SEL_SSI2_RX_BIT_CLK          (3 &lt;&lt; GPR0_CLOCK_2_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_A_MUX_SEL_SHIFT                      (22)</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_A_MUX_SEL_MASK                       (3 &lt;&lt; GPR0_CLOCK_A_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_A_MUX_SEL_AUDMUX_TXCLK_P2_MUXED    (0 &lt;&lt; GPR0_CLOCK_A_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_A_MUX_SEL_AUDMUX_TXCLK_P2          (1 &lt;&lt; GPR0_CLOCK_A_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_A_MUX_SEL_SSI2_SSI_STCK            (2 &lt;&lt; GPR0_CLOCK_A_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_A_MUX_SEL_SSI2_TX_BIT_CLK          (3 &lt;&lt; GPR0_CLOCK_A_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_3_MUX_SEL_SHIFT                      (24)</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_3_MUX_SEL_MASK                       (3 &lt;&lt; GPR0_CLOCK_3_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_3_MUX_SEL_AUDMUX_RXCLK_P7_MUXED    (3 &lt;&lt; GPR0_CLOCK_3_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_3_MUX_SEL_AUDMUX_RXCLK_P7          (3 &lt;&lt; GPR0_CLOCK_3_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_3_MUX_SEL_SSI3_SSI_SRCK            (3 &lt;&lt; GPR0_CLOCK_3_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_3_MUX_SEL_SSI3_RX_BIT_CLK          (3 &lt;&lt; GPR0_CLOCK_3_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_B_MUX_SEL_SHIFT                      (26)</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_B_MUX_SEL_MASK                       (3 &lt;&lt; GPR0_CLOCK_B_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_B_MUX_SEL_AUDMUX_TXCLK_P7_MUXED    (0 &lt;&lt; GPR0_CLOCK_B_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_B_MUX_SEL_AUDMUX_TXCLK_P7          (1 &lt;&lt; GPR0_CLOCK_B_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_B_MUX_SEL_SSI3_SSI_STCK            (2 &lt;&lt; GPR0_CLOCK_B_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_B_MUX_SEL_SSI3_TX_BIT_CLK          (3 &lt;&lt; GPR0_CLOCK_B_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_0_MUX_SEL_SHIFT                      (28)</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_0_MUX_SEL_MASK                       (3 &lt;&lt; GPR0_CLOCK_0_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_0_MUX_SEL_ESAI1_IPP_IND_SCKR_MUXED (0 &lt;&lt; GPR0_CLOCK_0_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_0_MUX_SEL_ESAI1_IPP_IND_SCKR       (1 &lt;&lt; GPR0_CLOCK_0_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_0_MUX_SEL_ESAI1_IPP_DO_SCKR        (2 &lt;&lt; GPR0_CLOCK_0_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_8_MUX_SEL_SHIFT                      (30)</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR0_CLOCK_8_MUX_SEL_MASK                       (3 &lt;&lt; GPR0_CLOCK_8_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_8_MUX_SEL_AUDMUX_RXCLK_P7_MUXED    (0 &lt;&lt; GPR0_CLOCK_8_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_8_MUX_SEL_AUDMUX_RXCLK_P7          (1 &lt;&lt; GPR0_CLOCK_8_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_8_MUX_SEL_SSI3_SSI_SRCK            (2 &lt;&lt; GPR0_CLOCK_8_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR0_CLOCK_8_MUX_SEL_SSI3_RX_BIT_CLK          (3 &lt;&lt; GPR0_CLOCK_8_MUX_SEL_SHIFT)</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_REF_SSP_EN                                 (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">/* General Purpose Register 1 (GPR1) */</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;</div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define GPR1_ACT_CS0                          (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ADDRS0_SHIFT                     (1)</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ADDRS0_MASK                      (3 &lt;&lt; GPR1_ADDRS0_SHIFT)</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR1_ADDRS0(n)                      ((uint32_t)(n) &lt;&lt; GPR1_ADDRS0_SHIFT)</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ACT_CS1                          (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ADDRS1_SHIFT                     (4)</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ADDRS1_MASK                      (3 &lt;&lt; GPR1_ADDRS1_SHIFT)</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR1_ADDRS1(n)                      ((uint32_t)(n) &lt;&lt; GPR1_ADDRS1_SHIFT)</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ACT_CS2                          (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ADDRS2_SHFIT                     (7)</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ADDRS2_MASK                      (3 &lt;&lt; GPR1_ADDRS2_SHFIT)</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR1_ADDRS2(n)                      ((uint32_t)(n) &lt;&lt; GPR1_ADDRS2_SHFIT)</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ACT_CS3                          (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ADDRS3_SHIFT                     (10)</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ADDRS3_MASK                      (3 &lt;&lt; GPR1_ADDRS3_SHIFT)</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR1_ADDRS3_32MB                    (0 &lt;&lt; GPR1_ADDRS3_SHIFT)</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR1_ADDRS3_64MB                    (1 &lt;&lt; GPR1_ADDRS3_SHIFT)</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR1_ADDRS3_128MB                   (2 &lt;&lt; GPR1_ADDRS3_SHIFT)</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_GINT                             (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_USB_OTG_ID_SEL                   (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_SYS_INT                          (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_USB_EXP_MODE                     (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_IPU_VPU_MUX                      (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_TEST_POWERDOWN                   (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_MIPI_IPU1_MUX                    (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_MIPI_IPU2_MUX                    (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_ENET_CLK_SEL                     (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_EXC_MON                          (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_MIPI_DPI_OFF                     (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_MIPI_COLOR_SW                    (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_APP_REQ_ENTR_L1                  (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_APP_READY_ENTR_L23               (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_APP_REQ_EXIT_L1                  (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_APP_CLK_REQ_N                    (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR1_CFG_L1_CLK_REMOVAL_EN            (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">/* General Purpose Register 2 (GPR2) */</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define GPR2_CH0_MODE_SHIFT                   (0)</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_CH0_MODE_MASK                    (3 &lt;&lt; GPR2_CH0_MODE_SHIFT)</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_CH0_MODE_DISABLED              (0 &lt;&lt; GPR2_CH0_MODE_SHIFT)</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_CH0_MODE_ROUTED_DI0            (1 &lt;&lt; GPR2_CH0_MODE_SHIFT)</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_CH0_MODE_ROUTED_DI1            (3 &lt;&lt; GPR2_CH0_MODE_SHIFT)</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_CH1_MODE_SHIFT                   (2)</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_CH1_MODE_MASK                    (3 &lt;&lt; GPR2_CH1_MODE_SHIFT)</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_CH1_MODE_DISABLED              (0 &lt;&lt; GPR2_CH1_MODE_SHIFT)</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_CH1_MODE_ROUTED_DI0            (1 &lt;&lt; GPR2_CH1_MODE_SHIFT)</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_CH1_MODE_ROUTED_DI1            (3 &lt;&lt; GPR2_CH1_MODE_SHIFT)</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_SPLIT_MODE_EN                    (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_DATA_WIDTH_CH0                   (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_BIT_MAPPING_CH0                  (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_DATA_WIDTH_CH1                   (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_BIT_MAPPING_CH1                  (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_DI0_VS_POLARITY                  (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_DI1_VS_POLARITY                  (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_LVDS_CLK_SHIFT_SHIFT             (16)</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_LVDS_CLK_SHIFT_MASK              (7 &lt;&lt; GPR2_LVDS_CLK_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_LVDS_CLK_SHIFT0                (0 &lt;&lt; GPR2_LVDS_CLK_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_LVDS_CLK_SHIFT1                (1 &lt;&lt; GPR2_LVDS_CLK_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_LVDS_CLK_SHIFT2                (2 &lt;&lt; GPR2_LVDS_CLK_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_LVDS_CLK_SHIFT3                (3 &lt;&lt; GPR2_LVDS_CLK_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_LVDS_CLK_SHIFT4                (4 &lt;&lt; GPR2_LVDS_CLK_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_LVDS_CLK_SHIFT5                (5 &lt;&lt; GPR2_LVDS_CLK_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_LVDS_CLK_SHIFT6                (6 &lt;&lt; GPR2_LVDS_CLK_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_LVDS_CLK_SHIFT7                (7 &lt;&lt; GPR2_LVDS_CLK_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_COUNTER_RESET_VAL_SHIFT          (20)</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR2_COUNTER_RESET_VAL_MASK           (3 &lt;&lt; GPR2_COUNTER_RESET_VAL_SHIFT)</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_COUNTER_RESET_VAL5             (0 &lt;&lt; GPR2_COUNTER_RESET_VAL_SHIFT)</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_COUNTER_RESET_VAL3             (1 &lt;&lt; GPR2_COUNTER_RESET_VAL_SHIFT)</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_COUNTER_RESET_VAL4             (2 &lt;&lt; GPR2_COUNTER_RESET_VAL_SHIFT)</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR2_COUNTER_RESET_VAL6             (3 &lt;&lt; GPR2_COUNTER_RESET_VAL_SHIFT)</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">/* General Purpose Register 3 (GPR3) */</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define GPR3_HDMI_MUX_CTL_SHIFT               (2)</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_HDMI_MUX_CTL_MASK                (3 &lt;&lt; GPR3_HDMI_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_HDMI_MUX_CTL_IPU1_DI0          (0 &lt;&lt; GPR3_HDMI_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_HDMI_MUX_CTL_IPU1_DI1          (1 &lt;&lt; GPR3_HDMI_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_HDMI_MUX_CTL_IPU2_DI0          (2 &lt;&lt; GPR3_HDMI_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_HDMI_MUX_CTL_IPU2_DI1          (3 &lt;&lt; GPR3_HDMI_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_MIPI_MUX_CTL_SHIFT               (4)</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_MIPI_MUX_CTL_MASK                (3 &lt;&lt; GPR3_MIPI_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_MIPI_MUX_CTL_IPU1_DI0          (0 &lt;&lt; GPR3_MIPI_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_MIPI_MUX_CTL_IPU1_DI1          (1 &lt;&lt; GPR3_MIPI_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_MIPI_MUX_CTL_IPU2_DI0          (2 &lt;&lt; GPR3_MIPI_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_MIPI_MUX_CTL_IPU2_DI1          (3 &lt;&lt; GPR3_MIPI_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_LVDS0_MUX_CTL_SHIFT              (6)</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_LVDS0_MUX_CTL_MASK               (3 &lt;&lt; GPR3_LVDS0_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_LVDS0_MUX_CTL_IPU1_DI0         (0 &lt;&lt; GPR3_LVDS0_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_LVDS0_MUX_CTL_IPU1_DI1         (1 &lt;&lt; GPR3_LVDS0_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_LVDS0_MUX_CTL_IPU2_DI0         (2 &lt;&lt; GPR3_LVDS0_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_LVDS0_MUX_CTL_IPU2_DI1         (3 &lt;&lt; GPR3_LVDS0_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_LVDS1_MUX_CTL_SHIFT              (8)</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_LVDS1_MUX_CTL_MASK               (3 &lt;&lt; GPR3_LVDS1_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_LVDS1_MUX_CTL_IPU1_DI0         (0 &lt;&lt; GPR3_LVDS1_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_LVDS1_MUX_CTL_IPU1_DI1         (1 &lt;&lt; GPR3_LVDS1_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_LVDS1_MUX_CTL_IPU2_DI0         (2 &lt;&lt; GPR3_LVDS1_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_LVDS1_MUX_CTL_IPU2_DI1         (3 &lt;&lt; GPR3_LVDS1_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_IPU_DIAG                         (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_TZASC1_BOOT_LOCK                 (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_TZASC2_BOOT_LOCK                 (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_CORE0_DBG_ACK_EN                 (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_CORE1_DBG_ACK_EN                 (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_CORE2_DBG_ACK_EN                 (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_CORE3_DBG_ACK_EN                 (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_OCRAM_STATUS_SHIFT               (17)</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_OCRAM_STATUS_MASK                (15 &lt;&lt; GPR3_OCRAM_STATUS_SHIFT)</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_OCRAM_STATUS(n)                ((uint32_t)(n) &lt;&lt; GPR3_OCRAM_STATUS_SHIFT)</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_OCRAM_CTL_SHIFT                  (21)</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_OCRAM_CTL_MASK                   (15 &lt;&lt; GPR3_OCRAM_CTL_SHIFT)</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_OCRAM_CTL(n)                   ((uint32_t)(n) &lt;&lt; GPR3_OCRAM_CTL_SHIFT)</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_USDHCX_WR_CACHE_CTL              (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_USDHCX_RD_CACHE_CTL              (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_BCH_RD_CACHE_CTL                 (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_BCH_WR_CACHE_CTL                 (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_GPU_DBG_SHIFT                    (29)</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR3_GPU_DBG_MASK                     (3 &lt;&lt; GPR3_GPU_DBG_SHIFT)</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_GPU_DBG_GPU3D                  (0 &lt;&lt; GPR3_GPU_DBG_SHIFT)</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_GPU_DBG_GPU2D                  (1 &lt;&lt; GPR3_GPU_DBG_SHIFT)</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR3_GPU_DBG_OPENVG                 (2 &lt;&lt; GPR3_GPU_DBG_SHIFT)</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">/* General Purpose Register 4 (GPR4) */</span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define GPR4_IPU_RD_CACHE_CTL                 (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_IPU_WR_CACHE_CTL                 (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_VPU_P_RD_CACHE_VAL               (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_VPU_P_WR_CACHE_VAL               (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_VPU_RD_CACHE_SEL                 (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_VPU_WR_CACHE_SEL                 (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_SOC_VERSION_SHIFT                (8)</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_SOC_VERSION_MASK                 (0xff &lt;&lt; GPR4_SOC_VERSION_SHIFT)</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_ENET_STOP_ACK                    (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_CAN1_STOP_ACK                    (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_CAN2_STOP_ACK                    (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_SDMA_STOP_ACK                    (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_PCIE_RD_CACHE_VAL                (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_PCIE_WR_CACHE_VAL                (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_PCIE_RD_CACHE_SEL                (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_PCIE_WR_CACHE_SEL                (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_VDOA_RD_CACHE_VAL                (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_VDOA_WR_CACHE_VAL                (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_VDOA_RD_CACHE_SEL                (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR4_VDOA_WR_CACHE_SEL                (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment">/* General Purpose Register 5 (GPR5) */</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;</div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define GPR5_ARM_WFI_SHIFT                    (0)</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR5_ARM_WFI_MASK                     (15 &lt;&lt; GPR5_ARM_WFI_SHIFT)</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR5_ARM_WFE_SHIFT                    (4)</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR5_ARM_WFE_MASK                     (15 &lt;&lt; GPR5_ARM_WFE_SHIFT)</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR5_L2_CLK_STOP                      (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">/* General Purpose Register 6 (GPR6) */</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;</div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define GPR6_IPU1_ID00_WR_QOS_SHIFT           (0)</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID00_WR_QOS_MASK            (15 &lt;&lt; GPR6_IPU1_ID00_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR6_IPU1_ID00_WR_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR6_IPU1_ID00_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID01_WR_QOS_SHIFT           (4)</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID01_WR_QOS_MASK            (15 &lt;&lt; GPR6_IPU1_ID01_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR6_IPU1_ID01_WR_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR6_IPU1_ID01_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID10_WR_QOS_SHIFT           (8)</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID10_WR_QOS_MASK            (15 &lt;&lt; GPR6_IPU1_ID10_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR6_IPU1_ID10_WR_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR6_IPU1_ID10_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID11_WR_QOS_SHIFT           (12)</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID11_WR_QOS_MASK            (15 &lt;&lt; GPR6_IPU1_ID11_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR6_IPU1_ID11_WR_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR6_IPU1_ID11_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID00_RD_QOS_SHIFT           (16)</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID00_RD_QOS_MASK            (15 &lt;&lt; GPR6_IPU1_ID00_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR6_IPU1_ID00_RD_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR6_IPU1_ID00_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID01_RD_QOS_SHIFT           (20)</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID01_RD_QOS_MASK            (15 &lt;&lt; GPR6_IPU1_ID01_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR6_IPU1_ID01_RD_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR6_IPU1_ID01_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID10_RD_QOS_SHIFT           (24)</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID10_RD_QOS_MASK            (15 &lt;&lt; GPR6_IPU1_ID10_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR6_IPU1_ID10_RD_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR6_IPU1_ID10_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID11_RD_QOS_SHIFT           (28)</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR6_IPU1_ID11_RD_QOS_MASK            (15 &lt;&lt; GPR6_IPU1_ID11_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR6_IPU1_ID11_RD_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR6_IPU1_ID11_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment">/* General Purpose Register 7 (GPR7) */</span></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define GPR7_IPU2_ID00_WR_QOS_SHIFT           (0)</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID00_WR_QOS_MASK            (15 &lt;&lt; GPR7_IPU2_ID00_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR7_IPU2_ID00_WR_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR7_IPU2_ID00_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID01_WR_QOS_SHIFT           (4)</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID01_WR_QOS_MASK            (15 &lt;&lt; GPR7_IPU2_ID01_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR7_IPU2_ID01_WR_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR7_IPU2_ID01_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID10_WR_QOS_SHIFT           (8)</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID10_WR_QOS_MASK            (15 &lt;&lt; GPR7_IPU2_ID10_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR7_IPU2_ID10_WR_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR7_IPU2_ID10_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID11_WR_QOS_SHIFT           (12)</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID11_WR_QOS_MASK            (15 &lt;&lt; GPR7_IPU2_ID11_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR7_IPU2_ID11_WR_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR7_IPU2_ID11_WR_QOS_SHIFT)</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID00_RD_QOS_SHIFT           (16)</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID00_RD_QOS_MASK            (15 &lt;&lt; GPR7_IPU2_ID00_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR7_IPU2_ID00_RD_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR7_IPU2_ID00_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID01_RD_QOS_SHIFT           (20)</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID01_RD_QOS_MASK            (15 &lt;&lt; GPR7_IPU2_ID01_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR7_IPU2_ID01_RD_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR7_IPU2_ID01_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID10_RD_QOS_SHIFT           (24)</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID10_RD_QOS_MASK            (15 &lt;&lt; GPR7_IPU2_ID10_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR7_IPU2_ID10_RD_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR7_IPU2_ID10_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID11_RD_QOS_SHIFT           (28)</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR7_IPU2_ID11_RD_QOS_MASK            (15 &lt;&lt; GPR7_IPU2_ID11_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR7_IPU2_ID11_RD_QOS(n)            ((uint32_t)(n) &lt;&lt; GPR7_IPU2_ID11_RD_QOS_SHIFT)</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment">/* General Purpose Register 8 (GPR8) */</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define GPR8_PCS_TX_DEEMPH_GEN1_SHIFT         (0)</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR8_PCS_TX_DEEMPH_GEN1_MASK          (0x3f &lt;&lt; GPR8_PCS_TX_DEEMPH_GEN1_SHIFT)</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR8_PCS_TX_DEEMPH_GEN1(n)          ((uint32_t)(n) &lt;&lt; GPR8_PCS_TX_DEEMPH_GEN1_SHIFT)</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR8_PCS_TX_DEEMPH_GEN2_3P5DB_SHIFT   (6)</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR8_PCS_TX_DEEMPH_GEN2_3P5DB_MASK    (0x3f &lt;&lt; GPR8_PCS_TX_DEEMPH_GEN2_3P5DB_SHIFT)</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR8_PCS_TX_DEEMPH_GEN2_3P5DB(n)    ((uint32_t)(n) &lt;&lt; GPR8_PCS_TX_DEEMPH_GEN2_3P5DB_SHIFT)</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR8_PCS_TX_DEEMPH_GEN2_6DB_SHIFT     (12)</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR8_PCS_TX_DEEMPH_GEN2_6DB_MASK      (0x3f &lt;&lt; GPR8_PCS_TX_DEEMPH_GEN2_6DB_SHIFT)</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR8_PCS_TX_DEEMPH_GEN2_6DB(n)      ((uint32_t)(n) &lt;&lt; GPR8_PCS_TX_DEEMPH_GEN2_6DB_SHIFT)</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR8_PCS_TX_SWING_FULL_SHIFT          (18)</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR8_PCS_TX_SWING_FULL_MASK           (0x7f &lt;&lt; GPR8_PCS_TX_SWING_FULL_SHIFT)</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR8_PCS_TX_SWING_FULL(n)           ((uint32_t)(n) &lt;&lt; GPR8_PCS_TX_SWING_FULL_SHIFT)</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR8_PCS_TX_SWING_LOW_SHIFT           (25)</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR8_PCS_TX_SWING_LOW_MASK            (0x7f &lt;&lt; GPR8_PCS_TX_SWING_LOW_SHIFT)</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR8_PCS_TX_SWING_LOW(n)            ((uint32_t)(n) &lt;&lt; GPR8_PCS_TX_SWING_LOW_SHIFT)</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment">/* General Purpose Register 9 (GPR9) */</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;</div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define GPR9_TZASC1_BYP                       (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR9_TZASC2_BYP                       (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">/* General Purpose Register 10 (GPR10) */</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define GPR10_DCIC1_MUX_CTL_SHIFT             (0)</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_DCIC1_MUX_CTL_MASK              (3 &lt;&lt; GPR10_DCIC1_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_DCIC1_MUX_CTL_IPU1_DI0        (0 &lt;&lt; GPR10_DCIC1_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_DCIC1_MUX_CTL_IPU1_DI1        (1 &lt;&lt; GPR10_DCIC1_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_DCIC1_MUX_CTL_IPU2_DI0        (2 &lt;&lt; GPR10_DCIC1_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_DCIC1_MUX_CTL_IPU2_DI1        (3 &lt;&lt; GPR10_DCIC1_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_DCIC2_MUX_CTL_SHIFT             (2)</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_DCIC2_MUX_CTL_MASK              (3 &lt;&lt; GPR10_DCIC2_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_DCIC2_MUX_CTL_IPU1_DI0        (0 &lt;&lt; GPR10_DCIC2_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_DCIC2_MUX_CTL_IPU1_DI1        (1 &lt;&lt; GPR10_DCIC2_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_DCIC2_MUX_CTL_IPU2_DI0        (2 &lt;&lt; GPR10_DCIC2_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_DCIC2_MUX_CTL_IPU2_DI1        (3 &lt;&lt; GPR10_DCIC2_MUX_CTL_SHIFT)</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_OCRAM_TZ_EN                     (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_OCRAM_TZ_ADDR_SHIFT             (5)</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_OCRAM_TZ_ADDR_MASK              (0x3f &lt;&lt; GPR10_OCRAM_TZ_ADDR_SHIFT)</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_OCRAM_TZ_ADDR(n)              ((uint32_t)(n) &lt;&lt; GPR10_OCRAM_TZ_ADDR_SHIFT)</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_SEC_ERR_RESP                    (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_DBG_CLK_EN                      (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_DBG_EN                          (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_LOCK_DCIC1_MUX_SHIFT            (16)</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_LOCK_DCIC1_MUX_MASK             (3 &lt;&lt; GPR10_LOCK_DCIC1_MUX_SHIFT)</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_LOCK_DCIC1_MUX_IPU1           (0 &lt;&lt; GPR10_LOCK_DCIC1_MUX_SHIFT) </span><span class="comment">/* DCIC-1 source is IPU1 or IPU2 DI0 port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_LOCK_DCIC1_MUX_LVDS0          (1 &lt;&lt; GPR10_LOCK_DCIC1_MUX_SHIFT) </span><span class="comment">/* DCIC-1 source is LVDS0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_LOCK_DCIC1_MUX_LVDS1          (2 &lt;&lt; GPR10_LOCK_DCIC1_MUX_SHIFT) </span><span class="comment">/* DCIC-1 source is LVDS1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_LOCK_DCIC1_MUX_MIPI           (3 &lt;&lt; GPR10_LOCK_DCIC1_MUX_SHIFT) </span><span class="comment">/* DCIC-1 source is MIPI DPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_LOCK_DCIC2_MUX_SHIFT            (18)</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_LOCK_DCIC2_MUX_MASK             (3 &lt;&lt; GPR10_LOCK_DCIC2_MUX_SHIFT)</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_LOCK_DCIC2_MUX_IPU1           (0 &lt;&lt; GPR10_LOCK_DCIC2_MUX_SHIFT) </span><span class="comment">/* DCIC-2 source is IPU1 DI1 port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_LOCK_DCIC2_MUX_LVDS0          (1 &lt;&lt; GPR10_LOCK_DCIC2_MUX_SHIFT) </span><span class="comment">/* DCIC-2 source is LVDS0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_LOCK_DCIC2_MUX_LVDS1          (2 &lt;&lt; GPR10_LOCK_DCIC2_MUX_SHIFT) </span><span class="comment">/* DCIC-2 source is LVDS1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_LOCK_DCIC2_MUX_MIPI           (3 &lt;&lt; GPR10_LOCK_DCIC2_MUX_SHIFT) </span><span class="comment">/* DCIC-2 source is MIPI DPI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_LOCK_OCRAM_TZ_EN                (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT        (21)</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_LOCK_OCRAM_TZ_ADDR_MASK         (0x3f &lt;&lt; GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT)</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR10_LOCK_OCRAM_TZ_ADDR(n)         ((uint32_t)(n) &lt;&lt; GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT)</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_LOCK_SEC_ERR_RESP               (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_LOCK_DBG_CLK_EN                 (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR10_LOCK_DBG_EN                     (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">/* General Purpose Register 11 (GPR11) -- Contains no fields of interest. */</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">/* General Purpose Register 12 (GPR12) */</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define GPR12_USDHC_DBG_MUX_SHIFT             (2)</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_USDHC_DBG_MUX_MASK              (3 &lt;&lt; GPR12_USDHC_DBG_MUX_SHIFT)</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR12_USDHC_DBG_MUX_USDHC1          (0 &lt;&lt; GPR12_USDHC_DBG_MUX_SHIFT) </span><span class="comment">/* uSDHC1 debug */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR12_USDHC_DBG_MUX_USDHC2          (1 &lt;&lt; GPR12_USDHC_DBG_MUX_SHIFT) </span><span class="comment">/* uSDHC2 debug */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR12_USDHC_DBG_MUX_USDHC3          (2 &lt;&lt; GPR12_USDHC_DBG_MUX_SHIFT) </span><span class="comment">/* uSDHC3 debug */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR12_USDHC_DBG_MUX_USDHC4          (3 &lt;&lt; GPR12_USDHC_DBG_MUX_SHIFT) </span><span class="comment">/* uSDHC4 debug */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_LOS_LEVEL_SHIFT                 (4)</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_LOS_LEVEL_MASK                  (0x1f &lt;&lt; GPR12_LOS_LEVEL_SHIFT)</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR12_LOS_LEVEL(n)                  ((uint32_t)(n) &lt;&lt; GPR12_LOS_LEVEL_SHIFT)</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_APPS_PM_XMT_PME                 (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_APP_LTSSM_ENABLE                (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_APP_INIT_RST                    (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_DEVICE_TYPE_SHIFT               (12)</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_DEVICE_TYPE_MASK                (15 &lt;&lt; GPR12_DEVICE_SHIFT)</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR12_DEVICE_TYPE_PCIE_EP           (0 &lt;&lt; GPR12_DEVICE_SHIFT) </span><span class="comment">/* EP mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR12_DEVICE_TYPE_PCIE_RC           (2 &lt;&lt; GPR12_DEVICE_SHIFT) </span><span class="comment">/* RC mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_APPS_PM_XMT_TURNOFF             (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_DIA_STATUS_BUS_SELECT_SHIFT     (17)</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_DIA_STATUS_BUS_SELECT_MASK      (15 &lt;&lt; GPR12_DIA_STATUS_BUS_SELECT_SHIFT)</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR12_DIA_STATUS_BUS_SELECT(n)      ((uint32_t)(n) &lt;&lt; GPR12_DIA_STATUS_BUS_SELECT_SHIFT)</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_PCIE_CTL_7_SHIFT                (21)</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_PCIE_CTL_7_MASK                 (7 &lt;&lt; GPR12_PCIE_CTL_7_SHIFT)</span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">  #define GPR12_PCIE_CTL_7(n)                 ((uint32_t)(n) &lt;&lt; GPR12_PCIE_CTL_7_SHIFT)</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_ARMP_APB_CLK_EN                 (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_ARMP_ATB_CLK_EN                 (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_ARMP_AHB_CLK_EN                 (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR12_ARMP_IPG_CLK_EN                 (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">/* General Purpose Register 13 (GPR13) */</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define GPR13_SATA_PHY_0                      (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_PHY_1                      (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_PHY_2_SHIFT                (2)</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_PHY_2_MASK                 (0x1f &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_0p937_V            (0x00 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_0p947_V            (0x01 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_0p957_V            (0x02 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_0p966_V            (0x03 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_0p976_V            (0x04 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_0p986_V            (0x05 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_0p996_V            (0x06 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p005_V            (0x07 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p015_V            (0x08 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p025_V            (0x09 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p035_V            (0x0a &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p045_V            (0x0b &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p054_V            (0x0c &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p064_V            (0x0d &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p074_V            (0x0e &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p084_V            (0x0f &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p094_V            (0x10 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p104_V            (0x11 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p113_V            (0x12 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p123_V            (0x13 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p133_V            (0x14 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p143_V            (0x15 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p152_V            (0x16 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p162_V            (0x17 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p172_V            (0x18 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p182_V            (0x19 &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p191_V            (0x1a &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p201_V            (0x1b &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p211_V            (0x1c &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p221_V            (0x1d &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p230_V            (0x1e &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_2_1p240_V            (0x1f &lt;&lt; GPR13_SATA_PHY_2_SHIFT)</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_PHY_3_SHIFT                (7)</span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_PHY_3_MASK                 (15 &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_0p00_DB            (0  &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_0p37_DB            (1  &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_0p74_DB            (2  &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_1p11_DB            (3  &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_1p48_DB            (4  &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_1p85_DB            (5  &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_2p22_DB            (6  &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_2p59_DB            (7  &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_2p96_DB            (8  &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_3p33_DB            (9  &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_3p70_DB            (10 &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_4p07_DB            (11 &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_4p44_DB            (12 &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_4p81_DB            (13 &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_5p28_DB            (14 &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_3_5p75_DB            (15 &lt;&lt; GPR13_SATA_PHY_3_SHIFT)</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13SATA_PHY_4_SHIFT                 (11)</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13SATA_PHY_4_MASK                  (7 &lt;&lt; GPR13SATA_PHY_4_SHIFT)</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13SATA_PHY_4_16_16               (0 &lt;&lt; GPR13SATA_PHY_4_SHIFT) </span><span class="comment">/* 16/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13SATA_PHY_4_14_16               (1 &lt;&lt; GPR13SATA_PHY_4_SHIFT) </span><span class="comment">/* 14/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13SATA_PHY_4_12_16               (2 &lt;&lt; GPR13SATA_PHY_4_SHIFT) </span><span class="comment">/* 12/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13SATA_PHY_4_10_16               (3 &lt;&lt; GPR13SATA_PHY_4_SHIFT) </span><span class="comment">/* 10/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13SATA_PHY_4_9_16                (4 &lt;&lt; GPR13SATA_PHY_4_SHIFT) </span><span class="comment">/* 9/16 (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13SATA_PHY_4_8_16                (5 &lt;&lt; GPR13SATA_PHY_4_SHIFT) </span><span class="comment">/* 8/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_PHY_5                      (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_5_SSEN               (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_SPEED                      (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SSATA_PHY_6_SHIFT               (16)</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SSATA_PHY_6_MASK                (7 &lt;&lt; GPR13_SSATA_PHY_6_SHIFT)</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SSATA_PHY_6_1P_1F             (0 &lt;&lt; GPR13_SSATA_PHY_6_SHIFT)</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SSATA_PHY_6_2P_2F             (1 &lt;&lt; GPR13_SSATA_PHY_6_SHIFT)</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SSATA_PHY_6_1P_4F             (2 &lt;&lt; GPR13_SSATA_PHY_6_SHIFT)</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SSATA_PHY_6_2P_4F             (3 &lt;&lt; GPR13_SSATA_PHY_6_SHIFT)</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_PHY_7_SHIFT                (19)</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_PHY_7_MASK                 (0x1f &lt;&lt; GPR13_SATA_PHY_7_SHIFT)</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_7_SATA1I             (0x10 &lt;&lt; GPR13_SATA_PHY_7_SHIFT)</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_7_SATA1M             (0x10 &lt;&lt; GPR13_SATA_PHY_7_SHIFT)</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_7_SATA1X             (0x1a &lt;&lt; GPR13_SATA_PHY_7_SHIFT)</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_7_SATA2I             (0x12 &lt;&lt; GPR13_SATA_PHY_7_SHIFT)</span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_7_SATA2M             (0x12 &lt;&lt; GPR13_SATA_PHY_7_SHIFT)</span></div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_7_SATA2X             (0x1a &lt;&lt; GPR13_SATA_PHY_7_SHIFT)</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_PHY_8_SHIFT                (24)</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SATA_PHY_8_MASK                 (7 &lt;&lt; GPR13_SATA_PHY_8_SHIFT)</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_8_0p5_DB             (0 &lt;&lt; GPR13_SATA_PHY_8_SHIFT)</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_8_1p0_DB             (1 &lt;&lt; GPR13_SATA_PHY_8_SHIFT)</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_8_1p5_DB             (2 &lt;&lt; GPR13_SATA_PHY_8_SHIFT)</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_8_2p0_DB             (3 &lt;&lt; GPR13_SATA_PHY_8_SHIFT)</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_8_2p5_DB             (4 &lt;&lt; GPR13_SATA_PHY_8_SHIFT)</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_8_3p0_DB             (5 &lt;&lt; GPR13_SATA_PHY_8_SHIFT)</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_8_3p5_DB             (6 &lt;&lt; GPR13_SATA_PHY_8_SHIFT)</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define GPR13_SATA_PHY_8_4p0_DB             (7 &lt;&lt; GPR13_SATA_PHY_8_SHIFT)</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_ENET_STOP_REQ                   (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_CAN1_STOP_REQ                   (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_CAN2_STOP_REQ                   (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GPR13_SDMA_STOP_REQ                   (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">/* Pad Mux Registers */</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define PADMUX_MUXMODE_SHIFT                  (0)       </span><span class="comment">/* Bit 0-2: Software Input On Field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADMUX_MUXMODE_MASK                   (7 &lt;&lt; PADMUX_MUXMODE_SHIFT)</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADMUX_MUXMODE_ALT0                 (0 &lt;&lt; PADMUX_MUXMODE_SHIFT)</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADMUX_MUXMODE_ALT1                 (1 &lt;&lt; PADMUX_MUXMODE_SHIFT)</span></div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADMUX_MUXMODE_ALT2                 (2 &lt;&lt; PADMUX_MUXMODE_SHIFT)</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADMUX_MUXMODE_ALT3                 (3 &lt;&lt; PADMUX_MUXMODE_SHIFT)</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADMUX_MUXMODE_ALT4                 (4 &lt;&lt; PADMUX_MUXMODE_SHIFT)</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADMUX_MUXMODE_ALT5                 (5 &lt;&lt; PADMUX_MUXMODE_SHIFT)</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADMUX_MUXMODE_ALT6                 (6 &lt;&lt; PADMUX_MUXMODE_SHIFT)</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADMUX_MUXMODE_ALT7                 (7 &lt;&lt; PADMUX_MUXMODE_SHIFT)</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADMUX_SION                           (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Software Input On Field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">/* Pad Control Registers */</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define DRIVE_HIZ                             (0)       </span><span class="comment">/* HI-Z */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRIVE_260OHM                          (1)       </span><span class="comment">/* 150 Ohm @3.3V, 260 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRIVE_130OHM                          (2)       </span><span class="comment">/* 75 Ohm @3.3V, 130 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRIVE_90OHM                           (3)       </span><span class="comment">/* 50 Ohm @3.3V, 90 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRIVE_60OHM                           (4)       </span><span class="comment">/* 37 Ohm @3.3V, 60 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRIVE_50OHM                           (5)       </span><span class="comment">/* 30 Ohm @3.3V, 50 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRIVE_40OHM                           (6)       </span><span class="comment">/* 25 Ohm @3.3V, 40 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DRIVE_33OHM                           (7)       </span><span class="comment">/* 20 Ohm @3.3V, 33 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define SPEED_LOW                             (0)       </span><span class="comment">/* Low frequency (50 MHz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPEED_MEDIUM                          (2)       </span><span class="comment">/* Medium frequency (100, 150 MHz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPEED_MAX                             (3)       </span><span class="comment">/* Maximum frequency (100, 150, 200 MHz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define PULL_DOWN_100K                        (0)       </span><span class="comment">/* 100K Ohm Pull Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PULL_UP_47K                           (1)       </span><span class="comment">/*  47K Ohm Pull Up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PULL_UP_100K                          (2)       </span><span class="comment">/* 100K Ohm Pull Up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PULL_UP_22K                           (3)       </span><span class="comment">/*  22K Ohm Pull Up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define PADCTL_SRE                            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Slew Rate Field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADCTL_DSE_SHIFT                      (3)       </span><span class="comment">/* Bits 3-5: Drive Strength Field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADCTL_DSE_MASK                       (7 &lt;&lt; PADCTL_DSE_SHIFT)</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_DSE(n)                       ((uint32_t)(n) &lt;&lt; PADCTL_DSE_SHIFT) </span><span class="comment">/* n=DRIVE_* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_DSE_HIZ                      (0 &lt;&lt; PADCTL_DSE_SHIFT) </span><span class="comment">/* HI-Z */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_DSE_260OHM                   (1 &lt;&lt; PADCTL_DSE_SHIFT) </span><span class="comment">/* 150 Ohm @3.3V, 260 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_DSE_130OHM                   (2 &lt;&lt; PADCTL_DSE_SHIFT) </span><span class="comment">/* 75 Ohm @3.3V, 130 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_DSE_90OHM                    (3 &lt;&lt; PADCTL_DSE_SHIFT) </span><span class="comment">/* 50 Ohm @3.3V, 90 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_DSE_60OHM                    (4 &lt;&lt; PADCTL_DSE_SHIFT) </span><span class="comment">/* 37 Ohm @3.3V, 60 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_DSE_50OHM                    (5 &lt;&lt; PADCTL_DSE_SHIFT) </span><span class="comment">/* 30 Ohm @3.3V, 50 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_DSE_40OHM                    (6 &lt;&lt; PADCTL_DSE_SHIFT) </span><span class="comment">/* 25 Ohm @3.3V, 40 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_DSE_33OHM                    (7 &lt;&lt; PADCTL_DSE_SHIFT) </span><span class="comment">/* 20 Ohm @3.3V, 33 Ohm @1.8V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADCTL_SPEED_SHIFT                    (6)       </span><span class="comment">/* Bits 6-7: Speed Field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADCTL_SPEED_MASK                     (3 &lt;&lt; PADCTL_SPEED_SHIFT)</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_SPEED(n)                     ((uint32_t)(n) &lt;&lt; PADCTL_SPEED_SHIFT) </span><span class="comment">/* n=SPEED_* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_SPEED_LOW                    (0 &lt;&lt; PADCTL_SPEED_SHIFT) </span><span class="comment">/* Low frequency (50 MHz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_SPEED_MEDIUM                 (1 &lt;&lt; PADCTL_SPEED_SHIFT) </span><span class="comment">/* Medium frequency (100, 150 MHz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_SPEED_MAX                    (3 &lt;&lt; PADCTL_SPEED_SHIFT) </span><span class="comment">/* Maximum frequency (100, 150, 200 MHz) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADCTL_ODE                            (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Open Drain Enable Field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADCTL_PKE                            (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Pull / Keep Enable Field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADCTL_PUE                            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Pull / Keep Select Field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADCTL_PUS_SHIFT                      (14)      </span><span class="comment">/* Bits 14-15: Pull Up / Down Config. Field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADCTL_PUS_MASK                       (3 &lt;&lt; PADCTL_PUS_SHIFT)</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_PUS(n)                       ((uint32_t)(n) &lt;&lt; PADCTL_PUS_SHIFT) </span><span class="comment">/* n=PULL_* */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_PUS_DOWN_100K                (0 &lt;&lt; PADCTL_PUS_SHIFT) </span><span class="comment">/* 100K Ohm Pull Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_PUS_UP_47K                   (1 &lt;&lt; PADCTL_PUS_SHIFT) </span><span class="comment">/* 47K Ohm Pull Up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_PUS_UP_100K                  (2 &lt;&lt; PADCTL_PUS_SHIFT) </span><span class="comment">/* 100K Ohm Pull Up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define PADCTL_PUS_UP_22K                   (3 &lt;&lt; PADCTL_PUS_SHIFT) </span><span class="comment">/*  22K Ohm Pull Up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PADCTL_HYS                            (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Hysteresis Enable Field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment">/* Pad Group Control Registers */</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment">/* Select Input Registers */</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CONFIG_ARCH_CHIP_IMX6_6QUAD || CONFIG_ARCH_CHIP_IMX6_6DUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_IMX6_CHIP_IMX_IOMUXC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
