#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558c06ad11e0 .scope module, "tb_axis_dma_read" "tb_axis_dma_read" 2 3;
 .timescale -9 -12;
v0x558c06b29810_0 .var "clk", 0 0;
v0x558c06b29960_0 .net "done", 0 0, v0x558c06b274a0_0;  1 drivers
v0x558c06b29a20_0 .net "mem_rd_addr", 31 0, v0x558c06b276b0_0;  1 drivers
v0x558c06b29ac0_0 .net "mem_rd_resp_data", 7 0, v0x558c06b28770_0;  1 drivers
v0x558c06b29b60_0 .net "mem_rd_resp_valid", 0 0, v0x558c06b28860_0;  1 drivers
v0x558c06b29c50_0 .net "mem_rd_valid", 0 0, v0x558c06b27950_0;  1 drivers
v0x558c06b29d40_0 .var "rst_n", 0 0;
v0x558c06b29de0_0 .net "sink_done", 0 0, v0x558c06b29260_0;  1 drivers
v0x558c06b29e80_0 .net "sink_error", 0 0, v0x558c06b29350_0;  1 drivers
v0x558c06b29fb0_0 .var "start", 0 0;
v0x558c06b2a050_0 .net "td", 7 0, L_0x558c06ade580;  1 drivers
v0x558c06b2a0f0_0 .net "tr", 0 0, v0x558c06b28fc0_0;  1 drivers
v0x558c06b2a190_0 .net "tv", 0 0, L_0x558c06b3a760;  1 drivers
E_0x558c06ae9200 .event edge, v0x558c06b29260_0;
S_0x558c06af6390 .scope module, "dma" "axis_dma_read" 2 32, 3 3 0, S_0x558c06ad11e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "base_addr";
    .port_info 4 /INPUT 32 "length";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "mem_rd_valid";
    .port_info 7 /OUTPUT 32 "mem_rd_addr";
    .port_info 8 /INPUT 1 "mem_rd_resp_valid";
    .port_info 9 /INPUT 8 "mem_rd_resp_data";
    .port_info 10 /OUTPUT 1 "M_AXIS_TVALID";
    .port_info 11 /OUTPUT 8 "M_AXIS_TDATA";
    .port_info 12 /INPUT 1 "M_AXIS_TREADY";
P_0x558c06b04890 .param/l "FIFO_DEPTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x558c06b048d0 .param/l "MAX_OUTSTANDING" 0 3 4, +C4<00000000000000000000000000000100>;
v0x558c06b26ff0_0 .net "M_AXIS_TDATA", 7 0, L_0x558c06ade580;  alias, 1 drivers
v0x558c06b270d0_0 .net "M_AXIS_TREADY", 0 0, v0x558c06b28fc0_0;  alias, 1 drivers
v0x558c06b27170_0 .net "M_AXIS_TVALID", 0 0, L_0x558c06b3a760;  alias, 1 drivers
v0x558c06b27270_0 .var "active", 0 0;
L_0x7f8bac51c210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558c06b27310_0 .net "base_addr", 31 0, L_0x7f8bac51c210;  1 drivers
v0x558c06b27400_0 .net "clk", 0 0, v0x558c06b29810_0;  1 drivers
v0x558c06b274a0_0 .var "done", 0 0;
v0x558c06b27540_0 .net "fifo_empty", 0 0, L_0x558c06b3acc0;  1 drivers
L_0x7f8bac51c258 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x558c06b27610_0 .net "length", 31 0, L_0x7f8bac51c258;  1 drivers
v0x558c06b276b0_0 .var "mem_rd_addr", 31 0;
v0x558c06b27790_0 .net "mem_rd_resp_data", 7 0, v0x558c06b28770_0;  alias, 1 drivers
v0x558c06b27880_0 .net "mem_rd_resp_valid", 0 0, v0x558c06b28860_0;  alias, 1 drivers
v0x558c06b27950_0 .var "mem_rd_valid", 0 0;
v0x558c06b279f0_0 .net "outstanding", 31 0, L_0x558c06b3aea0;  1 drivers
v0x558c06b27ab0_0 .var "req_count", 31 0;
v0x558c06b27b90_0 .var "resp_count", 31 0;
v0x558c06b27c70_0 .net "rst_n", 0 0, v0x558c06b29d40_0;  1 drivers
v0x558c06b27d40_0 .net "start", 0 0, v0x558c06b29fb0_0;  1 drivers
L_0x558c06b3aea0 .arith/sub 32, v0x558c06b27ab0_0, v0x558c06b27b90_0;
S_0x558c06af65c0 .scope module, "fifo" "byte_fifo" 3 34, 4 3 0, S_0x558c06af6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "s_valid";
    .port_info 3 /INPUT 8 "s_data";
    .port_info 4 /OUTPUT 1 "s_ready";
    .port_info 5 /OUTPUT 1 "m_valid";
    .port_info 6 /OUTPUT 8 "m_data";
    .port_info 7 /INPUT 1 "m_ready";
    .port_info 8 /OUTPUT 1 "empty";
P_0x558c06af67a0 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x558c06b07c10 .functor AND 1, v0x558c06b28860_0, L_0x558c06b3a580, C4<1>, C4<1>;
L_0x558c06ad84c0 .functor AND 1, L_0x558c06b3a760, v0x558c06b28fc0_0, C4<1>, C4<1>;
L_0x558c06ade580 .functor BUFZ 8, L_0x558c06b3a8d0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558c06b07d30_0 .net *"_ivl_12", 31 0, L_0x558c06b3a620;  1 drivers
L_0x7f8bac51c0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558c06b08070_0 .net *"_ivl_15", 27 0, L_0x7f8bac51c0a8;  1 drivers
L_0x7f8bac51c0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558c06b06fe0_0 .net/2u *"_ivl_16", 31 0, L_0x7f8bac51c0f0;  1 drivers
v0x558c06b07080_0 .net *"_ivl_20", 7 0, L_0x558c06b3a8d0;  1 drivers
v0x558c06b03a10_0 .net *"_ivl_22", 4 0, L_0x558c06b3a970;  1 drivers
L_0x7f8bac51c138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558c06b03ae0_0 .net *"_ivl_25", 1 0, L_0x7f8bac51c138;  1 drivers
v0x558c06b25db0_0 .net *"_ivl_28", 31 0, L_0x558c06b3abd0;  1 drivers
L_0x7f8bac51c180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558c06b25e90_0 .net *"_ivl_31", 27 0, L_0x7f8bac51c180;  1 drivers
L_0x7f8bac51c1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558c06b25f70_0 .net/2u *"_ivl_32", 31 0, L_0x7f8bac51c1c8;  1 drivers
v0x558c06b26050_0 .net *"_ivl_4", 31 0, L_0x558c06b2a410;  1 drivers
L_0x7f8bac51c018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558c06b26130_0 .net *"_ivl_7", 27 0, L_0x7f8bac51c018;  1 drivers
L_0x7f8bac51c060 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x558c06b26210_0 .net/2u *"_ivl_8", 31 0, L_0x7f8bac51c060;  1 drivers
v0x558c06b262f0_0 .net "clk", 0 0, v0x558c06b29810_0;  alias, 1 drivers
v0x558c06b263b0_0 .var "count", 3 0;
v0x558c06b26490_0 .net "do_read", 0 0, L_0x558c06ad84c0;  1 drivers
v0x558c06b26550_0 .net "do_write", 0 0, L_0x558c06b07c10;  1 drivers
v0x558c06b26610_0 .net "empty", 0 0, L_0x558c06b3acc0;  alias, 1 drivers
v0x558c06b266d0_0 .net "m_data", 7 0, L_0x558c06ade580;  alias, 1 drivers
v0x558c06b267b0_0 .net "m_ready", 0 0, v0x558c06b28fc0_0;  alias, 1 drivers
v0x558c06b26870_0 .net "m_valid", 0 0, L_0x558c06b3a760;  alias, 1 drivers
v0x558c06b26930 .array "mem", 7 0, 7 0;
v0x558c06b269f0_0 .var "rd_ptr", 2 0;
v0x558c06b26ad0_0 .net "rst_n", 0 0, v0x558c06b29d40_0;  alias, 1 drivers
v0x558c06b26b90_0 .net "s_data", 7 0, v0x558c06b28770_0;  alias, 1 drivers
v0x558c06b26c70_0 .net "s_ready", 0 0, L_0x558c06b3a580;  1 drivers
v0x558c06b26d30_0 .net "s_valid", 0 0, v0x558c06b28860_0;  alias, 1 drivers
v0x558c06b26df0_0 .var "wr_ptr", 2 0;
E_0x558c06ae9550/0 .event negedge, v0x558c06b26ad0_0;
E_0x558c06ae9550/1 .event posedge, v0x558c06b262f0_0;
E_0x558c06ae9550 .event/or E_0x558c06ae9550/0, E_0x558c06ae9550/1;
L_0x558c06b2a410 .concat [ 4 28 0 0], v0x558c06b263b0_0, L_0x7f8bac51c018;
L_0x558c06b3a580 .cmp/gt 32, L_0x7f8bac51c060, L_0x558c06b2a410;
L_0x558c06b3a620 .concat [ 4 28 0 0], v0x558c06b263b0_0, L_0x7f8bac51c0a8;
L_0x558c06b3a760 .cmp/gt 32, L_0x558c06b3a620, L_0x7f8bac51c0f0;
L_0x558c06b3a8d0 .array/port v0x558c06b26930, L_0x558c06b3a970;
L_0x558c06b3a970 .concat [ 3 2 0 0], v0x558c06b269f0_0, L_0x7f8bac51c138;
L_0x558c06b3abd0 .concat [ 4 28 0 0], v0x558c06b263b0_0, L_0x7f8bac51c180;
L_0x558c06b3acc0 .cmp/eq 32, L_0x558c06b3abd0, L_0x7f8bac51c1c8;
S_0x558c06b27f80 .scope module, "mem" "simple_mem" 2 24, 5 3 0, S_0x558c06ad11e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd_valid";
    .port_info 2 /INPUT 32 "rd_addr";
    .port_info 3 /OUTPUT 1 "rd_resp_valid";
    .port_info 4 /OUTPUT 8 "rd_resp_data";
P_0x558c06b073f0 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000100000000>;
P_0x558c06b07430 .param/l "READ_LATENCY" 0 5 5, +C4<00000000000000000000000000000010>;
v0x558c06b28310 .array "addr_pipe", 1 0, 31 0;
v0x558c06b283f0_0 .net "clk", 0 0, v0x558c06b29810_0;  alias, 1 drivers
v0x558c06b28500_0 .var/i "i", 31 0;
v0x558c06b285a0 .array "mem", 255 0, 7 0;
v0x558c06b28660_0 .net "rd_addr", 31 0, v0x558c06b276b0_0;  alias, 1 drivers
v0x558c06b28770_0 .var "rd_resp_data", 7 0;
v0x558c06b28860_0 .var "rd_resp_valid", 0 0;
v0x558c06b28950_0 .net "rd_valid", 0 0, v0x558c06b27950_0;  alias, 1 drivers
v0x558c06b289f0 .array "valid_pipe", 1 0, 0 0;
E_0x558c06ae6760 .event posedge, v0x558c06b262f0_0;
S_0x558c06b28b10 .scope module, "sink" "axis_sink" 2 48, 6 3 0, S_0x558c06ad11e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "S_AXIS_TVALID";
    .port_info 3 /INPUT 8 "S_AXIS_TDATA";
    .port_info 4 /OUTPUT 1 "S_AXIS_TREADY";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
P_0x558c06b28ca0 .param/l "COUNT" 0 6 4, +C4<00000000000000000000000000100000>;
v0x558c06b28eb0_0 .net "S_AXIS_TDATA", 7 0, L_0x558c06ade580;  alias, 1 drivers
v0x558c06b28fc0_0 .var "S_AXIS_TREADY", 0 0;
v0x558c06b290d0_0 .net "S_AXIS_TVALID", 0 0, L_0x558c06b3a760;  alias, 1 drivers
v0x558c06b291c0_0 .net "clk", 0 0, v0x558c06b29810_0;  alias, 1 drivers
v0x558c06b29260_0 .var "done", 0 0;
v0x558c06b29350_0 .var "error", 0 0;
v0x558c06b293f0_0 .var "expected", 7 0;
v0x558c06b294d0_0 .var "received", 31 0;
v0x558c06b295b0_0 .net "rst_n", 0 0, v0x558c06b29d40_0;  alias, 1 drivers
v0x558c06b29650_0 .var "stall_ctr", 3 0;
    .scope S_0x558c06b27f80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c06b28500_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x558c06b28500_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x558c06b28500_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 4, v0x558c06b28500_0;
    %store/vec4a v0x558c06b285a0, 4, 0;
    %load/vec4 v0x558c06b28500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c06b28500_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x558c06b27f80;
T_1 ;
    %wait E_0x558c06ae6760;
    %load/vec4 v0x558c06b28950_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c06b289f0, 0, 4;
    %load/vec4 v0x558c06b28660_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c06b28310, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558c06b28500_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x558c06b28500_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x558c06b28500_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x558c06b289f0, 4;
    %ix/getv/s 3, v0x558c06b28500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c06b289f0, 0, 4;
    %load/vec4 v0x558c06b28500_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x558c06b28310, 4;
    %ix/getv/s 3, v0x558c06b28500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c06b28310, 0, 4;
    %load/vec4 v0x558c06b28500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c06b28500_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x558c06b289f0, 4;
    %assign/vec4 v0x558c06b28860_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x558c06b289f0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x558c06b28310, 5;
    %ix/vec4 4;
    %load/vec4a v0x558c06b285a0, 4;
    %assign/vec4 v0x558c06b28770_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558c06af65c0;
T_2 ;
    %wait E_0x558c06ae9550;
    %load/vec4 v0x558c06b26ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558c06b26df0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558c06b269f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558c06b263b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x558c06b26550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x558c06b26b90_0;
    %load/vec4 v0x558c06b26df0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c06b26930, 0, 4;
    %load/vec4 v0x558c06b26df0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558c06b26df0_0, 0;
T_2.2 ;
    %load/vec4 v0x558c06b26490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x558c06b269f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558c06b269f0_0, 0;
T_2.4 ;
    %load/vec4 v0x558c06b26550_0;
    %load/vec4 v0x558c06b26490_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %load/vec4 v0x558c06b263b0_0;
    %assign/vec4 v0x558c06b263b0_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x558c06b263b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558c06b263b0_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x558c06b263b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x558c06b263b0_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558c06af6390;
T_3 ;
    %wait E_0x558c06ae9550;
    %load/vec4 v0x558c06b27c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b27270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558c06b27ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558c06b27b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b27950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558c06b276b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b274a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b27950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b274a0_0, 0;
    %load/vec4 v0x558c06b27d40_0;
    %load/vec4 v0x558c06b27270_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558c06b27270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558c06b27ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558c06b27b90_0, 0;
T_3.2 ;
    %load/vec4 v0x558c06b27270_0;
    %load/vec4 v0x558c06b27ab0_0;
    %load/vec4 v0x558c06b27610_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x558c06b279f0_0;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558c06b27950_0, 0;
    %load/vec4 v0x558c06b27310_0;
    %load/vec4 v0x558c06b27ab0_0;
    %add;
    %assign/vec4 v0x558c06b276b0_0, 0;
    %load/vec4 v0x558c06b27ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558c06b27ab0_0, 0;
T_3.4 ;
    %load/vec4 v0x558c06b27880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x558c06b27b90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558c06b27b90_0, 0;
T_3.6 ;
    %load/vec4 v0x558c06b27270_0;
    %load/vec4 v0x558c06b27ab0_0;
    %load/vec4 v0x558c06b27610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558c06b27b90_0;
    %load/vec4 v0x558c06b27610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558c06b27540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558c06b274a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b27270_0, 0;
T_3.8 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558c06b28b10;
T_4 ;
    %wait E_0x558c06ae9550;
    %load/vec4 v0x558c06b295b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558c06b293f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558c06b294d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b29260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b29350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558c06b29650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558c06b28fc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b29260_0, 0;
    %load/vec4 v0x558c06b29650_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b28fc0_0, 0;
    %load/vec4 v0x558c06b29650_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558c06b29650_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x558c06b29650_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558c06b28fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558c06b29650_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x558c06b29650_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558c06b29650_0, 0;
T_4.5 ;
T_4.3 ;
    %load/vec4 v0x558c06b290d0_0;
    %load/vec4 v0x558c06b28fc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call 6 43 "$display", "[SINK] RX %0d expected %0d", v0x558c06b28eb0_0, v0x558c06b293f0_0 {0 0 0};
    %load/vec4 v0x558c06b28eb0_0;
    %load/vec4 v0x558c06b293f0_0;
    %cmp/ne;
    %jmp/0xz  T_4.8, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558c06b29350_0, 0;
T_4.8 ;
    %load/vec4 v0x558c06b293f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558c06b293f0_0, 0;
    %load/vec4 v0x558c06b294d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558c06b294d0_0, 0;
    %load/vec4 v0x558c06b294d0_0;
    %addi 1, 0, 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558c06b29260_0, 0;
T_4.10 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558c06ad11e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c06b29810_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x558c06ad11e0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x558c06b29810_0;
    %inv;
    %store/vec4 v0x558c06b29810_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558c06ad11e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c06b29d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c06b29fb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c06b29d40_0, 0, 1;
    %wait E_0x558c06ae6760;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558c06b29fb0_0, 0;
    %wait E_0x558c06ae6760;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558c06b29fb0_0, 0;
T_7.0 ;
    %load/vec4 v0x558c06b29de0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_0x558c06ae9200;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0x558c06b29e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call 2 71 "$display", "AXI DMA READ TEST FAILED" {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 73 "$display", "AXI DMA READ TEST PASSED" {0 0 0};
T_7.3 ;
    %delay 20000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_axis_dma_read.v";
    "axis_dma_read.v";
    "byte_fifo.v";
    "simple_mem.v";
    "axis_sink.v";
