{% include "../vhdl/testbench_normal.nj" %}