#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Mar 30 16:16:15 2019
# Process ID: 10316
# Current directory: D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.runs/synth_1/top.vds
# Journal file: D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 346.051 ; gain = 135.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.srcs/sources_1/new/top.v:28]
	Parameter default_ms_limit bound to: 100000 - type: integer 
	Parameter ms_limit bound to: 100000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.srcs/sources_1/new/debounce.v:25]
	Parameter width bound to: 17 - type: integer 
	Parameter bounce_limit bound to: 300000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.srcs/sources_1/new/debounce.v:25]
INFO: [Synth 8-638] synthesizing module 'ssd' [D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.srcs/sources_1/new/ssd.v:24]
	Parameter cat_period bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ssd' (2#1) [D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.srcs/sources_1/new/ssd.v:24]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.srcs/sources_1/new/top.v:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 382.488 ; gain = 171.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 382.488 ; gain = 171.676
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.srcs/constrs_1/new/PMODconst.xdc]
Finished Parsing XDC File [D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.srcs/constrs_1/new/PMODconst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/new_stuff_30_3_19/StopWatch_1/PMOD_segment/PMOD_segment.srcs/constrs_1/new/PMODconst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 696.223 ; gain = 0.000
