##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUT_CLOCK(fixed-function)
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for HC_Clock
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for Motor_Clock
		4.6::Critical Path Report for \Button:PWM:PWMHW\/tc
		4.7::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. HC_Clock:R)
		5.3::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
		5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.5::Critical Path Report for (HC_Clock:R vs. HC_Clock:R)
		5.6::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
		5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: BUT_CLOCK                    | N/A                   | Target: 12.00 MHz   | 
Clock: BUT_CLOCK(fixed-function)    | Frequency: 30.00 MHz  | Target: 12.00 MHz   | 
Clock: CAM_CLK                      | N/A                   | Target: 24.00 MHz   | 
Clock: CAM_CLK(routed)              | N/A                   | Target: 24.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 61.21 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: HC_Clock                     | Frequency: 61.21 MHz  | Target: 1.00 MHz    | 
Clock: I2C_IntClock                 | Frequency: 30.07 MHz  | Target: 6.00 MHz    | 
Clock: Motor_Clock                  | Frequency: 62.66 MHz  | Target: 0.04 MHz    | 
Clock: Motor_Clock(fixed-function)  | N/A                   | Target: 0.04 MHz    | 
Clock: \Button:PWM:PWMHW\/tc        | Frequency: 30.00 MHz  | Target: 6.00 MHz    | 
Clock: \OV9650_1:PCLK(0)_PAD\       | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                  | Frequency: 47.51 MHz  | Target: 0.01 MHz    | 
Clock: timer_clock(routed)          | N/A                   | Target: 0.01 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUT_CLOCK(fixed-function)  \Button:PWM:PWMHW\/tc  83333.3          50005       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  HC_Clock               41666.7          25329       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  I2C_IntClock           41666.7          29834       N/A              N/A         N/A              N/A         N/A              N/A         
HC_Clock                   HC_Clock               1e+006           984086      N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock               I2C_IntClock           166667           133413      N/A              N/A         N/A              N/A         N/A              N/A         
Motor_Clock                Motor_Clock            2.5e+007         24984040    N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock                timer_clock            1e+008           99978951    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                  Setup to Clk  Clock Name:Phase          
-------------------------  ------------  ------------------------  
\Button:Button(0)_PAD\:in  7967          \Button:PWM:PWMHW\/tc:R   
\Button:Button(1)_PAD\:in  6540          \Button:PWM:PWMHW\/tc:R   
\OV9650_1:D(0)_PAD\        3777          \OV9650_1:PCLK(0)_PAD\:R  
\OV9650_1:D(1)_PAD\        2881          \OV9650_1:PCLK(0)_PAD\:R  
\OV9650_1:D(2)_PAD\        2493          \OV9650_1:PCLK(0)_PAD\:R  
\OV9650_1:D(3)_PAD\        3111          \OV9650_1:PCLK(0)_PAD\:R  
\OV9650_1:D(4)_PAD\        2941          \OV9650_1:PCLK(0)_PAD\:R  
\OV9650_1:D(5)_PAD\        1533          \OV9650_1:PCLK(0)_PAD\:R  
\OV9650_1:D(6)_PAD\        2761          \OV9650_1:PCLK(0)_PAD\:R  
\OV9650_1:D(7)_PAD\        2497          \OV9650_1:PCLK(0)_PAD\:R  
\OV9650_1:HREF(0)_PAD\     1301          \OV9650_1:PCLK(0)_PAD\:R  


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase               
--------------------------  ------------  -----------------------------  
ARM_PIN(0)_PAD              22290         Motor_Clock:R                  
D4(0)_PAD                   23509         CyBUS_CLK:R                    
D5(0)_PAD                   23417         CyBUS_CLK:R                    
D6(0)_PAD                   24740         CyBUS_CLK:R                    
D7(0)_PAD                   24643         CyBUS_CLK:R                    
E(0)_PAD                    24184         CyBUS_CLK:R                    
GRIPPER_PIN(0)_PAD          20478         Motor_Clock(fixed-function):R  
HC_TRIG(0)_PAD              23499         HC_Clock:R                     
I2C_SCL(0)_PAD:out          25119         I2C_IntClock:R                 
I2C_SDA(0)_PAD:out          23623         I2C_IntClock:R                 
MLEN(0)_PAD                 25769         Motor_Clock(fixed-function):R  
MREN(0)_PAD                 25094         Motor_Clock(fixed-function):R  
RS(0)_PAD                   24959         CyBUS_CLK:R                    
V0(0)_PAD                   19516         timer_clock(routed):R          
V0(0)_PAD                   19516         timer_clock(routed):F          
\Button:Button(0)_PAD\:out  25064         BUT_CLOCK(fixed-function):R    
\Button:Button(1)_PAD\:out  26788         BUT_CLOCK(fixed-function):R    
\OV9650_1:SIOC(0)_PAD\:out  21632         CyBUS_CLK(fixed-function):R    
\OV9650_1:SIOD(0)_PAD\:out  21858         CyBUS_CLK(fixed-function):R    
\OV9650_1:XCLK(0)_PAD\      24158         CAM_CLK(routed):R              
\OV9650_1:XCLK(0)_PAD\      24158         CAM_CLK(routed):F              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUT_CLOCK(fixed-function)
*******************************************************
Clock: BUT_CLOCK(fixed-function)
Frequency: 30.00 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 50005p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              9879
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 89702

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39697
-------------------------------------   ----- 
End-of-path arrival time (ps)           39697
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  50005  RISE       1
\Button:Button(1)\/pin_input  iocell31     10132  11132  50005  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  26788  50005  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  26788  50005  RISE       1
\Button:Button(1)\/fb         iocell31      7673  34461  50005  RISE       1
Net_55/main_0                 macrocell6    5236  39697  50005  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell6       8879   9879  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.21 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12108
-------------------------------------   ----- 
End-of-path arrival time (ps)           12108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   5126   6978  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  12108  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  12108  25329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for HC_Clock
**************************************
Clock: HC_Clock
Frequency: 61.21 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12108
-------------------------------------   ----- 
End-of-path arrival time (ps)           12108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   5126   6978  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  12108  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  12108  25329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 30.07 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 133413p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27244
-------------------------------------   ----- 
End-of-path arrival time (ps)           27244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36     1250   1250  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0          macrocell23    12657  13907  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell23     3350  17257  133413  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell26     4324  21581  133413  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell26     3350  24931  133413  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell8   2313  27244  133413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Motor_Clock
*****************************************
Clock: Motor_Clock
Frequency: 62.66 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24984040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15460
-------------------------------------   ----- 
End-of-path arrival time (ps)           15460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984040  RISE       1
\Arm_PWM:PWMUDB:status_2\/main_1          macrocell10     3099   6599  24984040  RISE       1
\Arm_PWM:PWMUDB:status_2\/q               macrocell10     3350   9949  24984040  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5511  15460  24984040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for \Button:PWM:PWMHW\/tc
***************************************************
Clock: \Button:PWM:PWMHW\/tc
Frequency: 30.00 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 50005p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              9879
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 89702

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39697
-------------------------------------   ----- 
End-of-path arrival time (ps)           39697
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  50005  RISE       1
\Button:Button(1)\/pin_input  iocell31     10132  11132  50005  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  26788  50005  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  26788  50005  RISE       1
\Button:Button(1)\/fb         iocell31      7673  34461  50005  RISE       1
Net_55/main_0                 macrocell6    5236  39697  50005  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell6       8879   9879  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 47.51 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99978951p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4230
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16819
-------------------------------------   ----- 
End-of-path arrival time (ps)           16819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3679   8389  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13519  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13519  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  16819  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  16819  99978951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)/fb
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 29834p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8322
-------------------------------------   ---- 
End-of-path arrival time (ps)           8322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)/in_clock                                         iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)/fb                     iocell12      2153   2153  29834  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell40   6169   8322  29834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. HC_Clock:R)
**********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12108
-------------------------------------   ----- 
End-of-path arrival time (ps)           12108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   5126   6978  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  12108  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  12108  25329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
***************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 50005p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              9879
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 89702

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39697
-------------------------------------   ----- 
End-of-path arrival time (ps)           39697
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  50005  RISE       1
\Button:Button(1)\/pin_input  iocell31     10132  11132  50005  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  26788  50005  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  26788  50005  RISE       1
\Button:Button(1)\/fb         iocell31      7673  34461  50005  RISE       1
Net_55/main_0                 macrocell6    5236  39697  50005  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell6       8879   9879  RISE       1


5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 133413p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27244
-------------------------------------   ----- 
End-of-path arrival time (ps)           27244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36     1250   1250  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0          macrocell23    12657  13907  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell23     3350  17257  133413  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell26     4324  21581  133413  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell26     3350  24931  133413  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell8   2313  27244  133413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (HC_Clock:R vs. HC_Clock:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                    995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  984086  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   5304   6554  984086  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11684  984086  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11684  984086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24984040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15460
-------------------------------------   ----- 
End-of-path arrival time (ps)           15460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984040  RISE       1
\Arm_PWM:PWMUDB:status_2\/main_1          macrocell10     3099   6599  24984040  RISE       1
\Arm_PWM:PWMUDB:status_2\/q               macrocell10     3350   9949  24984040  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5511  15460  24984040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1


5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99978951p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4230
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16819
-------------------------------------   ----- 
End-of-path arrival time (ps)           16819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3679   8389  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13519  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13519  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  16819  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  16819  99978951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12108
-------------------------------------   ----- 
End-of-path arrival time (ps)           12108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   5126   6978  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  12108  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  12108  25329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13505
-------------------------------------   ----- 
End-of-path arrival time (ps)           13505
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                               iocell10       1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:status_tc\/main_0        macrocell17    5991   7843  27662  RISE       1
\HC_Timer:TimerUDB:status_tc\/q             macrocell17    3350  11193  27662  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell3   2311  13505  27662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 28629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   5126   6978  28629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)/fb
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28641p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#24 vs. HC_Clock:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)/fb                                  iocell10        1852   1852  25329  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell6   5114   6966  28641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)/fb
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 29834p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8322
-------------------------------------   ---- 
End-of-path arrival time (ps)           8322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)/in_clock                                         iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)/fb                     iocell12      2153   2153  29834  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell40   6169   8322  29834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)/fb
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 29848p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)/in_clock                                         iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)/fb                     iocell12      2153   2153  29834  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell20   6156   8309  29848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)/fb
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30398p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)/fb                     iocell13      2485   2485  30398  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell43   5273   7758  30398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)/fb
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 30398p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)/fb                   iocell13      2485   2485  30398  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell45   5273   7758  30398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 50005p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              9879
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 89702

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39697
-------------------------------------   ----- 
End-of-path arrival time (ps)           39697
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  50005  RISE       1
\Button:Button(1)\/pin_input  iocell31     10132  11132  50005  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  26788  50005  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  26788  50005  RISE       1
\Button:Button(1)\/fb         iocell31      7673  34461  50005  RISE       1
Net_55/main_0                 macrocell6    5236  39697  50005  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell6       8879   9879  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_54/main_0
Capture Clock  : Net_54/clock_0
Path slack     : 50301p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8204
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 88028

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37726
-------------------------------------   ----- 
End-of-path arrival time (ps)           37726
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  50005  RISE       1
\Button:Button(0)\/pin_input  iocell30      9280  10280  50301  RISE       1
\Button:Button(0)\/pad_out    iocell30     14784  25064  50301  RISE       1
\Button:Button(0)\/pad_in     iocell30         0  25064  50301  RISE       1
\Button:Button(0)\/fb         iocell30      6792  31856  50301  RISE       1
Net_54/main_0                 macrocell5    5870  37726  50301  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_54/clock_0                                                macrocell5       7204   8204  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 133413p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27244
-------------------------------------   ----- 
End-of-path arrival time (ps)           27244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36     1250   1250  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0          macrocell23    12657  13907  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell23     3350  17257  133413  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell26     4324  21581  133413  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell26     3350  24931  133413  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell8   2313  27244  133413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 136222p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -4130
------------------------------------------------------   ------ 
End-of-path required time (ps)                           162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26315
-------------------------------------   ----- 
End-of-path arrival time (ps)           26315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q                 macrocell36     1250   1250  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0            macrocell23    12657  13907  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell23     3350  17257  133413  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell25     3397  20655  136222  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell25     3350  24005  136222  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell7   2311  26315  136222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 136930p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26227
-------------------------------------   ----- 
End-of-path arrival time (ps)           26227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q               macrocell30   1250   1250  136930  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell27  11640  12890  136930  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27   3350  16240  136930  RISE       1
\I2C:bI2C_UDB:status_3\/main_1           macrocell47   9986  26227  136930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 137385p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23272
-------------------------------------   ----- 
End-of-path arrival time (ps)           23272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q               macrocell30     1250   1250  136930  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell27    11640  12890  136930  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27     3350  16240  136930  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell8   7031  23272  137385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 137486p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25671
-------------------------------------   ----- 
End-of-path arrival time (ps)           25671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q               macrocell30   1250   1250  136930  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell27  11640  12890  136930  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27   3350  16240  136930  RISE       1
\I2C:bI2C_UDB:status_0\/main_1           macrocell44   9430  25671  137486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 140624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22533
-------------------------------------   ----- 
End-of-path arrival time (ps)           22533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q             macrocell32   1250   1250  137207  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_7  macrocell31  11107  12357  140624  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell31   3350  15707  140624  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell30   6826  22533  140624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 142513p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20643
-------------------------------------   ----- 
End-of-path arrival time (ps)           20643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q            macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0       macrocell23  12657  13907  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell23   3350  17257  133413  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell21   3386  20643  142513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 143501p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19656
-------------------------------------   ----- 
End-of-path arrival time (ps)           19656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q               macrocell30   1250   1250  136930  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell27  11640  12890  136930  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27   3350  16240  136930  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell28   3415  19656  143501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:Net_643_3\/main_8
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 143602p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19555
-------------------------------------   ----- 
End-of-path arrival time (ps)           19555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0  macrocell23  12657  13907  133413  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell23   3350  17257  133413  RISE       1
\I2C:Net_643_3\/main_8           macrocell18   2298  19555  143602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 144037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19120
-------------------------------------   ----- 
End-of-path arrival time (ps)           19120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   3580   3580  138349  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_3       macrocell37     9264  12844  144037  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q            macrocell37     3350  16194  144037  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6             macrocell36     2926  19120  144037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 145990p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -4130
------------------------------------------------------   ------ 
End-of-path required time (ps)                           162537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16546
-------------------------------------   ----- 
End-of-path arrival time (ps)           16546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q                 macrocell36     1250   1250  133413  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_1     macrocell24     9641  10891  145990  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell24     3350  14241  145990  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell7   2305  16546  145990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 146332p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16825
-------------------------------------   ----- 
End-of-path arrival time (ps)           16825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q               macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_9  macrocell34   9942  11192  146332  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q       macrocell34   3350  14542  146332  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5        macrocell33   2283  16825  146332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 148209p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14947
-------------------------------------   ----- 
End-of-path arrival time (ps)           14947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell46  13697  14947  148209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:Net_643_3\/main_1
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 148545p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14611
-------------------------------------   ----- 
End-of-path arrival time (ps)           14611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell36   1250   1250  133413  RISE       1
\I2C:Net_643_3\/main_1      macrocell18  13361  14611  148545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 148554p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14603
-------------------------------------   ----- 
End-of-path arrival time (ps)           14603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell44  13353  14603  148554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 148677p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14480
-------------------------------------   ----- 
End-of-path arrival time (ps)           14480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell47  13230  14480  148677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 148768p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14389
-------------------------------------   ----- 
End-of-path arrival time (ps)           14389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell30  13139  14389  148768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 148816p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14340
-------------------------------------   ----- 
End-of-path arrival time (ps)           14340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  135827  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell46  13090  14340  148816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:Net_643_3\/main_6
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 149052p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14104
-------------------------------------   ----- 
End-of-path arrival time (ps)           14104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell29   1250   1250  145550  RISE       1
\I2C:Net_643_3\/main_6    macrocell18  12854  14104  149052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 149065p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14092
-------------------------------------   ----- 
End-of-path arrival time (ps)           14092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell47  12842  14092  149065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 149276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   3580   3580  138349  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3             macrocell35    10300  13880  149276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 149505p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13652
-------------------------------------   ----- 
End-of-path arrival time (ps)           13652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  135827  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell30  12402  13652  149505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 149616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13541
-------------------------------------   ----- 
End-of-path arrival time (ps)           13541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell44  12291  13541  149616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 150237p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12920
-------------------------------------   ----- 
End-of-path arrival time (ps)           12920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell46  11670  12920  150237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 150247p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12910
-------------------------------------   ----- 
End-of-path arrival time (ps)           12910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell19  11660  12910  150247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 150247p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12910
-------------------------------------   ----- 
End-of-path arrival time (ps)           12910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell30  11660  12910  150247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 150255p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12902
-------------------------------------   ----- 
End-of-path arrival time (ps)           12902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  136930  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell36  11652  12902  150255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 150281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12875
-------------------------------------   ----- 
End-of-path arrival time (ps)           12875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  135827  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell45  11625  12875  150281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 150478p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:status_1\/main_7  macrocell45  11429  12679  150478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 150535p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   3580   3580  138349  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell30     9042  12622  150535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 151307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14860
-------------------------------------   ----- 
End-of-path arrival time (ps)           14860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q     macrocell40    1250   1250  141605  RISE       1
\I2C:bI2C_UDB:status_5\/main_0  macrocell49    5789   7039  151307  RISE       1
\I2C:bI2C_UDB:status_5\/q       macrocell49    3350  10389  151307  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5  statusicell4   4471  14860  151307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 151343p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11814
-------------------------------------   ----- 
End-of-path arrival time (ps)           11814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  136930  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell35  10564  11814  151343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 151409p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11748
-------------------------------------   ----- 
End-of-path arrival time (ps)           11748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell21  10498  11748  151409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 151587p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11569
-------------------------------------   ----- 
End-of-path arrival time (ps)           11569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32   1250   1250  137207  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell30  10319  11569  151587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 151606p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11550
-------------------------------------   ----- 
End-of-path arrival time (ps)           11550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  135827  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell44  10300  11550  151606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:Net_643_3\/main_2
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 151627p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11530
-------------------------------------   ----- 
End-of-path arrival time (ps)           11530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell35   1250   1250  135827  RISE       1
\I2C:Net_643_3\/main_2      macrocell18  10280  11530  151627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 151667p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11490
-------------------------------------   ----- 
End-of-path arrival time (ps)           11490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  135827  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell32  10240  11490  151667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 151675p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell35   1250   1250  135827  RISE       1
\I2C:sda_x_wire\/main_4     macrocell50  10232  11482  151675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 151681p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11476
-------------------------------------   ----- 
End-of-path arrival time (ps)           11476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  135827  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell47  10226  11476  151681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 151719p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11437
-------------------------------------   ----- 
End-of-path arrival time (ps)           11437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32   1250   1250  137207  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell35  10187  11437  151719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 151727p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11429
-------------------------------------   ----- 
End-of-path arrival time (ps)           11429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell22  10179  11429  151727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 151727p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11429
-------------------------------------   ----- 
End-of-path arrival time (ps)           11429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell29   1250   1250  145550  RISE       1
\I2C:sda_x_wire\/main_8   macrocell50  10179  11429  151727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 151730p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell32  10177  11427  151730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 152061p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11096
-------------------------------------   ----- 
End-of-path arrival time (ps)           11096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32   1250   1250  137207  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell46   9846  11096  152061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 152250p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10907
-------------------------------------   ----- 
End-of-path arrival time (ps)           10907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell33   9657  10907  152250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 152311p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32   1250   1250  137207  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell36   9596  10846  152311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:Net_643_3\/main_4
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 152485p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell32   1250   1250  137207  RISE       1
\I2C:Net_643_3\/main_4      macrocell18   9421  10671  152485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 152499p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10658
-------------------------------------   ----- 
End-of-path arrival time (ps)           10658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32   1250   1250  137207  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell44   9408  10658  152499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 152511p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  136930  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell45   9395  10645  152511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 152523p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10634
-------------------------------------   ----- 
End-of-path arrival time (ps)           10634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell30   1250   1250  136930  RISE       1
\I2C:sda_x_wire\/main_7     macrocell50   9384  10634  152523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 152752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  135827  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell33   9155  10405  152752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 152806p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           10351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell33   9101  10351  152806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 153016p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10141
-------------------------------------   ----- 
End-of-path arrival time (ps)           10141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33   1250   1250  139691  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell36   8891  10141  153016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 153145p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell45   8762  10012  153145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 153156p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell36   1250   1250  133413  RISE       1
\I2C:sda_x_wire\/main_3     macrocell50   8751  10001  153156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 153167p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9990
-------------------------------------   ---- 
End-of-path arrival time (ps)           9990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell32   8740   9990  153167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 153749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9407
-------------------------------------   ---- 
End-of-path arrival time (ps)           9407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell21   1250   1250  139486  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell35   8157   9407  153749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 153900p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  136930  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell32   8007   9257  153900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 153920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32   1250   1250  137207  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell47   7987   9237  153920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 153944p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9212
-------------------------------------   ---- 
End-of-path arrival time (ps)           9212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33   1250   1250  139691  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell30   7962   9212  153944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 153968p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell28   1250   1250  146638  RISE       1
\I2C:sda_x_wire\/main_9        macrocell50   7939   9189  153968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 154090p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9067
-------------------------------------   ---- 
End-of-path arrival time (ps)           9067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33   1250   1250  139691  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell35   7817   9067  154090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 154401p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33   1250   1250  139691  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell46   7506   8756  154401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 154435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8722
-------------------------------------   ---- 
End-of-path arrival time (ps)           8722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  147029  RISE       1
\I2C:sda_x_wire\/main_1                   macrocell50    7512   8722  154435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:Net_643_3\/main_3
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 154978p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8178
-------------------------------------   ---- 
End-of-path arrival time (ps)           8178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell33   1250   1250  139691  RISE       1
\I2C:Net_643_3\/main_3      macrocell18   6928   8178  154978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 155039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8117
-------------------------------------   ---- 
End-of-path arrival time (ps)           8117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell21   1250   1250  139486  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell22   6867   8117  155039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 155040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8117
-------------------------------------   ---- 
End-of-path arrival time (ps)           8117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21   1250   1250  139486  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell32   6867   8117  155040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 155187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32   1250   1250  137207  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell32   6720   7970  155187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 155189p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell32   1250   1250  137207  RISE       1
\I2C:sda_x_wire\/main_6     macrocell50   6718   7968  155189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 155194p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21   1250   1250  139486  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell30   6713   7963  155194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155272p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell3   1210   1210  146200  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1           macrocell35    6675   7885  155272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155295p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7861
-------------------------------------   ---- 
End-of-path arrival time (ps)           7861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  135827  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell35   6611   7861  155295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 155600p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  136930  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell47   6306   7556  155600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:Net_643_3\/main_5
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 155604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell30   1250   1250  136930  RISE       1
\I2C:Net_643_3\/main_5      macrocell18   6302   7552  155604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 155855p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell35   6052   7302  155855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 155927p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7230
-------------------------------------   ---- 
End-of-path arrival time (ps)           7230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21   1250   1250  139486  RISE       1
\I2C:bI2C_UDB:status_1\/main_8   macrocell45   5980   7230  155927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 155945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33   1250   1250  139691  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell44   5961   7211  155945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 155959p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell8   3580   3580  138349  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell32     3617   7197  155959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 155990p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33   1250   1250  139691  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell47   5917   7167  155990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 156093p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7064
-------------------------------------   ---- 
End-of-path arrival time (ps)           7064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33   1250   1250  139691  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell32   5814   7064  156093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 156118p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7039
-------------------------------------   ---- 
End-of-path arrival time (ps)           7039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell40   1250   1250  141605  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell19   5789   7039  156118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:Net_643_3\/main_7
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 156229p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6927
-------------------------------------   ---- 
End-of-path arrival time (ps)           6927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21   1250   1250  139486  RISE       1
\I2C:Net_643_3\/main_7           macrocell18   5677   6927  156229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 156604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33   1250   1250  139691  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell45   5302   6552  156604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 156616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell33   1250   1250  139691  RISE       1
\I2C:sda_x_wire\/main_5     macrocell50   5290   6540  156616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 156851p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21   1250   1250  139486  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell33   5055   6305  156851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 156888p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell40   1250   1250  141605  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell39   5019   6269  156888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157056p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell35   4850   6100  157056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 157300p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5856
-------------------------------------   ---- 
End-of-path arrival time (ps)           5856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33   1250   1250  139691  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell33   4606   5856  157300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 157402p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell43   1250   1250  157402  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell42   4505   5755  157402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 157541p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell47   1250   1250  157541  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell47   4366   5616  157541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 157549p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell44   1250   1250  157549  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell44   4358   5608  157549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 157729p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell28   1250   1250  146638  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell35   4177   5427  157729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 157831p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36   1250   1250  133413  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell36   4076   5326  157831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 157891p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  147029  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0           macrocell36    4056   5266  157891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 157977p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32   1250   1250  137207  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell45   3930   5180  157977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 158072p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell42   1250   1250  153261  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell19   3835   5085  158072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 158094p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell42   1250   1250  153261  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell41   3813   5063  158094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 158192p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell3   1210   1210  146749  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0           macrocell35    3755   4965  158192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 158277p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell7   2290   2290  149181  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell21     2589   4879  158277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 158345p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell39   1250   1250  143449  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell19   3562   4812  158345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 158349p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell8   2520   2520  158349  RISE       1
\I2C:sda_x_wire\/main_2            macrocell50     2288   4808  158349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 158364p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell39   1250   1250  143449  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell38   3543   4793  158364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 158479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:Net_643_3\/q                 macrocell18   1250   1250  143425  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell20   3428   4678  158479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 158706p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  136930  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell30   3201   4451  158706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 158709p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  136930  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell46   3198   4448  158709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 158712p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell43     1250   1250  157402  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell8   3205   4455  158712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 159012p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell3   1210   1210  159012  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0             macrocell29    2935   4145  159012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 159117p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell28   2790   4040  159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 159117p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29   1250   1250  145550  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell36   2790   4040  159117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 159336p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell3   1210   1210  153048  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2           macrocell35    2611   3821  159336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 159596p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell50   1250   1250  159596  RISE       1
\I2C:sda_x_wire\/main_0  macrocell50   2311   3561  159596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159599p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell41   1250   1250  154788  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell19   2308   3558  159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 159604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell28   1250   1250  146638  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell28   2303   3553  159604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 159612p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell45   1250   1250  159612  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell45   2295   3545  159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 159613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell22   1250   1250  159613  RISE       1
\I2C:sda_x_wire\/main_10         macrocell50   2293   3543  159613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 159614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell46   1250   1250  159614  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell46   2292   3542  159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159617p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell38   1250   1250  154806  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell19   2290   3540  159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 159624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   166667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell19   1250   1250  159624  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell19   2282   3532  159624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984086p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                    995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  984086  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   5304   6554  984086  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11684  984086  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11684  984086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell4       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987317p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                    999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12183
-------------------------------------   ----- 
End-of-path arrival time (ps)           12183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell13    1250   1250  984086  RISE       1
\HC_PWM:PWMUDB:status_2\/main_0          macrocell16    5271   6521  987317  RISE       1
\HC_PWM:PWMUDB:status_2\/q               macrocell16    3350   9871  987317  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2   2313  12183  987317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6557
-------------------------------------   ---- 
End-of-path arrival time (ps)           6557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  984086  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   5307   6557  987383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell4       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987386p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  984086  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   5304   6554  987386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2903   6403  987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell4       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984239  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2901   6401  987539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2530   6030  987910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  984610  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   2528   6028  987912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1      1250   1250  985211  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   4179   5429  988511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2330/main_1
Capture Clock  : Net_2330/clock_0
Path slack     : 988963p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  988963  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  988963  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  988963  RISE       1
Net_2330/main_1                         macrocell2      3657   7527  988963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell1      1250   1250  985211  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell6   3500   4750  989190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1697/main_1
Capture Clock  : Net_1697/clock_0
Path slack     : 989245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  989245  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  989245  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  989245  RISE       1
Net_1697/main_1                         macrocell1      3495   7245  989245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 989835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6655
-------------------------------------   ---- 
End-of-path arrival time (ps)           6655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  988963  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  988963  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  988963  RISE       1
\HC_PWM:PWMUDB:status_1\/main_1         macrocell15     2785   6655  989835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 989847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6643
-------------------------------------   ---- 
End-of-path arrival time (ps)           6643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  988963  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  988963  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  988963  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/main_0     macrocell12     2773   6643  989847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 990134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  989245  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  989245  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  989245  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/main_0     macrocell11     2606   6356  990134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 990143p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  989245  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  989245  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  989245  RISE       1
\HC_PWM:PWMUDB:status_0\/main_1         macrocell14     2597   6347  990143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2330/main_0
Capture Clock  : Net_2330/clock_0
Path slack     : 991829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  984086  RISE       1
Net_2330/main_0                   macrocell2    3411   4661  991829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1697/main_0
Capture Clock  : Net_1697/clock_0
Path slack     : 991839p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  984086  RISE       1
Net_1697/main_0                   macrocell1    3401   4651  991839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare2\/q
Path End       : \HC_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare2\/q   macrocell12   1250   1250  992942  RISE       1
\HC_PWM:PWMUDB:status_1\/main_0  macrocell15   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare1\/q
Path End       : \HC_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare1\/q   macrocell11   1250   1250  992943  RISE       1
\HC_PWM:PWMUDB:status_0\/main_0  macrocell14   2297   3547  992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HC_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HC_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 993004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  993004  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/main_0      macrocell13    2276   3486  993004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 993570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Recovery time                                        0
----------------------------------------------   ------- 
End-of-path required time (ps)                   1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1697/q                               macrocell1     1250   1250  985211  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell3   5180   6430  993570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_0\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                    999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_0\/q               macrocell14    1250   1250  995920  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2330   3580  995920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_1\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                    999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_1\/q               macrocell15    1250   1250  995937  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2313   3563  995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24984040p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15460
-------------------------------------   ----- 
End-of-path arrival time (ps)           15460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984040  RISE       1
\Arm_PWM:PWMUDB:status_2\/main_1          macrocell10     3099   6599  24984040  RISE       1
\Arm_PWM:PWMUDB:status_2\/q               macrocell10     3350   9949  24984040  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5511  15460  24984040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24984056p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3084   6584  24984056  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11714  24984056  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11714  24984056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24987356p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3084   6584  24987356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987516p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  24984040  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2924   6424  24987516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24989414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  24986121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3276   4526  24989414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24989434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell8      1250   1250  24986121  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3256   4506  24989434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_4370/main_1
Capture Clock  : Net_4370/clock_0
Path slack     : 24990130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  24990130  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  24990130  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  24990130  RISE       1
Net_4370/main_1                          macrocell3      2610   6360  24990130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4370/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 24990134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  24990130  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  24990130  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  24990130  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/main_0     macrocell7      2606   6356  24990134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24990134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  24990130  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  24990130  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  24990130  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_1         macrocell9      2606   6356  24990134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell9          0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_4370/main_0
Capture Clock  : Net_4370/clock_0
Path slack     : 24991995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q  macrocell8    1250   1250  24986121  RISE       1
Net_4370/main_0                    macrocell3    3245   4495  24991995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_4370/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:prevCompare1\/q
Path End       : \Arm_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24992936p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:prevCompare1\/q   macrocell7    1250   1250  24992936  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_0  macrocell9    2304   3554  24992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell9          0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Arm_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 24992940p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  24992940  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/main_0      macrocell8     2340   3550  24992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:status_0\/q
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24995935p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell9          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:status_0\/q               macrocell9     1250   1250  24995935  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2315   3565  24995935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99978951p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4230
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16819
-------------------------------------   ----- 
End-of-path arrival time (ps)           16819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3679   8389  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13519  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13519  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  16819  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  16819  99978951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99982251p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4230
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13519
-------------------------------------   ----- 
End-of-path arrival time (ps)           13519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3679   8389  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13519  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13519  99982251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99985550p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8390
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3680   8390  99985550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99985551p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3679   8389  99985551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99986513p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                                -500
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12987
-------------------------------------   ----- 
End-of-path arrival time (ps)           12987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  99978951  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell51      2616   7326  99986513  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell51      3350  10676  99986513  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2311  12987  99986513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99986628p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7312
-------------------------------------   ---- 
End-of-path arrival time (ps)           7312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  99978951  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2602   7312  99986628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99989030p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99982434  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   3700   4910  99989030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99989034p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99982434  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   3696   4906  99989034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99990090p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -6060
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99982434  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   2640   3850  99990090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

