// Seed: 3886988242
module module_0;
  id_2 :
  assert property (@(negedge 1) 1) id_1 <= 1;
  if (1) wire id_3;
  else begin : LABEL_0
    wire id_4;
  end
  assign id_1 = 1;
  assign id_1 = id_1;
  reg id_5, id_6, id_7, id_8, id_9;
  always
    assume #1  (1'b0) begin : LABEL_0
      if (id_6) id_5 <= id_1;
    end
  wire id_10;
  supply0 id_11 = 1, id_12;
  assign id_2 = 1;
  integer id_13;
  assign id_13 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_ff id_2[1] = "";
  assign id_4 = 1;
  assign id_3 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_12 = 0;
endmodule
