  **** HLS Build v2025.1 6135595
Sourcing Tcl script 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn.tcl'
INFO: [HLS 200-1510] Running: open_project ffn_prj 
WARNING: [HLS 200-2182] The 'ffn_prj' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Creating and opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj'.
INFO: [HLS 200-1510] Running: set_top FFN 
INFO: [HLS 200-1510] Running: add_files kernel_FFN.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_FFN.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_FFN.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_FFN.hpp' to the project
INFO: [HLS 200-1510] Running: add_files tensor.hpp 
INFO: [HLS 200-10] Adding design file 'tensor.hpp' to the project
INFO: [HLS 200-1510] Running: set_top FFN 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn_prj/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 520.793 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
ERROR: [HLS 207-812] 'FFN.hpp' file not found (kernel_FFN.cpp:7:10)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:01; Allocated memory: 2.000 MB.
command 'ap_source' returned error code
    while executing
"source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/ffn.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.055 seconds; peak allocated memory: 522.520 MB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
