# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cordic_Azimuth.srcs/sources_1/ip/cordic_1/sim/cordic_1.vhd" \
"../../../../cordic_Azimuth.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../cordic_Azimuth.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../cordic_Azimuth.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../cordic_Azimuth.srcs/sources_1/new/Azimuth.vhd" \
"../../../../cordic_Azimuth.srcs/sources_1/new/Top_module.vhd" \

# Do not sort compile order
nosort
