

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 4d7fcb7dc4dd64cc1678d88ef3fce38e  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/8192_768_384/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/8192_768_384/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/8192_768_384/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/8192_768_384/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/8192_768_384/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/8192_768_384/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x560e8b77b49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/8192_768_384/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/8192_768_384/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b783270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b783500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b783790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b783a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b783cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b783f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b7841d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b784460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b7846e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b784960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b784be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b784e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b7850e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b785360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b7855e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x560e8b785860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b785a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b785ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b785ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b7860e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b786300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b786520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b786740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b786960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b786b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b786da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b786fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b7871e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b787400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b787620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b787840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x560e8b787a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8ba1f100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8ba1f140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8ba1f180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8ba1f1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8ba1e380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8ba1f0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8b78a900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8b78a920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8ba1f0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8b78a904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560e8ba1f0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffcd451b620..

GPGPU-Sim PTX: cudaLaunch for 0x0x560e8b77b49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (64,6,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 206187
gpu_sim_insn = 237207552
gpu_ipc =    1150.4486
gpu_tot_sim_cycle = 206187
gpu_tot_sim_insn = 237207552
gpu_tot_ipc =    1150.4486
gpu_tot_issued_cta = 384
gpu_occupancy = 12.4412% 
gpu_tot_occupancy = 12.4412% 
max_total_param_size = 0
gpu_stall_dramfull = 859974
gpu_stall_icnt2sh    = 292
partiton_level_parallism =      15.2567
partiton_level_parallism_total  =      15.2567
partiton_level_parallism_util =      19.1002
partiton_level_parallism_util_total  =      19.1002
L2_BW  =     552.6578 GB/Sec
L2_BW_total  =     552.6578 GB/Sec
gpu_total_sim_rate=142466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2406
	L1D_cache_core[1]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1856
	L1D_cache_core[2]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2270
	L1D_cache_core[3]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2639
	L1D_cache_core[4]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1990
	L1D_cache_core[5]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2996
	L1D_cache_core[6]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1687
	L1D_cache_core[7]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3225
	L1D_cache_core[8]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1422
	L1D_cache_core[9]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2963
	L1D_cache_core[10]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3329
	L1D_cache_core[11]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 676
	L1D_cache_core[12]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[13]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2072
	L1D_cache_core[14]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3355
	L1D_cache_core[15]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1991
	L1D_cache_core[16]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 744
	L1D_cache_core[17]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2251
	L1D_cache_core[18]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2088
	L1D_cache_core[19]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2115
	L1D_cache_core[20]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2546
	L1D_cache_core[21]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 589
	L1D_cache_core[22]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 402
	L1D_cache_core[23]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1962
	L1D_cache_core[24]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3112
	L1D_cache_core[25]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2234
	L1D_cache_core[26]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 587
	L1D_cache_core[27]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1083
	L1D_cache_core[28]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2318
	L1D_cache_core[29]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3197
	L1D_cache_core[30]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 393
	L1D_cache_core[31]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1665
	L1D_cache_core[32]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572
	L1D_cache_core[33]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1538
	L1D_cache_core[34]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1787
	L1D_cache_core[35]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[36]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 491
	L1D_cache_core[37]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1403
	L1D_cache_core[38]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3975
	L1D_cache_core[39]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3245
	L1D_cache_core[40]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1614
	L1D_cache_core[41]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2512
	L1D_cache_core[42]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2489
	L1D_cache_core[43]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2370
	L1D_cache_core[44]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3380
	L1D_cache_core[45]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1455
	L1D_cache_core[46]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2929
	L1D_cache_core[47]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2472
	L1D_cache_core[48]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2299
	L1D_cache_core[49]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2325
	L1D_cache_core[50]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2227
	L1D_cache_core[51]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2564
	L1D_cache_core[52]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[53]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3642
	L1D_cache_core[54]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2628
	L1D_cache_core[55]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3052
	L1D_cache_core[56]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 446
	L1D_cache_core[57]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2272
	L1D_cache_core[58]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2891
	L1D_cache_core[59]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[60]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[61]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 725
	L1D_cache_core[62]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1331
	L1D_cache_core[63]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3759
	L1D_cache_core[64]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2308
	L1D_cache_core[65]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3082
	L1D_cache_core[66]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3092
	L1D_cache_core[67]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3036
	L1D_cache_core[68]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3435
	L1D_cache_core[69]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2156
	L1D_cache_core[70]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[71]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1979
	L1D_cache_core[72]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2789
	L1D_cache_core[73]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1521
	L1D_cache_core[74]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[75]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 961
	L1D_cache_core[76]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2808
	L1D_cache_core[77]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2655
	L1D_cache_core[78]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2109
	L1D_cache_core[79]: Access = 32768, Miss = 32768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2721
	L1D_total_cache_accesses = 3145728
	L1D_total_cache_misses = 3145728
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 164908
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.154
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2359296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 153209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2359296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11699
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 153209
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9932, 9932, 9932, 9932, 9932, 9932, 9932, 9932, 
gpgpu_n_tot_thrd_icount = 244088832
gpgpu_n_tot_w_icount = 7627776
gpgpu_n_stall_shd_mem = 4209451
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2359296
gpgpu_n_mem_write_global = 786432
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4718592
gpgpu_n_store_insn = 1572864
gpgpu_n_shmem_insn = 21233664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2162688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1105920
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3103531
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30975716	W0_Idle:4960962	W0_Scoreboard:17692502	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7627776
single_issue_nums: WS0:1906944	WS1:1906944	WS2:1906944	WS3:1906944	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18874368 {8:2359296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31457280 {40:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94371840 {40:2359296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6291456 {8:786432,}
maxmflatency = 3035 
max_icnt2mem_latency = 2855 
maxmrqlatency = 1283 
max_icnt2sh_latency = 1093 
averagemflatency = 898 
avg_icnt2mem_latency = 475 
avg_mrq_latency = 105 
avg_icnt2sh_latency = 99 
mrq_lat_table:118728 	73815 	40564 	43937 	85028 	267968 	201196 	200167 	126005 	16990 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	142242 	579763 	1300163 	1063034 	60526 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	207219 	295587 	364451 	469708 	622494 	775400 	399003 	11866 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	883674 	305064 	269220 	287193 	314612 	335448 	326880 	286507 	136969 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	81 	136 	97 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        32        20        24        20        20        24        16        32        20        20        20        24        20        40 
dram[1]:        16        20        20        20        24        32        40        20        20        20        32        20        28        24        20        24 
dram[2]:        20        16        20        40        24        16        20        20        20        20        32        20        20        24        28        17 
dram[3]:        20        16        32        20        24        32        20        20        20        20        20        40        32        24        40        28 
dram[4]:        20        20        20        24        32        17        32        20        20        20        24        32        36        20        32        28 
dram[5]:        20        16        24        32        20        16        20        24        32        20        24        20        20        32        24        32 
dram[6]:        20        20        24        16        20        40        20        20        24        20        24        32        20        32        32        24 
dram[7]:        20        20        24        32        32        20        16        24        20        20        24        16        20        20        20        32 
dram[8]:        16        20        20        20        20        32        24        20        16        16        20        40        24        32        28        20 
dram[9]:        17        20        20        40        32        20        20        20        20        24        16        20        24        28        32        36 
dram[10]:        20        20        40        20        16        32        40        20        16        16        36        20        24        32        32        20 
dram[11]:        20        20        20        20        32        20        25        20        28        24        40        20        24        16        28        40 
dram[12]:        20        20        16        32        20        20        20        16        20        20        32        16        20        16        24        32 
dram[13]:        20        33        28        20        20        40        32        28        20        20        20        32        32        20        24        16 
dram[14]:        20        20        16        32        40        20        20        32        20        20        28        24        32        24        24        32 
dram[15]:        20        20        28        16        20        20        32        20        20        20        32        32        20        40        24        16 
dram[16]:        20        20        20        32        20        32        20        20        32        20        20        40        32        20        20        20 
dram[17]:        32        20        36        36        32        16        20        20        16        32        20        20        16        32        32        20 
dram[18]:        20        20        28        20        20        32        20        28        24        16        20        40        32        16        32        20 
dram[19]:        20        20        20        32        32        16        20        20        20        28        40        20        20        32        20        40 
dram[20]:        20        16        32        24        20        20        20        20        20        40        32        20        20        40        24        32 
dram[21]:        20        20        24        24        16        40        24        32        20        20        20        32        28        16        24        28 
dram[22]:        20        20        28        24        31        20        20        20        20        20        32        16        20        24        20        32 
dram[23]:        16        20        24        24        20        24        24        16        20        20        20        32        40        20        24        28 
dram[24]:        20        20        32        20        32        24        20        24        16        20        40        20        20        24        40        20 
dram[25]:        20        20        20        20        16        24        28        40        24        16        20        32        32        24        20        32 
dram[26]:        20        20        20        40        32        24        20        20        16        20        20        32        16        24        32        32 
dram[27]:        20        20        32        20        16        24        20        32        20        16        20        20        32        24        20        28 
dram[28]:        20        20        24        16        20        32        24        28        20        20        20        24        40        20        20        24 
dram[29]:        20        20        20        32        40        20        16        20        20        20        32        24        20        32        32        24 
dram[30]:        20        20        20        16        20        20        32        22        32        20        16        28        20        32        16        24 
dram[31]:        32        16        16        32        20        32        20        24        16        36        32        24        20        20        32        24 
maximum service time to same row:
dram[0]:     13613     13432     13211     13495     13352     13038     13226     13330     12388     13511     13306     13076     12441     13181     13276     13421 
dram[1]:     12793     12993     14022     13653     13522     13367     12871     12900     12849     12844     12798     13109     13569     12998     12898     13187 
dram[2]:     12898     13424     13656     13335     13335     13730     13106     13220     13372     12918     12989     13105     13276     12941     12891     13396 
dram[3]:     13379     12741     13799     13494     14415     13412     13817     13003     12823     13797     13218     12596     13090     13173     13546     13167 
dram[4]:     13155     12738     13293     13307     13469     13772     13652     13517     12836     13638     13231     13243     13685     13030     13236     13485 
dram[5]:     13204     13476     13474     13376     13539     12974     12800     13087     13379     13167     13247     13181     13148     13084     13563     13919 
dram[6]:     13237     13506     13510     13213     14089     12982     13114     13199     13735     13169     12749     13173     13042     13678     13673     13065 
dram[7]:     13491     12744     13598     13119     13518     13866     13252     13037     12608     13057     12815     13355     13626     13302     13255     13512 
dram[8]:     13070     13644     13444     13622     12950     13648     13059     12861     12621     13863     12792     13235     13365     13247     13299     13536 
dram[9]:     12534     12616     13675     12980     13010     12698     13271     13236     12895     12919     13512     13400     12943     13175     13054     13444 
dram[10]:     13820     12943     13763     13525     13344     12702     12978     13426     13380     13504     13360     13170     13419     13616     12943     13512 
dram[11]:     13558     13129     13553     13556     13032     13905     12779     13127     12992     13204     13416     13448     13175     13020     13106     13033 
dram[12]:     13066     12831     13577     13162     12946     12654     12978     13457     13749     12828     12954     13066     13147     13458     13014     13697 
dram[13]:     13252     12807     13575     13282     13396     13562     13579     12918     12813     13596     12937     12906     13069     13369     12737     13078 
dram[14]:     13067     13188     13206     13304     13468     13078     12941     12819     12847     12875     12581     13424     13195     13228     12921     13247 
dram[15]:     12785     13622     13290     13701     12796     13073     13383     13147     13342     12766     12978     12632     13430     12969     13492     13928 
dram[16]:     13492     12819     13291     13457     12819     13558     12905     13616     13144     13089     12710     13426     13104     12977     13905     14258 
dram[17]:     12846     12935     13291     13878     13336     13360     13527     12774     12314     13192     13347     13509     13282     13203     13292     13465 
dram[18]:     13025     13107     13322     13548     13169     12805     13790     12923     12596     12935     13247     13383     13715     13531     12873     13060 
dram[19]:     13371     12786     14079     13385     12992     13713     13736     12751     12957     12572     13090     12564     13553     13557     13276     12851 
dram[20]:     13577     13051     13302     12961     13623     13143     13361     13271     12568     13124     12998     12884     12869     13040     13236     13656 
dram[21]:     12548     13490     13185     13627     13099     13039     13031     12996     13201     12531     12905     13025     12703     12504     12990     12793 
dram[22]:     12528     13515     13151     13345     12751     13880     13698     13538     13161     13363     12909     12957     13331     12685     13568     12846 
dram[23]:     13711     13269     13416     12931     13199     13621     13739     12805     12619     12396     13392     12798     14266     13043     13013     13066 
dram[24]:     13158     13063     13521     13020     13640     13574     13792     13037     13807     13163     12902     13730     12856     13391     13540     13792 
dram[25]:     13548     13049     13543     13562     13628     13134     12712     12942     12701     12889     13141     12686     13450     12599     13406     12726 
dram[26]:     13538     13286     13246     13929     12877     14405     13228     13510     13007     13081     13217     13005     13089     13761     13213     13085 
dram[27]:     12549     12716     13604     13010     13707     13354     12965     13467     12263     12709     13097     13604     13007     13608     13559     12983 
dram[28]:     13198     13303     13291     13328     13427     12798     13285     12993     13017     12778     12879     12966     13147     12816     13274     12880 
dram[29]:     13405     12656     13484     12906     13121     13383     13351     12729     12298     13486     13675     13277     12882     13830     13558     13079 
dram[30]:     12925     12849     13251     13798     13324     13753     13477     13381     12248     13034     13496     13458     12879     13479     13131     13075 
dram[31]:     13004     13312     13673     13488     13031     14239     12697     13481     12998     12906     12813     13280     13149     12540     13062     13587 
average row accesses per activate:
dram[0]:  4.172662  4.142857  4.034071  4.206406  3.986532  3.920530  3.951972  4.143885  4.042705  3.930915  4.179104  3.868739  4.014337  4.050633  4.148148  4.132841 
dram[1]:  4.120781  4.070176  4.183745  4.103986  3.973154  3.973154  3.986159  4.092362  4.130909  3.903780  4.087591  4.007155  4.021583  4.186916  3.943662  4.155844 
dram[2]:  4.218579  4.180180  4.075731  3.901153  3.953255  4.068728  4.143885  3.972414  3.992970  4.057143  4.043321  4.043321  4.000000  4.117647  4.021544  4.057971 
dram[3]:  3.993104  3.979417  3.959866  4.161687  4.183745  4.054794  4.158845  3.945205  3.978984  3.910499  4.117647  4.080146  4.102564  3.950617  4.000000  4.125230 
dram[4]:  4.013865  4.048866  4.111304  4.027211  4.068728  3.940100  4.020942  3.972414  4.035524  4.057143  4.028777  3.888889  3.902269  4.014337  4.050633  4.210526 
dram[5]:  4.048866  4.048866  4.183745  4.169014  3.894737  4.013559  4.042105  3.993068  4.007055  3.951304  4.349514  3.985765  3.909250  4.028777  4.087591  4.299424 
dram[6]:  4.157706  4.013841  4.000000  4.125435  4.154386  4.082758  4.077876  4.027972  4.057143  3.824916  4.050633  4.155844  4.057971  4.163569  4.007155  3.936731 
dram[7]:  4.150537  4.084507  4.139860  4.054794  4.068728  4.118261  4.129032  4.121646  3.985965  3.978984  4.007155  4.087591  4.163569  4.036036  4.028777  4.132841 
dram[8]:  4.055944  4.077329  3.993255  4.139860  4.125435  3.959866  3.965577  3.905085  4.014134  4.071684  4.242424  3.950617  4.110092  4.072727  4.171642  4.274809 
dram[9]:  4.106194  4.034782  4.111111  4.147110  3.946667  3.940100  3.911715  3.918367  4.161172  3.883761  3.992870  4.065336  4.087591  4.210526  4.057971  4.258555 
dram[10]:  4.013841  4.113475  3.966499  4.082758  4.089810  4.176367  4.013937  3.993068  3.924007  3.897084  4.140481  4.274809  4.095064  3.922942  3.909250  4.163569 
dram[11]:  4.135472  4.120781  3.927032  3.959866  4.313297  4.068728  3.958763  3.918367  3.985965  3.831366  4.332689  4.140481  4.274809  4.065336  4.028777  3.936842 
dram[12]:  4.128114  4.077329  4.118261  4.139860  4.006768  4.089810  4.204380  4.056338  4.000000  4.000000  4.057971  3.888889  3.855422  4.080146  4.021544  4.163569 
dram[13]:  3.959044  3.986254  4.104167  4.274368  3.993255  4.047863  4.056338  3.905085  3.965096  3.930796  4.080146  3.902439  4.080146  4.057971  4.043321  4.007155 
dram[14]:  4.210526  3.993115  4.132635  4.006768  4.034071  4.027211  3.986159  4.085106  3.951304  3.978984  4.148423  4.148148  4.007155  4.007155  4.202627  4.125230 
dram[15]:  4.128114  4.233577  4.006780  4.169014  4.251347  4.103986  4.085106  3.951972  3.890411  3.951304  3.936731  4.171322  4.186916  4.125000  3.916084  3.909250 
dram[16]:  4.256881  3.834711  4.068728  4.027211  3.966499  3.979832  4.020942  3.958763  4.021239  4.138433  4.155844  4.080146  4.057971  4.014337  4.000000  4.140481 
dram[17]:  4.150537  4.128114  4.118467  4.089810  4.034071  4.013559  4.077876  4.092362  4.000000  4.057143  4.179104  4.014337  3.936731  4.087591  4.140741  3.916084 
dram[18]:  4.055944  4.077329  3.843902  3.966499  4.006768  4.054794  4.092362  4.077876  4.057143  3.965096  4.210526  4.155844  4.007155  4.007155  4.050633  3.842196 
dram[19]:  4.165171  3.905724  3.940100  3.973154  4.139860  4.132635  4.106952  3.931741  3.978984  4.064401  4.218456  4.102564  4.000000  4.028777  3.971631  3.992870 
dram[20]:  4.091711  3.959044  4.176367  3.940100  4.047863  3.979832  4.121646  4.077876  4.064401  4.294896  4.202627  4.021544  3.978686  3.985765  4.065336  4.186916 
dram[21]:  3.932088  4.070176  4.147110  4.096886  4.040956  4.000000  4.189091  4.077876  4.049911  4.191882  3.971631  3.957597  4.043321  4.132841  4.250474  4.242424 
dram[22]:  4.020833  3.979417  3.993243  3.959866  3.920530  4.096886  4.219780  4.056338  3.944444  4.035524  4.028777  3.916084  4.080146  3.971631  4.014363  4.021544 
dram[23]:  4.120781  4.195298  4.139860  4.054794  4.198582  4.313297  4.070672  4.136445  3.944444  3.930796  4.021544  4.057971  4.186916  4.057971  3.992870  3.985765 
dram[24]:  4.128114  3.918919  4.111111  4.047863  4.075731  4.111111  4.282528  4.158845  4.057143  4.115942  4.014337  3.985765  4.007155  4.140481  3.978686  4.202627 
dram[25]:  4.128114  4.128114  4.111111  4.305455  4.027211  4.118261  4.136445  4.085106  4.078995  4.007055  4.299424  4.028777  4.028777  4.110092  4.186916  4.036036 
dram[26]:  4.091711  3.993115  3.894737  3.888341  4.236136  4.191151  4.136445  4.042105  4.064516  4.028369  4.171322  4.282983  4.057971  4.155844  3.875432  4.102564 
dram[27]:  4.020797  3.993115  4.020373  3.959866  4.068728  4.068728  4.258780  4.181488  3.944444  3.958188  4.072727  4.095064  4.057971  4.000000  3.950617  4.007155 
dram[28]:  4.048866  3.925550  4.068728  4.118261  4.154386  3.953255  4.121646  4.219780  3.978984  4.042705  4.218456  4.072727  4.007155  4.021544  3.992870  3.943662 
dram[29]:  4.034782  4.048866  4.125654  4.075731  4.089810  4.047863  4.250923  4.151351  4.000000  4.223048  4.095064  3.957597  3.957597  4.226415  4.148148  4.036036 
dram[30]:  4.128114  4.120781  4.061856  3.993255  4.221034  4.154386  4.243094  4.136445  3.903780  3.910499  4.036036  4.102564  4.050633  4.095064  3.950617  4.102564 
dram[31]:  4.157706  3.986254  4.000000  4.139860  4.139860  4.251347  4.121646  4.189091  3.992970  3.890411  4.102564  4.087591  4.367188  3.978686  3.895652  4.007155 
average row locality = 1174436/289377 = 4.058498
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2000      2000      2048      2044      2048      2048      1984      1984      1952      1956      1920      1920      1920      1920      1920      1920 
dram[1]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1916      1920      1920      1920 
dram[2]:      1996      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[3]:      1996      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[4]:      1996      2000      2044      2048      2048      2048      1984      1984      1952      1952      1920      1920      1916      1920      1920      1920 
dram[5]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[6]:      2000      2000      2044      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[7]:      1996      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[8]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1916      1920 
dram[9]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[10]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[11]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1924 
dram[12]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[13]:      2000      2000      2044      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[14]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1916      1920      1920      1920      1920      1920 
dram[15]:      2000      2000      2044      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1924      1920      1920 
dram[16]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[17]:      1996      2000      2044      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1916      1920 
dram[18]:      2000      2000      2044      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[19]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[20]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[21]:      1996      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[22]:      1996      2000      2044      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1916      1920 
dram[23]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[24]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[25]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[26]:      2000      2000      2048      2048      2048      2048      1984      1984      1948      1952      1920      1920      1920      1920      1920      1920 
dram[27]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[28]:      2000      2000      2048      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[29]:      2000      2000      2044      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[30]:      2000      2000      2044      2048      2048      2048      1984      1984      1952      1952      1920      1920      1920      1920      1920      1920 
dram[31]:      2000      2000      2044      2048      2048      2048      1984      1984      1952      1952      1920      1920      1916      1920      1920      1920 
total dram reads = 1010596
bank skew: 2048/1916 = 1.07
chip skew: 31588/31572 = 1.00
number of total write accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280 
total dram writes = 655360
bank skew: 1280/1280 = 1.00
chip skew: 20480/20480 = 1.00
average mf latency per bank:
dram[0]:       2176      2350      2463      2504      2538      2629      2154      2134      1499      1371       893       928       934       950       944       965
dram[1]:       2221      2229      2478      2545      2598      2609      1981      2156      1525      1389       911       933       940       956       928       979
dram[2]:       2326      2201      2418      2467      2453      2483      2052      2011      1455      1428       888       903       924       915       923       927
dram[3]:       2272      2265      2471      2539      2435      2493      1934      2060      1396      1389       876       929       922       929       926       944
dram[4]:       2148      2388      2371      2448      2572      2599      2092      2157      1567      1353       909       942       936       952       922       947
dram[5]:       2359      2166      2406      2510      2552      2582      2045      2011      1385      1380       883       929       913       936       928       939
dram[6]:       2115      2272      2477      2486      2518      2506      2065      2182      1457      1447       886       916       917       947       939       951
dram[7]:       2178      2299      2335      2486      2540      2562      2006      2138      1472      1461       870       921       918       935       948       943
dram[8]:       2297      2302      2440      2512      2571      2525      2043      2201      1433      1471       900       901       920       947       933       961
dram[9]:       2168      2337      2446      2451      2585      2624      1933      1984      1420      1297       893       896       913       925       925       947
dram[10]:       2166      2167      2527      2476      2535      2557      1965      2108      1463      1460       899       931       919       933       921       951
dram[11]:       2191      2330      2507      2553      2511      2549      2021      2051      1340      1370       893       878       944       944       921       938
dram[12]:       2303      2291      2495      2545      2621      2513      2066      2211      1478      1415       921       925       948       968       939       950
dram[13]:       2099      2140      2329      2555      2525      2473      1963      2043      1483      1447       886       900       931       933       939       956
dram[14]:       2158      2431      2539      2570      2444      2517      2055      2099      1500      1486       908       902       944       943       927       973
dram[15]:       2253      2184      2450      2501      2552      2613      2104      2261      1403      1414       895       914       955       942       937       960
dram[16]:       2214      2186      2383      2531      2421      2594      2073      2164      1468      1507       867       908       920       954       963       955
dram[17]:       2252      2271      2409      2388      2436      2484      2076      2059      1457      1377       873       902       918       924       936       954
dram[18]:       2152      2431      2450      2410      2490      2373      1924      2098      1442      1451       874       897       901       947       948       926
dram[19]:       2178      2249      2373      2483      2465      2533      2035      2057      1423      1454       867       906       933       958       958       951
dram[20]:       2304      2130      2488      2448      2378      2574      2069      2226      1478      1375       913       929       925       965       946       979
dram[21]:       2122      2371      2433      2505      2381      2440      2030      2061      1499      1430       875       905       899       934       951       961
dram[22]:       2258      2139      2366      2425      2406      2380      2114      2146      1488      1440       880       898       918       928       927       950
dram[23]:       2089      2293      2518      2487      2511      2519      2123      2198      1431      1399       887       911       937       962       945       971
dram[24]:       2142      2384      2379      2437      2567      2591      2062      2130      1537      1372       892       896       934       913       919       939
dram[25]:       2175      2172      2456      2413      2449      2464      1963      1996      1394      1397       866       894       925       921       926       939
dram[26]:       2293      2202      2391      2514      2581      2535      2046      2122      1455      1499       889       914       935       929       939       955
dram[27]:       2160      2313      2362      2474      2550      2601      2033      2048      1412      1453       885       911       915       917       931       958
dram[28]:       1993      2326      2378      2387      2434      2443      2006      2093      1439      1439       878       911       905       922       932       947
dram[29]:       2316      2204      2348      2442      2515      2529      1984      2138      1457      1282       885       911       926       912       923       958
dram[30]:       2036      2209      2350      2473      2480      2546      2024      2162      1421      1422       884       913       918       920       945       955
dram[31]:       2152      2291      2480      2457      2473      2492      2007      2055      1388      1428       877       899       913       893       928       957
maximum mf latency per bank:
dram[0]:       2334      2404      2402      2822      2328      2443      2189      2143      2143      2313      2284      2384      2405      2206      2360      2105
dram[1]:       2565      2575      2498      2628      2468      2442      2263      2279      2206      2122      2548      2193      2332      2111      2172      2331
dram[2]:       2557      2349      2550      2572      2399      2354      2292      2115      2203      2336      2256      2237      2296      2183      2513      2258
dram[3]:       2360      2591      2484      2609      2489      2289      2307      2209      2487      2449      2502      2523      2336      2419      2620      2557
dram[4]:       2351      2565      2367      2462      2299      2282      2265      2105      2078      2546      2380      2249      2201      2360      2294      2307
dram[5]:       2552      2541      2508      2737      2529      2596      2558      2442      2306      2421      2576      2217      2283      2252      2304      2350
dram[6]:       2154      2354      2485      2494      2231      2462      2221      2355      2175      2261      2356      2293      2546      2253      2502      2294
dram[7]:       2541      2563      2507      2548      2454      2306      2344      2257      2324      2111      2726      2426      2120      2347      2452      2262
dram[8]:       2396      2561      2527      2550      2523      2420      2412      2290      2412      2384      2298      2385      2390      2309      2152      2517
dram[9]:       2644      2639      2586      2770      2705      2881      2498      2369      2307      2403      2382      2773      2555      2453      2661      2594
dram[10]:       2570      2409      2584      2421      2218      2470      2548      2303      2252      2206      2208      2771      2220      2262      2374      2305
dram[11]:       2542      2570      2756      2959      2540      2658      2686      2630      2265      2597      2115      2648      2468      2470      2582      2542
dram[12]:       2660      2654      2720      2829      2749      2576      2435      2760      2414      2427      2336      2724      2392      2603      2709      2356
dram[13]:       2292      2468      2366      2802      2749      2360      2306      2319      2415      2117      2174      2368      2284      2556      2286      2217
dram[14]:       2655      2963      2985      3035      2460      2906      2795      2701      2631      2507      2827      2735      2350      2459      2633      2622
dram[15]:       2395      2559      2565      2724      2742      2536      2463      2594      2338      2302      2614      2336      2568      2624      2551      2216
dram[16]:       2434      2549      2458      2655      2521      2538      2520      2297      2349      2343      2240      2199      2314      2482      2512      2340
dram[17]:       2395      2414      2679      2499      2729      2464      2411      2311      2259      2425      2202      2277      2423      2367      2554      2206
dram[18]:       2328      2567      2785      2711      2829      2503      2592      2647      2356      2219      2245      2671      2420      2546      2366      2529
dram[19]:       2489      2265      2406      2476      2292      2353      2328      2374      2036      2308      2190      2253      2291      2146      2532      2226
dram[20]:       2354      2350      2754      2524      2240      2461      2392      2337      2553      2108      2347      2248      2484      2264      2268      2289
dram[21]:       2577      2645      2673      2493      2615      2284      2388      2481      2446      2423      2160      2350      2063      2528      2396      2398
dram[22]:       2474      2788      2377      2471      2453      2355      2474      2482      2181      2236      2206      2331      2028      2232      2268      2256
dram[23]:       2573      2465      2720      2502      2336      2307      2293      2238      2235      2238      2171      2341      2283      2359      2265      2199
dram[24]:       2373      2327      2472      2487      2455      2325      1974      2268      2353      2063      2264      2118      2183      2086      2312      2314
dram[25]:       2688      2685      2784      2836      2702      2634      2222      2671      2648      2803      2395      2478      2300      2651      2454      2719
dram[26]:       2465      2420      2462      2464      2343      2473      2243      2408      2474      2208      2557      2298      2221      2432      2413      2296
dram[27]:       2363      2415      2538      2540      2551      2509      2317      2236      2186      2334      2318      2086      2252      2335      2218      2145
dram[28]:       2228      2553      2443      2437      2324      2388      2237      2361      2246      2017      2108      2149      2069      2358      2076      2193
dram[29]:       2373      2287      2418      2409      2306      2276      2032      2296      2329      2151      2130      2191      2247      2274      2508      2392
dram[30]:       2374      2281      2574      2375      2376      2513      2014      2228      2058      2149      2024      2106      2187      2300      2152      2283
dram[31]:       2540      2550      2413      2477      2307      2401      2335      2234      2616      2253      2250      2223      2288      2130      2289      2271
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96721 n_act=9051 n_pre=9035 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=87189 dram_eff=0.5971
bk0: 2000a 114853i bk1: 2000a 116564i bk2: 2048a 114643i bk3: 2044a 114979i bk4: 2048a 114457i bk5: 2048a 115227i bk6: 1984a 116065i bk7: 1984a 115951i bk8: 1952a 115248i bk9: 1956a 115970i bk10: 1920a 117769i bk11: 1920a 115334i bk12: 1920a 115945i bk13: 1920a 116434i bk14: 1920a 116883i bk15: 1920a 117259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753406
Row_Buffer_Locality_read = 0.830167
Row_Buffer_Locality_write = 0.279883
Bank_Level_Parallism = 8.014116
Bank_Level_Parallism_Col = 6.144124
Bank_Level_Parallism_Ready = 2.693243
write_to_read_ratio_blp_rw_average = 0.491792
GrpLevelPara = 3.066231 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26262 
Wasted_Row = 4063 
Idle = 72433 

BW Util Bottlenecks: 
RCDc_limit = 20350 
RCDWRc_limit = 11816 
WTRc_limit = 20057 
RTWc_limit = 71407 
CCDLc_limit = 21762 
rwq = 0 
CCDLc_limit_alone = 13985 
WTRc_limit_alone = 18063 
RTWc_limit_alone = 65624 

Commands details: 
total_CMD = 154822 
n_nop = 96721 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9051 
n_pre = 9035 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18086 
issued_total_col = 52064 
Row_Bus_Util =  0.116818 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.375276 
Issued_on_Two_Bus_Simul_Util = 0.077825 
issued_two_Eff = 0.207380 
queue_avg = 18.811384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.8114
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96869 n_act=9046 n_pre=9030 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86411 dram_eff=0.6025
bk0: 2000a 115775i bk1: 2000a 115784i bk2: 2048a 116291i bk3: 2048a 116791i bk4: 2048a 114189i bk5: 2048a 114737i bk6: 1984a 116701i bk7: 1984a 115290i bk8: 1952a 116307i bk9: 1952a 115391i bk10: 1920a 116571i bk11: 1920a 116121i bk12: 1916a 114768i bk13: 1920a 117120i bk14: 1920a 114762i bk15: 1920a 116053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753515
Row_Buffer_Locality_read = 0.829607
Row_Buffer_Locality_write = 0.284180
Bank_Level_Parallism = 8.047920
Bank_Level_Parallism_Col = 6.155765
Bank_Level_Parallism_Ready = 2.694698
write_to_read_ratio_blp_rw_average = 0.491179
GrpLevelPara = 3.067062 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 26300 
Wasted_Row = 3798 
Idle = 72664 

BW Util Bottlenecks: 
RCDc_limit = 20326 
RCDWRc_limit = 11118 
WTRc_limit = 20610 
RTWc_limit = 71055 
CCDLc_limit = 21477 
rwq = 0 
CCDLc_limit_alone = 13914 
WTRc_limit_alone = 18550 
RTWc_limit_alone = 65552 

Commands details: 
total_CMD = 154822 
n_nop = 96869 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9046 
n_pre = 9030 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 18076 
issued_total_col = 52060 
Row_Bus_Util =  0.116753 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.374320 
Issued_on_Two_Bus_Simul_Util = 0.078690 
issued_two_Eff = 0.210222 
queue_avg = 18.706690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7067
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96836 n_act=9059 n_pre=9043 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86491 dram_eff=0.6019
bk0: 1996a 117354i bk1: 2000a 116879i bk2: 2048a 114273i bk3: 2048a 114972i bk4: 2048a 114228i bk5: 2048a 115315i bk6: 1984a 116906i bk7: 1984a 114800i bk8: 1952a 115222i bk9: 1952a 115542i bk10: 1920a 117132i bk11: 1920a 115603i bk12: 1920a 114341i bk13: 1920a 117189i bk14: 1920a 116286i bk15: 1920a 115518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753161
Row_Buffer_Locality_read = 0.830019
Row_Buffer_Locality_write = 0.279102
Bank_Level_Parallism = 8.100044
Bank_Level_Parallism_Col = 6.172236
Bank_Level_Parallism_Ready = 2.737879
write_to_read_ratio_blp_rw_average = 0.489264
GrpLevelPara = 3.077226 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 25959 
Wasted_Row = 3745 
Idle = 73058 

BW Util Bottlenecks: 
RCDc_limit = 20335 
RCDWRc_limit = 11328 
WTRc_limit = 19862 
RTWc_limit = 69938 
CCDLc_limit = 20865 
rwq = 0 
CCDLc_limit_alone = 13578 
WTRc_limit_alone = 17744 
RTWc_limit_alone = 64769 

Commands details: 
total_CMD = 154822 
n_nop = 96836 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9059 
n_pre = 9043 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 18102 
issued_total_col = 52060 
Row_Bus_Util =  0.116921 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.374533 
Issued_on_Two_Bus_Simul_Util = 0.078645 
issued_two_Eff = 0.209982 
queue_avg = 18.625175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6252
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96562 n_act=9079 n_pre=9063 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=87373 dram_eff=0.5958
bk0: 1996a 115237i bk1: 2000a 116046i bk2: 2048a 113965i bk3: 2048a 116376i bk4: 2048a 116427i bk5: 2048a 116705i bk6: 1984a 118258i bk7: 1984a 115956i bk8: 1952a 116118i bk9: 1952a 115209i bk10: 1920a 117608i bk11: 1920a 117086i bk12: 1920a 116502i bk13: 1920a 116221i bk14: 1920a 115884i bk15: 1920a 115965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752616
Row_Buffer_Locality_read = 0.829322
Row_Buffer_Locality_write = 0.279492
Bank_Level_Parallism = 7.915233
Bank_Level_Parallism_Col = 6.046618
Bank_Level_Parallism_Ready = 2.706589
write_to_read_ratio_blp_rw_average = 0.489625
GrpLevelPara = 3.052211 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 26481 
Wasted_Row = 4121 
Idle = 72160 

BW Util Bottlenecks: 
RCDc_limit = 20673 
RCDWRc_limit = 11851 
WTRc_limit = 19559 
RTWc_limit = 69661 
CCDLc_limit = 20898 
rwq = 0 
CCDLc_limit_alone = 13606 
WTRc_limit_alone = 17617 
RTWc_limit_alone = 64311 

Commands details: 
total_CMD = 154822 
n_nop = 96562 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9079 
n_pre = 9063 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 18142 
issued_total_col = 52060 
Row_Bus_Util =  0.117180 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.376303 
Issued_on_Two_Bus_Simul_Util = 0.077134 
issued_two_Eff = 0.204978 
queue_avg = 18.605341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96766 n_act=9120 n_pre=9104 n_ref_event=0 n_req=36692 n_rd=31572 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3362
n_activity=86103 dram_eff=0.6045
bk0: 1996a 116655i bk1: 2000a 116456i bk2: 2044a 115696i bk3: 2048a 115032i bk4: 2048a 115232i bk5: 2048a 114556i bk6: 1984a 115478i bk7: 1984a 115279i bk8: 1952a 117267i bk9: 1952a 115227i bk10: 1920a 116730i bk11: 1920a 116609i bk12: 1916a 114380i bk13: 1920a 115148i bk14: 1920a 116372i bk15: 1920a 117056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751444
Row_Buffer_Locality_read = 0.831021
Row_Buffer_Locality_write = 0.260742
Bank_Level_Parallism = 8.058437
Bank_Level_Parallism_Col = 6.121941
Bank_Level_Parallism_Ready = 2.694113
write_to_read_ratio_blp_rw_average = 0.489754
GrpLevelPara = 3.080592 

BW Util details:
bwutil = 0.336205 
total_CMD = 154822 
util_bw = 52052 
Wasted_Col = 26216 
Wasted_Row = 3717 
Idle = 72837 

BW Util Bottlenecks: 
RCDc_limit = 19803 
RCDWRc_limit = 11625 
WTRc_limit = 20403 
RTWc_limit = 71230 
CCDLc_limit = 21077 
rwq = 0 
CCDLc_limit_alone = 13512 
WTRc_limit_alone = 18417 
RTWc_limit_alone = 65651 

Commands details: 
total_CMD = 154822 
n_nop = 96766 
Read = 31572 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9120 
n_pre = 9104 
n_ref = 0 
n_req = 36692 
total_req = 52052 

Dual Bus Interface Util: 
issued_total_row = 18224 
issued_total_col = 52052 
Row_Bus_Util =  0.117709 
CoL_Bus_Util = 0.336205 
Either_Row_CoL_Bus_Util = 0.374985 
Issued_on_Two_Bus_Simul_Util = 0.078929 
issued_two_Eff = 0.210486 
queue_avg = 18.534168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5342
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96821 n_act=9042 n_pre=9026 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86325 dram_eff=0.6031
bk0: 2000a 115677i bk1: 2000a 115326i bk2: 2048a 115094i bk3: 2048a 116047i bk4: 2048a 113970i bk5: 2048a 114986i bk6: 1984a 116211i bk7: 1984a 115721i bk8: 1952a 115221i bk9: 1952a 113905i bk10: 1920a 116893i bk11: 1920a 115780i bk12: 1920a 115915i bk13: 1920a 115324i bk14: 1920a 115473i bk15: 1920a 118372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753651
Row_Buffer_Locality_read = 0.830041
Row_Buffer_Locality_write = 0.282422
Bank_Level_Parallism = 8.098718
Bank_Level_Parallism_Col = 6.196681
Bank_Level_Parallism_Ready = 2.741338
write_to_read_ratio_blp_rw_average = 0.486533
GrpLevelPara = 3.088497 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26163 
Wasted_Row = 3754 
Idle = 72841 

BW Util Bottlenecks: 
RCDc_limit = 20412 
RCDWRc_limit = 11336 
WTRc_limit = 20605 
RTWc_limit = 70693 
CCDLc_limit = 21388 
rwq = 0 
CCDLc_limit_alone = 13804 
WTRc_limit_alone = 18552 
RTWc_limit_alone = 65162 

Commands details: 
total_CMD = 154822 
n_nop = 96821 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9042 
n_pre = 9026 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18068 
issued_total_col = 52064 
Row_Bus_Util =  0.116702 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.374630 
Issued_on_Two_Bus_Simul_Util = 0.078355 
issued_two_Eff = 0.209152 
queue_avg = 18.846016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.846
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96671 n_act=9052 n_pre=9036 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86606 dram_eff=0.6011
bk0: 2000a 117215i bk1: 2000a 116990i bk2: 2044a 116463i bk3: 2048a 115748i bk4: 2048a 115155i bk5: 2048a 115445i bk6: 1984a 117314i bk7: 1984a 116188i bk8: 1952a 115940i bk9: 1952a 115898i bk10: 1920a 116660i bk11: 1920a 118741i bk12: 1920a 117769i bk13: 1920a 117072i bk14: 1920a 117131i bk15: 1920a 115882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753352
Row_Buffer_Locality_read = 0.830051
Row_Buffer_Locality_write = 0.280273
Bank_Level_Parallism = 7.890271
Bank_Level_Parallism_Col = 5.982729
Bank_Level_Parallism_Ready = 2.658144
write_to_read_ratio_blp_rw_average = 0.486111
GrpLevelPara = 3.046601 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 26388 
Wasted_Row = 3709 
Idle = 72665 

BW Util Bottlenecks: 
RCDc_limit = 20055 
RCDWRc_limit = 11753 
WTRc_limit = 19587 
RTWc_limit = 67190 
CCDLc_limit = 21123 
rwq = 0 
CCDLc_limit_alone = 14231 
WTRc_limit_alone = 17815 
RTWc_limit_alone = 62070 

Commands details: 
total_CMD = 154822 
n_nop = 96671 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9052 
n_pre = 9036 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 18088 
issued_total_col = 52060 
Row_Bus_Util =  0.116831 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.375599 
Issued_on_Two_Bus_Simul_Util = 0.077489 
issued_two_Eff = 0.206308 
queue_avg = 18.494968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.495
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96903 n_act=8995 n_pre=8979 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86275 dram_eff=0.6034
bk0: 1996a 116700i bk1: 2000a 116174i bk2: 2048a 115614i bk3: 2048a 115921i bk4: 2048a 115406i bk5: 2048a 115349i bk6: 1984a 116734i bk7: 1984a 116374i bk8: 1952a 115798i bk9: 1952a 115476i bk10: 1920a 115994i bk11: 1920a 116037i bk12: 1920a 116840i bk13: 1920a 116309i bk14: 1920a 115530i bk15: 1920a 116078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754905
Row_Buffer_Locality_read = 0.831349
Row_Buffer_Locality_write = 0.283398
Bank_Level_Parallism = 8.025265
Bank_Level_Parallism_Col = 6.144035
Bank_Level_Parallism_Ready = 2.742182
write_to_read_ratio_blp_rw_average = 0.484946
GrpLevelPara = 3.081764 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 26029 
Wasted_Row = 3842 
Idle = 72891 

BW Util Bottlenecks: 
RCDc_limit = 19851 
RCDWRc_limit = 11235 
WTRc_limit = 20552 
RTWc_limit = 69113 
CCDLc_limit = 20895 
rwq = 0 
CCDLc_limit_alone = 13572 
WTRc_limit_alone = 18519 
RTWc_limit_alone = 63823 

Commands details: 
total_CMD = 154822 
n_nop = 96903 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 8995 
n_pre = 8979 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 17974 
issued_total_col = 52060 
Row_Bus_Util =  0.116095 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.374101 
Issued_on_Two_Bus_Simul_Util = 0.078251 
issued_two_Eff = 0.209171 
queue_avg = 18.501318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5013
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96753 n_act=9023 n_pre=9007 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86319 dram_eff=0.6031
bk0: 2000a 114507i bk1: 2000a 116957i bk2: 2048a 114673i bk3: 2048a 116148i bk4: 2048a 116282i bk5: 2048a 114510i bk6: 1984a 115466i bk7: 1984a 114842i bk8: 1952a 116627i bk9: 1952a 115183i bk10: 1920a 117175i bk11: 1920a 116598i bk12: 1920a 116301i bk13: 1920a 115860i bk14: 1916a 117105i bk15: 1920a 116885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754142
Row_Buffer_Locality_read = 0.829639
Row_Buffer_Locality_write = 0.288477
Bank_Level_Parallism = 8.044218
Bank_Level_Parallism_Col = 6.131114
Bank_Level_Parallism_Ready = 2.670073
write_to_read_ratio_blp_rw_average = 0.486395
GrpLevelPara = 3.058463 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 26116 
Wasted_Row = 3713 
Idle = 72933 

BW Util Bottlenecks: 
RCDc_limit = 20228 
RCDWRc_limit = 11329 
WTRc_limit = 20333 
RTWc_limit = 70580 
CCDLc_limit = 21542 
rwq = 0 
CCDLc_limit_alone = 13945 
WTRc_limit_alone = 18273 
RTWc_limit_alone = 65043 

Commands details: 
total_CMD = 154822 
n_nop = 96753 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9023 
n_pre = 9007 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 18030 
issued_total_col = 52060 
Row_Bus_Util =  0.116456 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.375069 
Issued_on_Two_Bus_Simul_Util = 0.077644 
issued_two_Eff = 0.207012 
queue_avg = 18.310692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3107
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96567 n_act=9066 n_pre=9050 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=87531 dram_eff=0.5948
bk0: 2000a 115078i bk1: 2000a 116605i bk2: 2048a 116229i bk3: 2048a 114964i bk4: 2048a 114664i bk5: 2048a 114890i bk6: 1984a 115294i bk7: 1984a 115764i bk8: 1952a 116182i bk9: 1952a 115337i bk10: 1920a 115832i bk11: 1920a 117252i bk12: 1920a 116121i bk13: 1920a 117475i bk14: 1920a 116711i bk15: 1920a 117690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752997
Row_Buffer_Locality_read = 0.828711
Row_Buffer_Locality_write = 0.285937
Bank_Level_Parallism = 7.941277
Bank_Level_Parallism_Col = 6.055506
Bank_Level_Parallism_Ready = 2.657306
write_to_read_ratio_blp_rw_average = 0.492212
GrpLevelPara = 3.046128 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26996 
Wasted_Row = 3769 
Idle = 71993 

BW Util Bottlenecks: 
RCDc_limit = 21030 
RCDWRc_limit = 11544 
WTRc_limit = 19866 
RTWc_limit = 72757 
CCDLc_limit = 21549 
rwq = 0 
CCDLc_limit_alone = 13758 
WTRc_limit_alone = 17850 
RTWc_limit_alone = 66982 

Commands details: 
total_CMD = 154822 
n_nop = 96567 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9066 
n_pre = 9050 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18116 
issued_total_col = 52064 
Row_Bus_Util =  0.117012 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.376271 
Issued_on_Two_Bus_Simul_Util = 0.077024 
issued_two_Eff = 0.204703 
queue_avg = 18.470715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4707
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96834 n_act=9072 n_pre=9056 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86758 dram_eff=0.6001
bk0: 2000a 114718i bk1: 2000a 116400i bk2: 2048a 113609i bk3: 2048a 115971i bk4: 2048a 116331i bk5: 2048a 115894i bk6: 1984a 115043i bk7: 1984a 116100i bk8: 1952a 115023i bk9: 1952a 115145i bk10: 1920a 116016i bk11: 1920a 116859i bk12: 1920a 116531i bk13: 1920a 115740i bk14: 1920a 117004i bk15: 1920a 116197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752833
Row_Buffer_Locality_read = 0.829787
Row_Buffer_Locality_write = 0.278125
Bank_Level_Parallism = 8.063248
Bank_Level_Parallism_Col = 6.172249
Bank_Level_Parallism_Ready = 2.748348
write_to_read_ratio_blp_rw_average = 0.485578
GrpLevelPara = 3.090219 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26095 
Wasted_Row = 3852 
Idle = 72811 

BW Util Bottlenecks: 
RCDc_limit = 20093 
RCDWRc_limit = 11664 
WTRc_limit = 21158 
RTWc_limit = 70113 
CCDLc_limit = 21415 
rwq = 0 
CCDLc_limit_alone = 13895 
WTRc_limit_alone = 19030 
RTWc_limit_alone = 64721 

Commands details: 
total_CMD = 154822 
n_nop = 96834 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9072 
n_pre = 9056 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18128 
issued_total_col = 52064 
Row_Bus_Util =  0.117089 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.374546 
Issued_on_Two_Bus_Simul_Util = 0.078826 
issued_two_Eff = 0.210457 
queue_avg = 18.510553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5106
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96680 n_act=9048 n_pre=9032 n_ref_event=0 n_req=36708 n_rd=31588 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86527 dram_eff=0.6018
bk0: 2000a 115779i bk1: 2000a 116367i bk2: 2048a 113718i bk3: 2048a 115285i bk4: 2048a 116304i bk5: 2048a 115378i bk6: 1984a 115720i bk7: 1984a 113957i bk8: 1952a 115984i bk9: 1952a 114983i bk10: 1920a 117987i bk11: 1920a 117412i bk12: 1920a 115921i bk13: 1920a 115090i bk14: 1920a 116119i bk15: 1924a 116715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753514
Row_Buffer_Locality_read = 0.830062
Row_Buffer_Locality_write = 0.281250
Bank_Level_Parallism = 8.032817
Bank_Level_Parallism_Col = 6.145844
Bank_Level_Parallism_Ready = 2.717158
write_to_read_ratio_blp_rw_average = 0.496325
GrpLevelPara = 3.082039 

BW Util details:
bwutil = 0.336309 
total_CMD = 154822 
util_bw = 52068 
Wasted_Col = 26487 
Wasted_Row = 3750 
Idle = 72517 

BW Util Bottlenecks: 
RCDc_limit = 21075 
RCDWRc_limit = 11493 
WTRc_limit = 19385 
RTWc_limit = 74496 
CCDLc_limit = 21217 
rwq = 0 
CCDLc_limit_alone = 13682 
WTRc_limit_alone = 17659 
RTWc_limit_alone = 68687 

Commands details: 
total_CMD = 154822 
n_nop = 96680 
Read = 31588 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9048 
n_pre = 9032 
n_ref = 0 
n_req = 36708 
total_req = 52068 

Dual Bus Interface Util: 
issued_total_row = 18080 
issued_total_col = 52068 
Row_Bus_Util =  0.116779 
CoL_Bus_Util = 0.336309 
Either_Row_CoL_Bus_Util = 0.375541 
Issued_on_Two_Bus_Simul_Util = 0.077547 
issued_two_Eff = 0.206494 
queue_avg = 18.365633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3656
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96624 n_act=9053 n_pre=9037 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=87276 dram_eff=0.5965
bk0: 2000a 116253i bk1: 2000a 115960i bk2: 2048a 115954i bk3: 2048a 115457i bk4: 2048a 115247i bk5: 2048a 115511i bk6: 1984a 116404i bk7: 1984a 116061i bk8: 1952a 116616i bk9: 1952a 116234i bk10: 1920a 117336i bk11: 1920a 115613i bk12: 1920a 114218i bk13: 1920a 117530i bk14: 1920a 116411i bk15: 1920a 117803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753351
Row_Buffer_Locality_read = 0.831149
Row_Buffer_Locality_write = 0.273438
Bank_Level_Parallism = 7.928082
Bank_Level_Parallism_Col = 6.052140
Bank_Level_Parallism_Ready = 2.728507
write_to_read_ratio_blp_rw_average = 0.484093
GrpLevelPara = 3.049078 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26709 
Wasted_Row = 3876 
Idle = 72173 

BW Util Bottlenecks: 
RCDc_limit = 20461 
RCDWRc_limit = 11967 
WTRc_limit = 20347 
RTWc_limit = 69918 
CCDLc_limit = 21165 
rwq = 0 
CCDLc_limit_alone = 13541 
WTRc_limit_alone = 18242 
RTWc_limit_alone = 64399 

Commands details: 
total_CMD = 154822 
n_nop = 96624 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9053 
n_pre = 9037 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18090 
issued_total_col = 52064 
Row_Bus_Util =  0.116844 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.375903 
Issued_on_Two_Bus_Simul_Util = 0.077224 
issued_two_Eff = 0.205437 
queue_avg = 18.184683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1847
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96807 n_act=9122 n_pre=9106 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=85682 dram_eff=0.6076
bk0: 2000a 116538i bk1: 2000a 115621i bk2: 2044a 115333i bk3: 2048a 116229i bk4: 2048a 116947i bk5: 2048a 113151i bk6: 1984a 114433i bk7: 1984a 115566i bk8: 1952a 115777i bk9: 1952a 115357i bk10: 1920a 116029i bk11: 1920a 116129i bk12: 1920a 116345i bk13: 1920a 115274i bk14: 1920a 116920i bk15: 1920a 115531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751444
Row_Buffer_Locality_read = 0.828879
Row_Buffer_Locality_write = 0.273828
Bank_Level_Parallism = 8.134837
Bank_Level_Parallism_Col = 6.184170
Bank_Level_Parallism_Ready = 2.748060
write_to_read_ratio_blp_rw_average = 0.483875
GrpLevelPara = 3.086275 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 25734 
Wasted_Row = 3667 
Idle = 73361 

BW Util Bottlenecks: 
RCDc_limit = 20005 
RCDWRc_limit = 11492 
WTRc_limit = 20373 
RTWc_limit = 68473 
CCDLc_limit = 20540 
rwq = 0 
CCDLc_limit_alone = 13286 
WTRc_limit_alone = 18323 
RTWc_limit_alone = 63269 

Commands details: 
total_CMD = 154822 
n_nop = 96807 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9122 
n_pre = 9106 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 18228 
issued_total_col = 52060 
Row_Bus_Util =  0.117735 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.374721 
Issued_on_Two_Bus_Simul_Util = 0.079272 
issued_two_Eff = 0.211549 
queue_avg = 18.524868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5249
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96744 n_act=9032 n_pre=9016 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86618 dram_eff=0.601
bk0: 2000a 116782i bk1: 2000a 115244i bk2: 2048a 116410i bk3: 2048a 116555i bk4: 2048a 115010i bk5: 2048a 115574i bk6: 1984a 116581i bk7: 1984a 116721i bk8: 1952a 115078i bk9: 1952a 115683i bk10: 1916a 117286i bk11: 1920a 116681i bk12: 1920a 116658i bk13: 1920a 115673i bk14: 1920a 117349i bk15: 1920a 116342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753896
Row_Buffer_Locality_read = 0.831001
Row_Buffer_Locality_write = 0.278320
Bank_Level_Parallism = 7.977283
Bank_Level_Parallism_Col = 6.086665
Bank_Level_Parallism_Ready = 2.730983
write_to_read_ratio_blp_rw_average = 0.480673
GrpLevelPara = 3.054138 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 26168 
Wasted_Row = 3783 
Idle = 72811 

BW Util Bottlenecks: 
RCDc_limit = 20341 
RCDWRc_limit = 11575 
WTRc_limit = 21256 
RTWc_limit = 67336 
CCDLc_limit = 20767 
rwq = 0 
CCDLc_limit_alone = 13468 
WTRc_limit_alone = 19133 
RTWc_limit_alone = 62160 

Commands details: 
total_CMD = 154822 
n_nop = 96744 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9032 
n_pre = 9016 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 18048 
issued_total_col = 52060 
Row_Bus_Util =  0.116573 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.375128 
Issued_on_Two_Bus_Simul_Util = 0.077702 
issued_two_Eff = 0.207135 
queue_avg = 18.457125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4571
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96723 n_act=9038 n_pre=9022 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86837 dram_eff=0.5996
bk0: 2000a 115857i bk1: 2000a 116692i bk2: 2044a 114581i bk3: 2048a 115925i bk4: 2048a 116899i bk5: 2048a 115742i bk6: 1984a 117556i bk7: 1984a 115710i bk8: 1952a 114254i bk9: 1952a 115672i bk10: 1920a 115075i bk11: 1920a 117292i bk12: 1920a 115742i bk13: 1924a 117200i bk14: 1920a 116381i bk15: 1920a 115853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753760
Row_Buffer_Locality_read = 0.830294
Row_Buffer_Locality_write = 0.281641
Bank_Level_Parallism = 7.972847
Bank_Level_Parallism_Col = 6.083929
Bank_Level_Parallism_Ready = 2.725799
write_to_read_ratio_blp_rw_average = 0.486949
GrpLevelPara = 3.060343 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26651 
Wasted_Row = 3743 
Idle = 72364 

BW Util Bottlenecks: 
RCDc_limit = 20353 
RCDWRc_limit = 11482 
WTRc_limit = 20994 
RTWc_limit = 69800 
CCDLc_limit = 20718 
rwq = 0 
CCDLc_limit_alone = 13280 
WTRc_limit_alone = 18803 
RTWc_limit_alone = 64553 

Commands details: 
total_CMD = 154822 
n_nop = 96723 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9038 
n_pre = 9022 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18060 
issued_total_col = 52064 
Row_Bus_Util =  0.116650 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.375263 
Issued_on_Two_Bus_Simul_Util = 0.077670 
issued_two_Eff = 0.206974 
queue_avg = 18.581352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5814
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96649 n_act=9080 n_pre=9064 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=87141 dram_eff=0.5975
bk0: 2000a 117428i bk1: 2000a 115140i bk2: 2048a 115976i bk3: 2048a 115455i bk4: 2048a 116786i bk5: 2048a 115019i bk6: 1984a 116031i bk7: 1984a 115979i bk8: 1952a 116643i bk9: 1952a 115991i bk10: 1920a 116982i bk11: 1920a 116847i bk12: 1920a 116331i bk13: 1920a 116765i bk14: 1920a 114616i bk15: 1920a 115861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752616
Row_Buffer_Locality_read = 0.830610
Row_Buffer_Locality_write = 0.271484
Bank_Level_Parallism = 7.947157
Bank_Level_Parallism_Col = 6.048562
Bank_Level_Parallism_Ready = 2.681661
write_to_read_ratio_blp_rw_average = 0.488522
GrpLevelPara = 3.061805 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26741 
Wasted_Row = 3741 
Idle = 72276 

BW Util Bottlenecks: 
RCDc_limit = 20333 
RCDWRc_limit = 11768 
WTRc_limit = 20869 
RTWc_limit = 71488 
CCDLc_limit = 21233 
rwq = 0 
CCDLc_limit_alone = 13695 
WTRc_limit_alone = 18902 
RTWc_limit_alone = 65917 

Commands details: 
total_CMD = 154822 
n_nop = 96649 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9080 
n_pre = 9064 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18144 
issued_total_col = 52064 
Row_Bus_Util =  0.117193 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.375741 
Issued_on_Two_Bus_Simul_Util = 0.077734 
issued_two_Eff = 0.206883 
queue_avg = 18.384319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3843
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96729 n_act=9029 n_pre=9013 n_ref_event=0 n_req=36692 n_rd=31572 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3362
n_activity=86529 dram_eff=0.6016
bk0: 1996a 116392i bk1: 2000a 116934i bk2: 2044a 115551i bk3: 2048a 114129i bk4: 2048a 114812i bk5: 2048a 115025i bk6: 1984a 115256i bk7: 1984a 116399i bk8: 1952a 114699i bk9: 1952a 115426i bk10: 1920a 118216i bk11: 1920a 115511i bk12: 1920a 114947i bk13: 1920a 114841i bk14: 1916a 116319i bk15: 1920a 117072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753925
Row_Buffer_Locality_read = 0.829533
Row_Buffer_Locality_write = 0.287695
Bank_Level_Parallism = 8.067863
Bank_Level_Parallism_Col = 6.157051
Bank_Level_Parallism_Ready = 2.692903
write_to_read_ratio_blp_rw_average = 0.492813
GrpLevelPara = 3.089820 

BW Util details:
bwutil = 0.336205 
total_CMD = 154822 
util_bw = 52052 
Wasted_Col = 26433 
Wasted_Row = 3608 
Idle = 72729 

BW Util Bottlenecks: 
RCDc_limit = 20715 
RCDWRc_limit = 11374 
WTRc_limit = 19664 
RTWc_limit = 74311 
CCDLc_limit = 21021 
rwq = 0 
CCDLc_limit_alone = 13271 
WTRc_limit_alone = 17643 
RTWc_limit_alone = 68582 

Commands details: 
total_CMD = 154822 
n_nop = 96729 
Read = 31572 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9029 
n_pre = 9013 
n_ref = 0 
n_req = 36692 
total_req = 52052 

Dual Bus Interface Util: 
issued_total_row = 18042 
issued_total_col = 52052 
Row_Bus_Util =  0.116534 
CoL_Bus_Util = 0.336205 
Either_Row_CoL_Bus_Util = 0.375224 
Issued_on_Two_Bus_Simul_Util = 0.077515 
issued_two_Eff = 0.206583 
queue_avg = 18.359890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3599
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96695 n_act=9114 n_pre=9098 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86695 dram_eff=0.6005
bk0: 2000a 115274i bk1: 2000a 115921i bk2: 2044a 114374i bk3: 2048a 115105i bk4: 2048a 115528i bk5: 2048a 115613i bk6: 1984a 115542i bk7: 1984a 115683i bk8: 1952a 116599i bk9: 1952a 115958i bk10: 1920a 117367i bk11: 1920a 116652i bk12: 1920a 116126i bk13: 1920a 114054i bk14: 1920a 116209i bk15: 1920a 116632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751662
Row_Buffer_Locality_read = 0.829639
Row_Buffer_Locality_write = 0.270703
Bank_Level_Parallism = 8.038013
Bank_Level_Parallism_Col = 6.106290
Bank_Level_Parallism_Ready = 2.710046
write_to_read_ratio_blp_rw_average = 0.489353
GrpLevelPara = 3.053049 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 26508 
Wasted_Row = 3693 
Idle = 72561 

BW Util Bottlenecks: 
RCDc_limit = 20191 
RCDWRc_limit = 11725 
WTRc_limit = 19631 
RTWc_limit = 70640 
CCDLc_limit = 21225 
rwq = 0 
CCDLc_limit_alone = 13729 
WTRc_limit_alone = 17554 
RTWc_limit_alone = 65221 

Commands details: 
total_CMD = 154822 
n_nop = 96695 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9114 
n_pre = 9098 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 18212 
issued_total_col = 52060 
Row_Bus_Util =  0.117632 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.375444 
Issued_on_Two_Bus_Simul_Util = 0.078445 
issued_two_Eff = 0.208939 
queue_avg = 18.324333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3243
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96755 n_act=9088 n_pre=9072 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86485 dram_eff=0.602
bk0: 2000a 115995i bk1: 2000a 115105i bk2: 2048a 114923i bk3: 2048a 114551i bk4: 2048a 115383i bk5: 2048a 115369i bk6: 1984a 117104i bk7: 1984a 115347i bk8: 1952a 115076i bk9: 1952a 116179i bk10: 1920a 116597i bk11: 1920a 116995i bk12: 1920a 114750i bk13: 1920a 116307i bk14: 1920a 116306i bk15: 1920a 115200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752398
Row_Buffer_Locality_read = 0.829186
Row_Buffer_Locality_write = 0.278711
Bank_Level_Parallism = 8.074634
Bank_Level_Parallism_Col = 6.164455
Bank_Level_Parallism_Ready = 2.707418
write_to_read_ratio_blp_rw_average = 0.485389
GrpLevelPara = 3.081740 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26297 
Wasted_Row = 3707 
Idle = 72754 

BW Util Bottlenecks: 
RCDc_limit = 20404 
RCDWRc_limit = 11629 
WTRc_limit = 21235 
RTWc_limit = 71222 
CCDLc_limit = 21802 
rwq = 0 
CCDLc_limit_alone = 13961 
WTRc_limit_alone = 19133 
RTWc_limit_alone = 65483 

Commands details: 
total_CMD = 154822 
n_nop = 96755 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9088 
n_pre = 9072 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18160 
issued_total_col = 52064 
Row_Bus_Util =  0.117296 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.375057 
Issued_on_Two_Bus_Simul_Util = 0.078522 
issued_two_Eff = 0.209362 
queue_avg = 18.603701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6037
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96727 n_act=9014 n_pre=8998 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86754 dram_eff=0.6001
bk0: 2000a 116347i bk1: 2000a 114224i bk2: 2048a 115977i bk3: 2048a 115356i bk4: 2048a 114922i bk5: 2048a 115717i bk6: 1984a 116252i bk7: 1984a 117023i bk8: 1952a 116115i bk9: 1952a 116841i bk10: 1920a 117803i bk11: 1920a 115363i bk12: 1920a 116752i bk13: 1920a 114765i bk14: 1920a 116878i bk15: 1920a 116130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754414
Row_Buffer_Locality_read = 0.830230
Row_Buffer_Locality_write = 0.286719
Bank_Level_Parallism = 8.012468
Bank_Level_Parallism_Col = 6.101008
Bank_Level_Parallism_Ready = 2.661743
write_to_read_ratio_blp_rw_average = 0.491852
GrpLevelPara = 3.063353 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26162 
Wasted_Row = 3820 
Idle = 72776 

BW Util Bottlenecks: 
RCDc_limit = 20230 
RCDWRc_limit = 11403 
WTRc_limit = 18893 
RTWc_limit = 70687 
CCDLc_limit = 21121 
rwq = 0 
CCDLc_limit_alone = 13983 
WTRc_limit_alone = 17033 
RTWc_limit_alone = 65409 

Commands details: 
total_CMD = 154822 
n_nop = 96727 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9014 
n_pre = 8998 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18012 
issued_total_col = 52064 
Row_Bus_Util =  0.116340 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.375237 
Issued_on_Two_Bus_Simul_Util = 0.077386 
issued_two_Eff = 0.206231 
queue_avg = 18.478020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.478
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96644 n_act=8985 n_pre=8969 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=87649 dram_eff=0.594
bk0: 1996a 116339i bk1: 2000a 116124i bk2: 2048a 115226i bk3: 2048a 115801i bk4: 2048a 114872i bk5: 2048a 115867i bk6: 1984a 118031i bk7: 1984a 116404i bk8: 1952a 115912i bk9: 1952a 116029i bk10: 1920a 115671i bk11: 1920a 115976i bk12: 1920a 116611i bk13: 1920a 117405i bk14: 1920a 117084i bk15: 1920a 116785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755177
Row_Buffer_Locality_read = 0.829639
Row_Buffer_Locality_write = 0.295898
Bank_Level_Parallism = 7.865755
Bank_Level_Parallism_Col = 6.031713
Bank_Level_Parallism_Ready = 2.699520
write_to_read_ratio_blp_rw_average = 0.489027
GrpLevelPara = 3.030823 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 26959 
Wasted_Row = 4090 
Idle = 71713 

BW Util Bottlenecks: 
RCDc_limit = 20452 
RCDWRc_limit = 11349 
WTRc_limit = 20797 
RTWc_limit = 67764 
CCDLc_limit = 21138 
rwq = 0 
CCDLc_limit_alone = 13954 
WTRc_limit_alone = 18768 
RTWc_limit_alone = 62609 

Commands details: 
total_CMD = 154822 
n_nop = 96644 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 8985 
n_pre = 8969 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 17954 
issued_total_col = 52060 
Row_Bus_Util =  0.115965 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.375773 
Issued_on_Two_Bus_Simul_Util = 0.076449 
issued_two_Eff = 0.203445 
queue_avg = 18.144300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1443
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96857 n_act=9139 n_pre=9123 n_ref_event=0 n_req=36692 n_rd=31572 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3362
n_activity=86001 dram_eff=0.6052
bk0: 1996a 115159i bk1: 2000a 114122i bk2: 2044a 116815i bk3: 2048a 113966i bk4: 2048a 114630i bk5: 2048a 115834i bk6: 1984a 117657i bk7: 1984a 117367i bk8: 1952a 114690i bk9: 1952a 114704i bk10: 1920a 117401i bk11: 1920a 115943i bk12: 1920a 116176i bk13: 1920a 115849i bk14: 1916a 115921i bk15: 1920a 115620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750927
Row_Buffer_Locality_read = 0.829881
Row_Buffer_Locality_write = 0.264062
Bank_Level_Parallism = 8.085078
Bank_Level_Parallism_Col = 6.161752
Bank_Level_Parallism_Ready = 2.723238
write_to_read_ratio_blp_rw_average = 0.487461
GrpLevelPara = 3.079260 

BW Util details:
bwutil = 0.336205 
total_CMD = 154822 
util_bw = 52052 
Wasted_Col = 25945 
Wasted_Row = 3881 
Idle = 72944 

BW Util Bottlenecks: 
RCDc_limit = 19908 
RCDWRc_limit = 11443 
WTRc_limit = 20405 
RTWc_limit = 70082 
CCDLc_limit = 21497 
rwq = 0 
CCDLc_limit_alone = 13898 
WTRc_limit_alone = 18364 
RTWc_limit_alone = 64524 

Commands details: 
total_CMD = 154822 
n_nop = 96857 
Read = 31572 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9139 
n_pre = 9123 
n_ref = 0 
n_req = 36692 
total_req = 52052 

Dual Bus Interface Util: 
issued_total_row = 18262 
issued_total_col = 52052 
Row_Bus_Util =  0.117955 
CoL_Bus_Util = 0.336205 
Either_Row_CoL_Bus_Util = 0.374398 
Issued_on_Two_Bus_Simul_Util = 0.079763 
issued_two_Eff = 0.213042 
queue_avg = 18.394602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3946
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96729 n_act=8981 n_pre=8965 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=87181 dram_eff=0.5972
bk0: 2000a 116666i bk1: 2000a 116506i bk2: 2048a 115215i bk3: 2048a 116182i bk4: 2048a 117274i bk5: 2048a 117420i bk6: 1984a 117062i bk7: 1984a 116446i bk8: 1952a 115478i bk9: 1952a 116011i bk10: 1920a 115734i bk11: 1920a 116645i bk12: 1920a 117541i bk13: 1920a 115749i bk14: 1920a 116142i bk15: 1920a 116581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755313
Row_Buffer_Locality_read = 0.830674
Row_Buffer_Locality_write = 0.290430
Bank_Level_Parallism = 7.884398
Bank_Level_Parallism_Col = 6.028628
Bank_Level_Parallism_Ready = 2.678261
write_to_read_ratio_blp_rw_average = 0.487242
GrpLevelPara = 3.057294 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26553 
Wasted_Row = 3977 
Idle = 72228 

BW Util Bottlenecks: 
RCDc_limit = 20484 
RCDWRc_limit = 11670 
WTRc_limit = 20908 
RTWc_limit = 69106 
CCDLc_limit = 21183 
rwq = 0 
CCDLc_limit_alone = 13701 
WTRc_limit_alone = 18728 
RTWc_limit_alone = 63804 

Commands details: 
total_CMD = 154822 
n_nop = 96729 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 8981 
n_pre = 8965 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 17946 
issued_total_col = 52064 
Row_Bus_Util =  0.115914 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.375224 
Issued_on_Two_Bus_Simul_Util = 0.076972 
issued_two_Eff = 0.205137 
queue_avg = 18.439486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4395
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96778 n_act=8992 n_pre=8976 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=87043 dram_eff=0.5981
bk0: 2000a 114971i bk1: 2000a 115356i bk2: 2048a 115260i bk3: 2048a 115255i bk4: 2048a 114682i bk5: 2048a 115831i bk6: 1984a 118401i bk7: 1984a 116942i bk8: 1952a 115602i bk9: 1952a 116087i bk10: 1920a 116592i bk11: 1920a 115568i bk12: 1920a 115118i bk13: 1920a 115402i bk14: 1920a 115375i bk15: 1920a 118482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755013
Row_Buffer_Locality_read = 0.830420
Row_Buffer_Locality_write = 0.289844
Bank_Level_Parallism = 8.017375
Bank_Level_Parallism_Col = 6.126305
Bank_Level_Parallism_Ready = 2.702597
write_to_read_ratio_blp_rw_average = 0.485678
GrpLevelPara = 3.061210 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26273 
Wasted_Row = 3851 
Idle = 72634 

BW Util Bottlenecks: 
RCDc_limit = 20268 
RCDWRc_limit = 11529 
WTRc_limit = 21279 
RTWc_limit = 69206 
CCDLc_limit = 21243 
rwq = 0 
CCDLc_limit_alone = 13733 
WTRc_limit_alone = 19044 
RTWc_limit_alone = 63931 

Commands details: 
total_CMD = 154822 
n_nop = 96778 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 8992 
n_pre = 8976 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 17968 
issued_total_col = 52064 
Row_Bus_Util =  0.116056 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.374908 
Issued_on_Two_Bus_Simul_Util = 0.077431 
issued_two_Eff = 0.206533 
queue_avg = 18.635685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6357
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96793 n_act=8926 n_pre=8910 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=87073 dram_eff=0.5979
bk0: 2000a 117287i bk1: 2000a 117137i bk2: 2048a 115700i bk3: 2048a 115363i bk4: 2048a 115693i bk5: 2048a 115764i bk6: 1984a 116153i bk7: 1984a 117864i bk8: 1952a 115315i bk9: 1952a 116327i bk10: 1920a 117661i bk11: 1920a 117175i bk12: 1920a 116010i bk13: 1920a 116669i bk14: 1920a 116709i bk15: 1920a 116535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756811
Row_Buffer_Locality_read = 0.832320
Row_Buffer_Locality_write = 0.291016
Bank_Level_Parallism = 7.905282
Bank_Level_Parallism_Col = 6.064369
Bank_Level_Parallism_Ready = 2.720363
write_to_read_ratio_blp_rw_average = 0.485344
GrpLevelPara = 3.056830 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26323 
Wasted_Row = 3899 
Idle = 72536 

BW Util Bottlenecks: 
RCDc_limit = 19889 
RCDWRc_limit = 11404 
WTRc_limit = 20533 
RTWc_limit = 67672 
CCDLc_limit = 20542 
rwq = 0 
CCDLc_limit_alone = 13218 
WTRc_limit_alone = 18415 
RTWc_limit_alone = 62466 

Commands details: 
total_CMD = 154822 
n_nop = 96793 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 8926 
n_pre = 8910 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 17836 
issued_total_col = 52064 
Row_Bus_Util =  0.115203 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.374811 
Issued_on_Two_Bus_Simul_Util = 0.076675 
issued_two_Eff = 0.204570 
queue_avg = 18.435404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4354
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96805 n_act=9013 n_pre=8997 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86416 dram_eff=0.6024
bk0: 2000a 116753i bk1: 2000a 114964i bk2: 2048a 113133i bk3: 2048a 114395i bk4: 2048a 115512i bk5: 2048a 115304i bk6: 1984a 116590i bk7: 1984a 116850i bk8: 1948a 114831i bk9: 1952a 115109i bk10: 1920a 116433i bk11: 1920a 117252i bk12: 1920a 116050i bk13: 1920a 117114i bk14: 1920a 116711i bk15: 1920a 116935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754414
Row_Buffer_Locality_read = 0.831286
Row_Buffer_Locality_write = 0.280273
Bank_Level_Parallism = 8.055615
Bank_Level_Parallism_Col = 6.153482
Bank_Level_Parallism_Ready = 2.720649
write_to_read_ratio_blp_rw_average = 0.493700
GrpLevelPara = 3.072871 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 26073 
Wasted_Row = 3787 
Idle = 72902 

BW Util Bottlenecks: 
RCDc_limit = 19685 
RCDWRc_limit = 11572 
WTRc_limit = 19489 
RTWc_limit = 72147 
CCDLc_limit = 21420 
rwq = 0 
CCDLc_limit_alone = 13772 
WTRc_limit_alone = 17524 
RTWc_limit_alone = 66464 

Commands details: 
total_CMD = 154822 
n_nop = 96805 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9013 
n_pre = 8997 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 18010 
issued_total_col = 52060 
Row_Bus_Util =  0.116327 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.374734 
Issued_on_Two_Bus_Simul_Util = 0.077851 
issued_two_Eff = 0.207749 
queue_avg = 18.605127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6051
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96763 n_act=9086 n_pre=9070 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86306 dram_eff=0.6032
bk0: 2000a 115307i bk1: 2000a 116072i bk2: 2048a 115312i bk3: 2048a 113160i bk4: 2048a 115208i bk5: 2048a 114229i bk6: 1984a 115881i bk7: 1984a 116362i bk8: 1952a 114731i bk9: 1952a 115801i bk10: 1920a 116307i bk11: 1920a 116393i bk12: 1920a 115612i bk13: 1920a 115876i bk14: 1920a 116336i bk15: 1920a 115057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752452
Row_Buffer_Locality_read = 0.828932
Row_Buffer_Locality_write = 0.280664
Bank_Level_Parallism = 8.152972
Bank_Level_Parallism_Col = 6.234249
Bank_Level_Parallism_Ready = 2.750595
write_to_read_ratio_blp_rw_average = 0.486074
GrpLevelPara = 3.089000 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 26008 
Wasted_Row = 3642 
Idle = 73108 

BW Util Bottlenecks: 
RCDc_limit = 20392 
RCDWRc_limit = 11461 
WTRc_limit = 21218 
RTWc_limit = 70148 
CCDLc_limit = 21672 
rwq = 0 
CCDLc_limit_alone = 13849 
WTRc_limit_alone = 19018 
RTWc_limit_alone = 64525 

Commands details: 
total_CMD = 154822 
n_nop = 96763 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9086 
n_pre = 9070 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18156 
issued_total_col = 52064 
Row_Bus_Util =  0.117270 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.375005 
Issued_on_Two_Bus_Simul_Util = 0.078548 
issued_two_Eff = 0.209459 
queue_avg = 18.774710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.7747
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96815 n_act=9054 n_pre=9038 n_ref_event=0 n_req=36704 n_rd=31584 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86475 dram_eff=0.6021
bk0: 2000a 114856i bk1: 2000a 115127i bk2: 2048a 114037i bk3: 2048a 115139i bk4: 2048a 114968i bk5: 2048a 114323i bk6: 1984a 116588i bk7: 1984a 116720i bk8: 1952a 114845i bk9: 1952a 116770i bk10: 1920a 116043i bk11: 1920a 115432i bk12: 1920a 115285i bk13: 1920a 114560i bk14: 1920a 116189i bk15: 1920a 115426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753324
Row_Buffer_Locality_read = 0.831402
Row_Buffer_Locality_write = 0.271680
Bank_Level_Parallism = 8.151566
Bank_Level_Parallism_Col = 6.249868
Bank_Level_Parallism_Ready = 2.772280
write_to_read_ratio_blp_rw_average = 0.483281
GrpLevelPara = 3.101389 

BW Util details:
bwutil = 0.336283 
total_CMD = 154822 
util_bw = 52064 
Wasted_Col = 25978 
Wasted_Row = 3850 
Idle = 72930 

BW Util Bottlenecks: 
RCDc_limit = 19907 
RCDWRc_limit = 11453 
WTRc_limit = 21884 
RTWc_limit = 70460 
CCDLc_limit = 21087 
rwq = 0 
CCDLc_limit_alone = 13317 
WTRc_limit_alone = 19576 
RTWc_limit_alone = 64998 

Commands details: 
total_CMD = 154822 
n_nop = 96815 
Read = 31584 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9054 
n_pre = 9038 
n_ref = 0 
n_req = 36704 
total_req = 52064 

Dual Bus Interface Util: 
issued_total_row = 18092 
issued_total_col = 52064 
Row_Bus_Util =  0.116857 
CoL_Bus_Util = 0.336283 
Either_Row_CoL_Bus_Util = 0.374669 
Issued_on_Two_Bus_Simul_Util = 0.078471 
issued_two_Eff = 0.209440 
queue_avg = 18.392942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3929
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96836 n_act=8973 n_pre=8957 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86946 dram_eff=0.5988
bk0: 2000a 114700i bk1: 2000a 115691i bk2: 2044a 116500i bk3: 2048a 117089i bk4: 2048a 115986i bk5: 2048a 115733i bk6: 1984a 117981i bk7: 1984a 116934i bk8: 1952a 115591i bk9: 1952a 117253i bk10: 1920a 115923i bk11: 1920a 116270i bk12: 1920a 115106i bk13: 1920a 117425i bk14: 1920a 117403i bk15: 1920a 116848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755504
Row_Buffer_Locality_read = 0.831096
Row_Buffer_Locality_write = 0.289258
Bank_Level_Parallism = 7.928374
Bank_Level_Parallism_Col = 6.047732
Bank_Level_Parallism_Ready = 2.702689
write_to_read_ratio_blp_rw_average = 0.477198
GrpLevelPara = 3.043607 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 26349 
Wasted_Row = 3754 
Idle = 72659 

BW Util Bottlenecks: 
RCDc_limit = 19912 
RCDWRc_limit = 11387 
WTRc_limit = 21571 
RTWc_limit = 67064 
CCDLc_limit = 20795 
rwq = 0 
CCDLc_limit_alone = 13568 
WTRc_limit_alone = 19330 
RTWc_limit_alone = 62078 

Commands details: 
total_CMD = 154822 
n_nop = 96836 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 8973 
n_pre = 8957 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 17930 
issued_total_col = 52060 
Row_Bus_Util =  0.115810 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.374533 
Issued_on_Two_Bus_Simul_Util = 0.077534 
issued_two_Eff = 0.207015 
queue_avg = 18.432446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.4324
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96861 n_act=9008 n_pre=8992 n_ref_event=0 n_req=36700 n_rd=31580 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3363
n_activity=86222 dram_eff=0.6038
bk0: 2000a 114889i bk1: 2000a 116550i bk2: 2044a 115122i bk3: 2048a 115169i bk4: 2048a 115017i bk5: 2048a 115430i bk6: 1984a 116881i bk7: 1984a 114872i bk8: 1952a 114143i bk9: 1952a 115046i bk10: 1920a 116855i bk11: 1920a 117136i bk12: 1920a 116056i bk13: 1920a 115607i bk14: 1920a 115062i bk15: 1920a 116362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754550
Row_Buffer_Locality_read = 0.830526
Row_Buffer_Locality_write = 0.285937
Bank_Level_Parallism = 8.117111
Bank_Level_Parallism_Col = 6.213501
Bank_Level_Parallism_Ready = 2.771053
write_to_read_ratio_blp_rw_average = 0.482573
GrpLevelPara = 3.079481 

BW Util details:
bwutil = 0.336257 
total_CMD = 154822 
util_bw = 52060 
Wasted_Col = 25877 
Wasted_Row = 3823 
Idle = 73062 

BW Util Bottlenecks: 
RCDc_limit = 19998 
RCDWRc_limit = 11287 
WTRc_limit = 21254 
RTWc_limit = 69076 
CCDLc_limit = 21212 
rwq = 0 
CCDLc_limit_alone = 13744 
WTRc_limit_alone = 18977 
RTWc_limit_alone = 63885 

Commands details: 
total_CMD = 154822 
n_nop = 96861 
Read = 31580 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 9008 
n_pre = 8992 
n_ref = 0 
n_req = 36700 
total_req = 52060 

Dual Bus Interface Util: 
issued_total_row = 18000 
issued_total_col = 52060 
Row_Bus_Util =  0.116263 
CoL_Bus_Util = 0.336257 
Either_Row_CoL_Bus_Util = 0.374372 
Issued_on_Two_Bus_Simul_Util = 0.078148 
issued_two_Eff = 0.208744 
queue_avg = 18.677797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.6778
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=154822 n_nop=96804 n_act=8997 n_pre=8981 n_ref_event=0 n_req=36696 n_rd=31576 n_rd_L2_A=0 n_write=0 n_wr_bk=20480 bw_util=0.3362
n_activity=87029 dram_eff=0.5981
bk0: 2000a 116365i bk1: 2000a 115458i bk2: 2044a 115926i bk3: 2048a 116079i bk4: 2048a 115412i bk5: 2048a 116055i bk6: 1984a 116031i bk7: 1984a 117008i bk8: 1952a 115367i bk9: 1952a 114201i bk10: 1920a 116661i bk11: 1920a 116678i bk12: 1916a 119553i bk13: 1920a 116417i bk14: 1920a 116496i bk15: 1920a 116198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754823
Row_Buffer_Locality_read = 0.830599
Row_Buffer_Locality_write = 0.287500
Bank_Level_Parallism = 7.915740
Bank_Level_Parallism_Col = 6.074506
Bank_Level_Parallism_Ready = 2.676137
write_to_read_ratio_blp_rw_average = 0.492602
GrpLevelPara = 3.065413 

BW Util details:
bwutil = 0.336231 
total_CMD = 154822 
util_bw = 52056 
Wasted_Col = 26519 
Wasted_Row = 4038 
Idle = 72209 

BW Util Bottlenecks: 
RCDc_limit = 19934 
RCDWRc_limit = 11519 
WTRc_limit = 19760 
RTWc_limit = 71115 
CCDLc_limit = 21440 
rwq = 0 
CCDLc_limit_alone = 13785 
WTRc_limit_alone = 17751 
RTWc_limit_alone = 65469 

Commands details: 
total_CMD = 154822 
n_nop = 96804 
Read = 31576 
Write = 0 
L2_Alloc = 0 
L2_WB = 20480 
n_act = 8997 
n_pre = 8981 
n_ref = 0 
n_req = 36696 
total_req = 52056 

Dual Bus Interface Util: 
issued_total_row = 17978 
issued_total_col = 52056 
Row_Bus_Util =  0.116120 
CoL_Bus_Util = 0.336231 
Either_Row_CoL_Bus_Util = 0.374740 
Issued_on_Two_Bus_Simul_Util = 0.077612 
issued_two_Eff = 0.207108 
queue_avg = 18.546976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.547

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49152, Miss = 28084, Miss_rate = 0.571, Pending_hits = 1134, Reservation_fails = 6889
L2_cache_bank[1]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1185, Reservation_fails = 9447
L2_cache_bank[2]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1110, Reservation_fails = 6533
L2_cache_bank[3]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1229, Reservation_fails = 8366
L2_cache_bank[4]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1189, Reservation_fails = 8896
L2_cache_bank[5]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1124, Reservation_fails = 7600
L2_cache_bank[6]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1252, Reservation_fails = 9356
L2_cache_bank[7]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1200, Reservation_fails = 6909
L2_cache_bank[8]: Access = 49152, Miss = 28068, Miss_rate = 0.571, Pending_hits = 1197, Reservation_fails = 6456
L2_cache_bank[9]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1171, Reservation_fails = 9636
L2_cache_bank[10]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1233, Reservation_fails = 6386
L2_cache_bank[11]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1069, Reservation_fails = 8046
L2_cache_bank[12]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1206, Reservation_fails = 8006
L2_cache_bank[13]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1110, Reservation_fails = 7413
L2_cache_bank[14]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1135, Reservation_fails = 8408
L2_cache_bank[15]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1133, Reservation_fails = 7492
L2_cache_bank[16]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1131, Reservation_fails = 7086
L2_cache_bank[17]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1217, Reservation_fails = 9760
L2_cache_bank[18]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1148, Reservation_fails = 8110
L2_cache_bank[19]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1192, Reservation_fails = 8643
L2_cache_bank[20]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1144, Reservation_fails = 8110
L2_cache_bank[21]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1286, Reservation_fails = 9021
L2_cache_bank[22]: Access = 49152, Miss = 28084, Miss_rate = 0.571, Pending_hits = 1185, Reservation_fails = 9101
L2_cache_bank[23]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1131, Reservation_fails = 8184
L2_cache_bank[24]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1113, Reservation_fails = 6921
L2_cache_bank[25]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1172, Reservation_fails = 7894
L2_cache_bank[26]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1140, Reservation_fails = 7408
L2_cache_bank[27]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1189, Reservation_fails = 8527
L2_cache_bank[28]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1151, Reservation_fails = 7689
L2_cache_bank[29]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1140, Reservation_fails = 7703
L2_cache_bank[30]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1193, Reservation_fails = 8740
L2_cache_bank[31]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1119, Reservation_fails = 9665
L2_cache_bank[32]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1110, Reservation_fails = 7258
L2_cache_bank[33]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1097, Reservation_fails = 7485
L2_cache_bank[34]: Access = 49152, Miss = 28068, Miss_rate = 0.571, Pending_hits = 1141, Reservation_fails = 6768
L2_cache_bank[35]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1121, Reservation_fails = 8999
L2_cache_bank[36]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1099, Reservation_fails = 8182
L2_cache_bank[37]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1157, Reservation_fails = 8854
L2_cache_bank[38]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1172, Reservation_fails = 7694
L2_cache_bank[39]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1098, Reservation_fails = 7881
L2_cache_bank[40]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1177, Reservation_fails = 9496
L2_cache_bank[41]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1248, Reservation_fails = 9452
L2_cache_bank[42]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1097, Reservation_fails = 8081
L2_cache_bank[43]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1204, Reservation_fails = 8194
L2_cache_bank[44]: Access = 49152, Miss = 28068, Miss_rate = 0.571, Pending_hits = 1122, Reservation_fails = 5911
L2_cache_bank[45]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1135, Reservation_fails = 8193
L2_cache_bank[46]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1130, Reservation_fails = 7914
L2_cache_bank[47]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1112, Reservation_fails = 7483
L2_cache_bank[48]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1063, Reservation_fails = 7340
L2_cache_bank[49]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1103, Reservation_fails = 8691
L2_cache_bank[50]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1078, Reservation_fails = 6345
L2_cache_bank[51]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1099, Reservation_fails = 7282
L2_cache_bank[52]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1166, Reservation_fails = 7025
L2_cache_bank[53]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1097, Reservation_fails = 8191
L2_cache_bank[54]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1185, Reservation_fails = 7678
L2_cache_bank[55]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1134, Reservation_fails = 6841
L2_cache_bank[56]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1163, Reservation_fails = 7447
L2_cache_bank[57]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1086, Reservation_fails = 6243
L2_cache_bank[58]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1167, Reservation_fails = 8065
L2_cache_bank[59]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1179, Reservation_fails = 10163
L2_cache_bank[60]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1158, Reservation_fails = 8316
L2_cache_bank[61]: Access = 49152, Miss = 28080, Miss_rate = 0.571, Pending_hits = 1105, Reservation_fails = 7693
L2_cache_bank[62]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1148, Reservation_fails = 7471
L2_cache_bank[63]: Access = 49152, Miss = 28076, Miss_rate = 0.571, Pending_hits = 1180, Reservation_fails = 6855
L2_total_cache_accesses = 3145728
L2_total_cache_misses = 1797028
L2_total_cache_miss_rate = 0.5713
L2_total_cache_pending_hits = 73659
L2_total_cache_reservation_fails = 507892
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1275041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73659
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 252649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 507892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 757947
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 589824
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2359296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 507892
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.077
average_pipeline_duty_cycle=11918.271484
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5572288
	Total NON REG=801792
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6974816
	Total NON REG=1002240
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6969536
	Total NON REG=1002240
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6970560
	Total NON REG=1002240
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6967712
	Total NON REG=1002240
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6984992
	Total NON REG=1002240
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6955776
	Total NON REG=1002240
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5578368
	Total NON REG=801792
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6957184
	Total NON REG=1002240
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5575488
	Total NON REG=801792
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5569920
	Total NON REG=801792
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6949920
	Total NON REG=1002240
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6958144
	Total NON REG=1002240
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6967808
	Total NON REG=1002240
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5576096
	Total NON REG=801792
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6966752
	Total NON REG=1002240
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6960896
	Total NON REG=1002240
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6969728
	Total NON REG=1002240
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6969216
	Total NON REG=1002240
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6960192
	Total NON REG=1002240
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6960960
	Total NON REG=1002240
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6950144
	Total NON REG=1002240
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6958464
	Total NON REG=1002240
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6970528
	Total NON REG=1002240
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6972992
	Total NON REG=1002240
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6973184
	Total NON REG=1002240
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6961088
	Total NON REG=1002240
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6945376
	Total NON REG=1002240
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6970880
	Total NON REG=1002240
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5575968
	Total NON REG=801792
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6957536
	Total NON REG=1002240
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6959712
	Total NON REG=1002240
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6971648
	Total NON REG=1002240
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6952384
	Total NON REG=1002240
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6951744
	Total NON REG=1002240
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6966464
	Total NON REG=1002240
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6950272
	Total NON REG=1002240
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6956640
	Total NON REG=1002240
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5580064
	Total NON REG=801792
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5571232
	Total NON REG=801792
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6956512
	Total NON REG=1002240
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6964352
	Total NON REG=1002240
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6976032
	Total NON REG=1002240
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6965056
	Total NON REG=1002240
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5572864
	Total NON REG=801792
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6950688
	Total NON REG=1002240
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5575488
	Total NON REG=801792
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5578176
	Total NON REG=801792
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6972032
	Total NON REG=1002240
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6976032
	Total NON REG=1002240
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5567712
	Total NON REG=801792
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5570080
	Total NON REG=801792
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6956768
	Total NON REG=1002240
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5576512
	Total NON REG=801792
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6975872
	Total NON REG=1002240
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6983136
	Total NON REG=1002240
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6956992
	Total NON REG=1002240
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6960480
	Total NON REG=1002240
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6967776
	Total NON REG=1002240
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6959616
	Total NON REG=1002240
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6958784
	Total NON REG=1002240
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6959840
	Total NON REG=1002240
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6958400
	Total NON REG=1002240
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5572416
	Total NON REG=801792
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6972768
	Total NON REG=1002240
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6971744
	Total NON REG=1002240
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6970112
	Total NON REG=1002240
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6969952
	Total NON REG=1002240
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6975456
	Total NON REG=1002240
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6960800
	Total NON REG=1002240
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6953408
	Total NON REG=1002240
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6960800
	Total NON REG=1002240
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6970176
	Total NON REG=1002240
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6953056
	Total NON REG=1002240
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6959072
	Total NON REG=1002240
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6957312
	Total NON REG=1002240
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6970880
	Total NON REG=1002240
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6955680
	Total NON REG=1002240
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=100440
	Total FP Deocded Instructions=17280
	Total INT Deocded Instructions=77680
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=56811520
	Total FP Acesses=247040
	Total IMUL Acesses=36800
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=286720
	Total IDIV Acesses=0
	Total FPMUL Acesses=145920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=15728640
	Total SP Acesses=4359680
	Total MEM Acesses=386560
	Total SFU Commissions=0
	Total SP Commissions=2560
	Total MEM Commissions=12080
	Total REG Reads=9610240
	Total REG Writes=6957568
	Total NON REG=1002240
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=80352
	Total FP Deocded Instructions=13824
	Total INT Deocded Instructions=62144
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=45449216
	Total FP Acesses=197632
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=229376
	Total IDIV Acesses=0
	Total FPMUL Acesses=116736
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=12582912
	Total SP Acesses=3487744
	Total MEM Acesses=309248
	Total SFU Commissions=0
	Total SP Commissions=2048
	Total MEM Commissions=9664
	Total REG Reads=7688192
	Total REG Writes=5573696
	Total NON REG=801792


==========Power Metrics -- Memory==========
Total memory controller accesses: 1010596
Total memory controller reads: 1010596
Total memory controller writes: 0
!!!Total Shared memory access: 709632
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 2359296
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 11699
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 786432
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 153209
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 2359296
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 1275041
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 73659
	Cache_stats[GLOBAL_ACC_R][MISS] = 252649
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 507892
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 757947
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 196608
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 589824
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 2359296
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432

icnt_total_pkts_mem_to_simt=3145728
icnt_total_pkts_simt_to_mem=3145728
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3145728
Req_Network_cycles = 206187
Req_Network_injected_packets_per_cycle =      15.2567 
Req_Network_conflicts_per_cycle =      12.4446
Req_Network_conflicts_per_cycle_util =      15.9279
Req_Bank_Level_Parallism =      19.5272
Req_Network_in_buffer_full_per_cycle =       0.8939
Req_Network_in_buffer_avg_util =      73.9192
Req_Network_out_buffer_full_per_cycle =       0.0309
Req_Network_out_buffer_avg_util =      15.1935

Reply_Network_injected_packets_num = 3145728
Reply_Network_cycles = 206187
Reply_Network_injected_packets_per_cycle =       15.2567
Reply_Network_conflicts_per_cycle =       20.7788
Reply_Network_conflicts_per_cycle_util =      25.4915
Reply_Bank_Level_Parallism =      18.7169
Reply_Network_in_buffer_full_per_cycle =       0.0014
Reply_Network_in_buffer_avg_util =      23.2908
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1907
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 45 sec (1665 sec)
gpgpu_simulation_rate = 142466 (inst/sec)
gpgpu_simulation_rate = 123 (cycle/sec)
gpgpu_silicon_slowdown = 9203252x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
