git clone --depth 1 --no-tags https://github.com/fxesdev/nX-U8_Debug.git f:/verilog_sva_gh_scraper/data/full_repos/583930705
git clone --depth 1 --no-tags https://github.com/aliasgeorge9329/verilog_mtds.git f:/verilog_sva_gh_scraper/data/full_repos/588397320
git clone --depth 1 --no-tags https://github.com/AKASHTHER/fixed-point-arithmetic.git f:/verilog_sva_gh_scraper/data/full_repos/586737021
git clone --depth 1 --no-tags https://github.com/bihany-harsh/Computer-Architecture-and-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/589475420
git clone --depth 1 --no-tags https://github.com/BrendenWiley689/Radar-Pulse-Sync.git f:/verilog_sva_gh_scraper/data/full_repos/585316575
git clone --depth 1 --no-tags https://github.com/ThorKn/tiny_user_project_vgaclock_mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/583980712
git clone --depth 1 --no-tags https://github.com/abhav1947/Password-based-memory-access-using-Altera-DE10-Cyclone-5-Soc-board.git f:/verilog_sva_gh_scraper/data/full_repos/584824905
git clone --depth 1 --no-tags https://github.com/holyuming/NYCU-2022-FALL-ICLAB.git f:/verilog_sva_gh_scraper/data/full_repos/585990322
git clone --depth 1 --no-tags https://github.com/PChandraSekharReddy/Tree-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/586217966
git clone --depth 1 --no-tags https://github.com/kevweldon/Basic_Avalon_Sim.git f:/verilog_sva_gh_scraper/data/full_repos/589393955
git clone --depth 1 --no-tags https://github.com/Ye-Jinhong/FFT-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/584656613
git clone --depth 1 --no-tags https://github.com/iw4p/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/585267937
git clone --depth 1 --no-tags https://github.com/Geo4u/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/588967519
git clone --depth 1 --no-tags https://github.com/realBumblebee/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/586748577
git clone --depth 1 --no-tags https://github.com/marsohod4you/MA3128.git f:/verilog_sva_gh_scraper/data/full_repos/589127508
git clone --depth 1 --no-tags https://github.com/Bhavuk-HDL/custom-asic.git f:/verilog_sva_gh_scraper/data/full_repos/586542041
git clone --depth 1 --no-tags https://github.com/weiber23727698/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/583960314
git clone --depth 1 --no-tags https://github.com/lailhio/NSCSCC2023KA.git f:/verilog_sva_gh_scraper/data/full_repos/584384598
git clone --depth 1 --no-tags https://github.com/mostsfamahmoud/APB_GPIO_UART_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/585595384
git clone --depth 1 --no-tags https://github.com/p-ram/new-to-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/586006478
git clone --depth 1 --no-tags https://github.com/fm4dd/pmod-charlcd.git f:/verilog_sva_gh_scraper/data/full_repos/584277785
git clone --depth 1 --no-tags https://github.com/ktan9811/Verilog_StopWatch.git f:/verilog_sva_gh_scraper/data/full_repos/584437882
git clone --depth 1 --no-tags https://github.com/Advaithva/All-Langs-6.git f:/verilog_sva_gh_scraper/data/full_repos/585744564
git clone --depth 1 --no-tags https://github.com/lauchinyuan/tinyRV32.git f:/verilog_sva_gh_scraper/data/full_repos/586128787
git clone --depth 1 --no-tags https://github.com/shareefj/glbl_playtime.git f:/verilog_sva_gh_scraper/data/full_repos/586035240
git clone --depth 1 --no-tags https://github.com/mbalestrini/caravel_wrapped_hack_soc_MPW2_alive_test.git f:/verilog_sva_gh_scraper/data/full_repos/587878743
git clone --depth 1 --no-tags https://github.com/Rezajahani8x/MIPS-Processor-III.git f:/verilog_sva_gh_scraper/data/full_repos/586200494
git clone --depth 1 --no-tags https://github.com/ghkim5643/EIII.git f:/verilog_sva_gh_scraper/data/full_repos/585978359
git clone --depth 1 --no-tags https://github.com/rkvaishnavp/uart-core.git f:/verilog_sva_gh_scraper/data/full_repos/585852528
git clone --depth 1 --no-tags https://github.com/ProJect-riSuKascope/RisukaScope-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/585162598
git clone --depth 1 --no-tags https://github.com/erenizgi/firstVerilogCodes.git f:/verilog_sva_gh_scraper/data/full_repos/585158615
git clone --depth 1 --no-tags https://github.com/MohamedEhabBasha/Arch-Project.git f:/verilog_sva_gh_scraper/data/full_repos/585522475
git clone --depth 1 --no-tags https://github.com/NishitaAmberkar/Pacman-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/585687218
git clone --depth 1 --no-tags https://github.com/BugBox0820/Computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/587258545
git clone --depth 1 --no-tags https://github.com/SavrajSian/MIPS-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/584031847
git clone --depth 1 --no-tags https://github.com/HazemHamdyy/apb-bus-gpio-uart.git f:/verilog_sva_gh_scraper/data/full_repos/584240008
git clone --depth 1 --no-tags https://github.com/filipbg92/test_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/584957426
git clone --depth 1 --no-tags https://github.com/erentoy/AES-Chiper.git f:/verilog_sva_gh_scraper/data/full_repos/584875227
git clone --depth 1 --no-tags https://github.com/gczcqu/cpu_design.git f:/verilog_sva_gh_scraper/data/full_repos/584992150
git clone --depth 1 --no-tags https://github.com/LadyNick/Lab01-ALU12CS161L.git f:/verilog_sva_gh_scraper/data/full_repos/588354245
git clone --depth 1 --no-tags https://github.com/Kurasavella/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/589000881
git clone --depth 1 --no-tags https://github.com/Zeki-M/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/589357139
git clone --depth 1 --no-tags https://github.com/aryanmaurya383/CS220-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/589478441
git clone --depth 1 --no-tags https://github.com/lopez-seb/UART_Project.git f:/verilog_sva_gh_scraper/data/full_repos/588776319
git clone --depth 1 --no-tags https://github.com/JimenaVega/TP-Final-Arquitectura-2021.git f:/verilog_sva_gh_scraper/data/full_repos/588293440
git clone --depth 1 --no-tags https://github.com/molofsky/IsPrime.git f:/verilog_sva_gh_scraper/data/full_repos/587093204
git clone --depth 1 --no-tags https://github.com/saicharan0112/misc-docker-images.git f:/verilog_sva_gh_scraper/data/full_repos/584597722
git clone --depth 1 --no-tags https://github.com/andreeaam238/teme-smp.git f:/verilog_sva_gh_scraper/data/full_repos/584341989
git clone --depth 1 --no-tags https://github.com/yusufnageye/SMART-ALARM-CLOCK.git f:/verilog_sva_gh_scraper/data/full_repos/586644958
git clone --depth 1 --no-tags https://github.com/aymane-eljerari/mips32.git f:/verilog_sva_gh_scraper/data/full_repos/586578919
git clone --depth 1 --no-tags https://github.com/o97520/Verilog-Codes-and-Circuits-.git f:/verilog_sva_gh_scraper/data/full_repos/589570365
git clone --depth 1 --no-tags https://github.com/saitejagoruganthu/CMPE200-Computer-Architecture-And-Design.git f:/verilog_sva_gh_scraper/data/full_repos/589761641
git clone --depth 1 --no-tags https://github.com/abi7ash/DigitalDesignUsingVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/589253768
git clone --depth 1 --no-tags https://github.com/xobs/caravel-minimax-global-routing-segfault.git f:/verilog_sva_gh_scraper/data/full_repos/589396797
git clone --depth 1 --no-tags https://github.com/shaogaosheng/sm4_ctr_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/589191778
git clone --depth 1 --no-tags https://github.com/HakeemOS/Mux4to1.git f:/verilog_sva_gh_scraper/data/full_repos/588240039
git clone --depth 1 --no-tags https://github.com/Yogesh0211/Design-of-a-Cricket-Game-Using-FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/588577438
git clone --depth 1 --no-tags https://github.com/brand-kelly/digital_design_fundamentals.git f:/verilog_sva_gh_scraper/data/full_repos/588718452
git clone --depth 1 --no-tags https://github.com/juhiyon/led_test.git f:/verilog_sva_gh_scraper/data/full_repos/586692260
git clone --depth 1 --no-tags https://github.com/doishimpeiu/zatunafolda.git f:/verilog_sva_gh_scraper/data/full_repos/584871652
git clone --depth 1 --no-tags https://github.com/C109112189/one-data.git f:/verilog_sva_gh_scraper/data/full_repos/585079999
git clone --depth 1 --no-tags https://github.com/burntchow/Intro-to-Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/583977336
git clone --depth 1 --no-tags https://github.com/S-Mansi-NITK/tic-tac-toe.git f:/verilog_sva_gh_scraper/data/full_repos/586795498
git clone --depth 1 --no-tags https://github.com/GenDiMeo/gESSM.git f:/verilog_sva_gh_scraper/data/full_repos/587255440
git clone --depth 1 --no-tags https://github.com/DiseNisrc/Final_Project-Breakout_clone.git f:/verilog_sva_gh_scraper/data/full_repos/587384865
git clone --depth 1 --no-tags https://github.com/Edward7820/Pipelined-CPU-with-Branch-Predictor.git f:/verilog_sva_gh_scraper/data/full_repos/584112868
git clone --depth 1 --no-tags https://github.com/tyrionhuu/Calculator-by-Nexys-4A.git f:/verilog_sva_gh_scraper/data/full_repos/585397617
git clone --depth 1 --no-tags https://github.com/sanjaysattva/Computer-organisation-projects.git f:/verilog_sva_gh_scraper/data/full_repos/584501645
git clone --depth 1 --no-tags https://github.com/EnPassant123/MPW8_submission.git f:/verilog_sva_gh_scraper/data/full_repos/583814498
git clone --depth 1 --no-tags https://github.com/skerr92/wrapped_oak8m14.git f:/verilog_sva_gh_scraper/data/full_repos/583957218
git clone --depth 1 --no-tags https://github.com/Aydogan-Goktug/32bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/586285214
git clone --depth 1 --no-tags https://github.com/astrakhov-design/aflp_kurs_gorbunova.git f:/verilog_sva_gh_scraper/data/full_repos/586403112
git clone --depth 1 --no-tags https://github.com/bdk/Divider_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/586435289
git clone --depth 1 --no-tags https://github.com/AqdasJavaid/RISCV32-IC-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/586451235
git clone --depth 1 --no-tags https://github.com/tangxuehuang/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/587297581
git clone --depth 1 --no-tags https://github.com/FedericoPerenno/RISC-V-Lite-Design.git f:/verilog_sva_gh_scraper/data/full_repos/587329157
git clone --depth 1 --no-tags https://github.com/Sharif2499/iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/588288896
git clone --depth 1 --no-tags https://github.com/YuriiSak/MATLAB.git f:/verilog_sva_gh_scraper/data/full_repos/588281666
git clone --depth 1 --no-tags https://github.com/rishikeshkchapekar/dyumnin_1.git f:/verilog_sva_gh_scraper/data/full_repos/587994779
git clone --depth 1 --no-tags https://github.com/sharathat45/Vector-dot-product.git f:/verilog_sva_gh_scraper/data/full_repos/587911688
git clone --depth 1 --no-tags https://github.com/manoj153/EFX_SAPP_SOC.git f:/verilog_sva_gh_scraper/data/full_repos/587803249
git clone --depth 1 --no-tags https://github.com/ncrefe/Proccessor_Design.git f:/verilog_sva_gh_scraper/data/full_repos/587892053
git clone --depth 1 --no-tags https://github.com/surajgovin/Verilog-Coding.git f:/verilog_sva_gh_scraper/data/full_repos/586983846
git clone --depth 1 --no-tags https://github.com/Bun-chan/NIOSII.git f:/verilog_sva_gh_scraper/data/full_repos/587505531
git clone --depth 1 --no-tags https://github.com/Benny021018/logic2022-final-project-16th.git f:/verilog_sva_gh_scraper/data/full_repos/587184367
git clone --depth 1 --no-tags https://github.com/lbthomsen/6502.git f:/verilog_sva_gh_scraper/data/full_repos/586116496
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/ALU-using-Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/586133940
git clone --depth 1 --no-tags https://github.com/chae0382/Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/586265177
git clone --depth 1 --no-tags https://github.com/wenxuan-hu/ISP_ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/586273972
git clone --depth 1 --no-tags https://github.com/ShayanGhalehdar/Floating-point-adder.git f:/verilog_sva_gh_scraper/data/full_repos/587043874
git clone --depth 1 --no-tags https://github.com/vikasbansal97/SynchronousAndAsynchronousFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/586992007
git clone --depth 1 --no-tags https://github.com/NCKU-CAID/IC_Contest_Grad_Preliminary.git f:/verilog_sva_gh_scraper/data/full_repos/588474802
git clone --depth 1 --no-tags https://github.com/jbuchermn/ice40-tests.git f:/verilog_sva_gh_scraper/data/full_repos/589587083
git clone --depth 1 --no-tags https://github.com/ESN2022/GRAFFIN_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/589460604
git clone --depth 1 --no-tags https://github.com/TJine/SDRAM-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/585030878
git clone --depth 1 --no-tags https://github.com/ESN2022/AFARI_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/585159444
git clone --depth 1 --no-tags https://github.com/Megha2899/nbitmutiplier.git f:/verilog_sva_gh_scraper/data/full_repos/585158652
git clone --depth 1 --no-tags https://github.com/AhmedAdel72000/32-bit-5-stage-pipelined-High-performance-MIPS-based-RISC-Core-based-on-Harvard-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/584377442
git clone --depth 1 --no-tags https://github.com/ck9753/Verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/584969440
git clone --depth 1 --no-tags https://github.com/aaarazm/FPGA_LAB4.git f:/verilog_sva_gh_scraper/data/full_repos/584740245
