{"vcs1":{"timestamp_begin":1684328902.115181612, "rt":1.31, "ut":0.42, "st":0.22}}
{"vcselab":{"timestamp_begin":1684328903.519036272, "rt":1.25, "ut":0.47, "st":0.18}}
{"link":{"timestamp_begin":1684328904.846991192, "rt":0.49, "ut":0.24, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684328901.471075947}
{"VCS_COMP_START_TIME": 1684328901.471075947}
{"VCS_COMP_END_TIME": 1684328907.978311116}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330832}}
{"stitch_vcselab": {"peak_mem": 211884}}
