VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml assignment3.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/raghavendra/qorc-sdk/assignment3/build/assignment3_dummy.sdc --fix_clusters assignment3_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/raghavendra/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: assignment3

# Loading Architecture Description
# Loading Architecture Description took 0.31 seconds (max_rss 31.2 MiB, delta_rss +25.0 MiB)
# Building complex block graph
# Building complex block graph took 0.07 seconds (max_rss 39.9 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 41.0 MiB, delta_rss +1.1 MiB)
# Clean circuit
Absorbed 834 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   37 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 143
# Clean circuit took 0.00 seconds (max_rss 41.9 MiB, delta_rss +0.9 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 41.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 41.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 116
    .input    :       2
    .output   :       2
    ASSP      :       1
    BIDIR_CELL:       4
    C_FRAG    :      13
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      29
    T_FRAG    :      62
    VCC       :       1
  Nets  : 114
    Avg Fanout:     8.6
    Max Fanout:   459.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source clock_dffe_Q.QZ[0] for netlist clock $auto$clkbufmap.cc:247:execute$2058 (possibly data used as clock)
  Timing Graph Nodes: 1098
  Timing Graph Edges: 1742
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 41.9 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:247:execute$2058' Fanout: 3 pins (0.3%), 3 blocks (2.6%)
  Netlist Clock 'clk' Fanout: 28 pins (2.6%), 28 blocks (24.1%)
# Load Timing Constraints

SDC file '/home/raghavendra/qorc-sdk/assignment3/build/assignment3_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock '$auto$clkbufmap.cc:247:execute$2058' Source: 'clock_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 41.9 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: assignment3.net
Circuit placement file: assignment3.place
Circuit routing file: assignment3.route
Circuit SDC file: /home/raghavendra/qorc-sdk/assignment3/build/assignment3_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'assignment3_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'assignment3.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.022061 seconds).
# Load Packing took 0.02 seconds (max_rss 43.3 MiB, delta_rss +1.4 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #49 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #50 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 84
Netlist num_blocks: 51
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 4.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 44.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 2
Netlist output pins: 10


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 4
   BIDIR            : 4
    INPUT           : 2
     bidir          : 2
     inpad          : 2
    OUTPUT          : 2
     bidir          : 2
     outpad         : 2
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 44
   LOGIC            : 44
    FRAGS           : 44
     c_frag_modes   : 44
      SINGLE        : 13
       c_frag       : 13
      SPLIT         : 31
       b_frag       : 31
       t_frag       : 31
     f_frag         : 1
     q_frag_modes   : 29
      INT           : 26
       q_frag       : 26
      EXT           : 3
       q_frag       : 3
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		4	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		44	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.04 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.05 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.12 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 43.5 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.45 seconds (max_rss 351.3 MiB, delta_rss +307.9 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 0.90 seconds (max_rss 354.6 MiB, delta_rss +311.2 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 15.09 seconds (max_rss 354.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 354.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 15.09 seconds (max_rss 354.6 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.46 seconds (max_rss 403.8 MiB, delta_rss +49.2 MiB)
Warning 9: CHANX place cost fac is 0 at 2 2
Warning 10: CHANX place cost fac is 0 at 34 34
Warning 11: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading assignment3_constraints.place.

Successfully read assignment3_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 403.8 MiB, delta_rss +0.0 MiB)

There are 923 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 4024

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 5.96031 td_cost: 1.41815e-06
Initial placement estimated Critical Path Delay (CPD): 100.39 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2415.62 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -100.39 ns

Initial placement estimated setup slack histogram:
[   -1e-07: -9.2e-08) 12 ( 42.9%) |************************************************
[ -9.2e-08: -8.3e-08) 12 ( 42.9%) |************************************************
[ -8.3e-08: -7.4e-08)  2 (  7.1%) |********
[ -7.4e-08: -6.5e-08)  0 (  0.0%) |
[ -6.5e-08: -5.6e-08)  0 (  0.0%) |
[ -5.6e-08: -4.7e-08)  0 (  0.0%) |
[ -4.7e-08: -3.9e-08)  0 (  0.0%) |
[ -3.9e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.1e-08)  1 (  3.6%) |****
[ -2.1e-08: -1.2e-08)  1 (  3.6%) |****
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 189
Warning 12: Starting t: 50 of 51 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 6.5e-01   1.005       5.75 1.3502e-06 105.728  -2.53e+03 -105.728   0.905  0.0398   38.0     1.00       189  0.200
   2    0.0 5.8e-01   1.015       5.93 1.4121e-06 104.671  -2.59e+03 -104.671   0.910  0.0292   38.0     1.00       378  0.900
   3    0.0 5.3e-01   1.021       5.77 1.4017e-06 104.007  -2.41e+03 -104.007   0.952  0.0302   38.0     1.00       567  0.900
   4    0.0 4.7e-01   0.959       5.91 1.3295e-06 124.133   -3.1e+03 -124.133   0.942  0.0211   38.0     1.00       756  0.900
   5    0.0 4.3e-01   1.022       5.90 1.4004e-06 105.014  -2.52e+03 -105.014   0.963  0.0317   38.0     1.00       945  0.900
   6    0.0 2.1e-01   0.958       5.87 1.3757e-06 117.725  -2.87e+03 -117.725   0.910  0.0289   38.0     1.00      1134  0.500
   7    0.0 1.9e-01   0.998       5.94 1.4188e-06 117.434  -2.84e+03 -117.434   0.926  0.0116   38.0     1.00      1323  0.900
   8    0.0 1.7e-01   0.971       5.89 1.361e-06  116.433  -2.78e+03 -116.433   0.921  0.0317   38.0     1.00      1512  0.900
   9    0.0 1.6e-01   1.007       5.93 1.4328e-06  96.981  -2.38e+03  -96.981   0.910  0.0353   38.0     1.00      1701  0.900
  10    0.0 1.4e-01   1.027       5.74 1.3038e-06 112.735  -2.79e+03 -112.735   0.905  0.0219   38.0     1.00      1890  0.900
  11    0.0 1.3e-01   0.978       5.71 1.3461e-06 105.100  -2.55e+03 -105.100   0.889  0.0184   38.0     1.00      2079  0.900
  12    0.0 1.1e-01   1.052       5.66 1.3138e-06 115.716  -2.83e+03 -115.716   0.889  0.0425   38.0     1.00      2268  0.900
  13    0.0 1.0e-01   0.987       5.74 1.3578e-06 117.044  -2.81e+03 -117.044   0.942  0.0201   38.0     1.00      2457  0.900
  14    0.0 9.2e-02   0.998       5.63 1.3391e-06 103.633   -2.5e+03 -103.633   0.910  0.0204   38.0     1.00      2646  0.900
  15    0.0 8.3e-02   1.002       5.56 1.3031e-06 116.484  -2.74e+03 -116.484   0.899  0.0410   38.0     1.00      2835  0.900
  16    0.0 7.4e-02   0.965       5.78 1.3821e-06 110.318   -2.7e+03 -110.318   0.884  0.0282   38.0     1.00      3024  0.900
  17    0.0 6.7e-02   1.036       5.77 1.3269e-06 104.026   -2.6e+03 -104.026   0.894  0.0265   38.0     1.00      3213  0.900
  18    0.0 6.0e-02   0.982       5.59 1.3401e-06 109.177  -2.47e+03 -109.177   0.836  0.0228   38.0     1.00      3402  0.900
  19    0.0 5.4e-02   0.977       5.67 1.3881e-06 106.975  -2.62e+03 -106.975   0.889  0.0289   38.0     1.00      3591  0.900
  20    0.0 4.9e-02   1.021       5.72 1.3488e-06 110.635  -2.66e+03 -110.635   0.910  0.0162   38.0     1.00      3780  0.900
  21    0.0 4.4e-02   1.048       5.85 1.3849e-06 106.931  -2.61e+03 -106.931   0.852  0.0247   38.0     1.00      3969  0.900
  22    0.0 4.0e-02   0.954       5.78 1.2959e-06 136.592  -2.97e+03 -136.592   0.852  0.0295   38.0     1.00      4158  0.900
  23    0.0 3.6e-02   0.952       5.51 1.3032e-06 108.673  -2.63e+03 -108.673   0.857  0.0253   38.0     1.00      4347  0.900
  24    0.0 3.2e-02   1.070       5.69 1.2801e-06 113.752   -2.7e+03 -113.752   0.810  0.0495   38.0     1.00      4536  0.900
  25    0.0 2.9e-02   0.888       5.65 1.3039e-06 131.716  -2.87e+03 -131.716   0.815  0.0361   38.0     1.00      4725  0.900
  26    0.0 2.6e-02   0.968       5.47 1.2706e-06 115.400  -2.64e+03 -115.400   0.815  0.0196   38.0     1.00      4914  0.900
  27    0.0 2.3e-02   1.029       5.49 1.2227e-06 116.509  -2.76e+03 -116.509   0.799  0.0404   38.0     1.00      5103  0.900
  28    0.0 2.2e-02   0.982       5.72 1.283e-06  113.875  -2.72e+03 -113.875   0.825  0.0204   38.0     1.00      5292  0.950
  29    0.0 2.0e-02   0.924       5.68 1.256e-06  118.691  -2.97e+03 -118.691   0.794  0.0303   38.0     1.00      5481  0.900
  30    0.0 1.9e-02   0.954       5.14 1.228e-06   91.608  -2.27e+03  -91.608   0.757  0.0207   38.0     1.00      5670  0.950
  31    0.0 1.8e-02   0.997       5.16 1.2195e-06 108.255  -2.55e+03 -108.255   0.762  0.0180   38.0     1.00      5859  0.950
  32    0.0 1.7e-02   1.041       5.26 1.2578e-06  92.662  -2.35e+03  -92.662   0.688  0.0186   38.0     1.00      6048  0.950
  33    0.0 1.6e-02   1.031       5.35 1.3373e-06  94.880  -2.36e+03  -94.880   0.704  0.0129   38.0     1.00      6237  0.950
  34    0.0 1.5e-02   0.978       5.32 1.256e-06  108.719   -2.7e+03 -108.719   0.794  0.0257   38.0     1.00      6426  0.950
  35    0.0 1.5e-02   0.981       5.30 1.279e-06  105.438  -2.54e+03 -105.438   0.714  0.0190   38.0     1.00      6615  0.950
  36    0.0 1.4e-02   0.983       5.19 1.1778e-06 102.037  -2.51e+03 -102.037   0.704  0.0186   38.0     1.00      6804  0.950
  37    0.0 1.3e-02   1.006       5.21 1.2633e-06 102.161  -2.47e+03 -102.161   0.630  0.0186   38.0     1.00      6993  0.950
  38    0.0 1.3e-02   1.019       5.35 1.271e-06   95.055   -2.2e+03  -95.055   0.630  0.0261   38.0     1.00      7182  0.950
  39    0.0 1.2e-02   0.966       5.16 1.1732e-06 108.682  -2.67e+03 -108.682   0.624  0.0469   38.0     1.00      7371  0.950
  40    0.0 1.1e-02   1.016       4.86 1.1516e-06  87.037  -2.12e+03  -87.037   0.624  0.0181   38.0     1.00      7560  0.950
  41    0.0 1.1e-02   1.041       5.10 1.1811e-06  89.790  -2.22e+03  -89.790   0.561  0.0193   38.0     1.00      7749  0.950
  42    0.0 1.0e-02   0.963       5.06 1.1304e-06 117.136  -2.82e+03 -117.136   0.614  0.0235   38.0     1.00      7938  0.950
  43    0.0 9.7e-03   0.974       4.83 1.0962e-06 105.489  -2.56e+03 -105.489   0.503  0.0312   38.0     1.00      8127  0.950
  44    0.0 9.2e-03   1.030       4.86 1.1304e-06  90.163  -2.26e+03  -90.163   0.487  0.0250   38.0     1.00      8316  0.950
  45    0.0 8.8e-03   0.980       5.17 1.1101e-06 104.193  -2.44e+03 -104.193   0.603  0.0259   38.0     1.00      8505  0.950
  46    0.0 8.3e-03   0.988       4.93 1.1434e-06  88.451  -2.09e+03  -88.451   0.540  0.0307   38.0     1.00      8694  0.950
  47    0.0 7.9e-03   0.963       4.84 1.0817e-06  93.062  -2.29e+03  -93.062   0.492  0.0183   38.0     1.00      8883  0.950
  48    0.0 7.5e-03   0.996       4.63 1.1322e-06  76.843  -1.87e+03  -76.843   0.434  0.0228   38.0     1.00      9072  0.950
  49    0.0 7.1e-03   1.035       4.73 1.1005e-06  84.547  -2.07e+03  -84.547   0.497  0.0176   37.8     1.04      9261  0.950
  50    0.0 6.8e-03   0.980       4.44 1.0476e-06 100.166  -2.33e+03 -100.166   0.434  0.0245   38.0     1.00      9450  0.950
  51    0.0 6.5e-03   0.981       4.21 1.0663e-06  79.684  -1.96e+03  -79.684   0.365  0.0310   37.8     1.04      9639  0.950
  52    0.0 6.1e-03   0.977       3.97 8.9249e-07  87.455   -2.1e+03  -87.455   0.254  0.0135   34.9     1.58      9828  0.950
  53    0.0 5.8e-03   1.000       3.97 6.8777e-07  82.927  -2.06e+03  -82.927   0.339  0.0171   28.4     2.81     10017  0.950
  54    0.0 5.5e-03   0.965       3.98 6.276e-07   88.294  -2.18e+03  -88.294   0.254  0.0190   25.6     3.35     10206  0.950
  55    0.0 5.3e-03   0.998       3.98 5.1689e-07  80.625  -1.97e+03  -80.625   0.296  0.0122   20.8     4.25     10395  0.950
  56    0.0 5.0e-03   0.957       3.76 4.6938e-07  81.106  -1.97e+03  -81.106   0.317  0.0151   17.8     4.82     10584  0.950
  57    0.0 4.7e-03   0.962       3.67 4.3307e-07  83.404  -2.02e+03  -83.404   0.312  0.0223   15.6     5.23     10773  0.950
  58    0.0 4.5e-03   0.982       3.49 4.0896e-07  71.740  -1.76e+03  -71.740   0.254  0.0160   13.6     5.61     10962  0.950
  59    0.0 4.3e-03   0.990       3.47 3.6516e-07  73.102  -1.79e+03  -73.102   0.259  0.0074   11.1     6.09     11151  0.950
  60    0.0 4.1e-03   1.013       3.49 4.2281e-07  69.826  -1.73e+03  -69.826   0.339  0.0156    9.1     6.47     11340  0.950
  61    0.0 3.9e-03   0.995       3.41 3.5958e-07  70.202  -1.73e+03  -70.202   0.397  0.0151    8.2     6.64     11529  0.950
  62    0.0 3.7e-03   1.016       3.51 3.5295e-07  67.902  -1.69e+03  -67.902   0.333  0.0155    7.8     6.71     11718  0.950
  63    0.0 3.5e-03   0.984       3.57 4.1231e-07  72.071  -1.79e+03  -72.071   0.444  0.0144    7.0     6.87     11907  0.950
  64    0.0 3.3e-03   0.960       3.37 3.661e-07   73.335  -1.82e+03  -73.335   0.344  0.0146    7.0     6.86     12096  0.950
  65    0.0 3.1e-03   0.989       3.36 3.0403e-07  75.313  -1.81e+03  -75.313   0.339  0.0138    6.3     6.99     12285  0.950
  66    0.0 3.0e-03   0.974       3.23 3.4792e-07  67.461  -1.65e+03  -67.461   0.349  0.0163    5.7     7.11     12474  0.950
  67    0.0 2.8e-03   0.993       3.10 3.9514e-07  62.635  -1.61e+03  -62.635   0.349  0.0095    5.2     7.21     12663  0.950
  68    0.0 2.7e-03   1.000       3.05 4.1625e-07  59.962  -1.55e+03  -59.962   0.397  0.0048    4.7     7.30     12852  0.950
  69    0.0 2.6e-03   0.980       3.00 3.3659e-07  64.539  -1.61e+03  -64.539   0.354  0.0110    4.5     7.34     13041  0.950
  70    0.0 2.4e-03   0.988       2.96 3.3822e-07  60.931  -1.51e+03  -60.931   0.328  0.0057    4.1     7.41     13230  0.950
  71    0.0 2.3e-03   0.992       3.00 3.5426e-07  58.788  -1.44e+03  -58.788   0.418  0.0066    3.7     7.50     13419  0.950
  72    0.0 2.2e-03   0.998       2.96 3.6447e-07  61.155  -1.55e+03  -61.155   0.328  0.0072    3.6     7.51     13608  0.950
  73    0.0 2.1e-03   0.981       2.90 3.5556e-07  58.605  -1.48e+03  -58.605   0.280  0.0123    3.2     7.59     13797  0.950
  74    0.0 2.0e-03   1.002       2.87 3.6828e-07  57.179  -1.48e+03  -57.179   0.386  0.0037    2.7     7.68     13986  0.950
  75    0.0 1.9e-03   0.996       2.85 3.2758e-07  58.892  -1.48e+03  -58.892   0.444  0.0051    2.5     7.71     14175  0.950
  76    0.0 1.8e-03   0.980       2.86 3.3766e-07  61.880  -1.55e+03  -61.880   0.450  0.0057    2.5     7.71     14364  0.950
  77    0.0 1.7e-03   1.005       2.85 3.3347e-07  59.170  -1.46e+03  -59.170   0.381  0.0070    2.6     7.70     14553  0.950
  78    0.0 1.6e-03   0.982       2.84 3.0769e-07  60.832  -1.49e+03  -60.832   0.397  0.0046    2.4     7.73     14742  0.950
  79    0.0 1.5e-03   0.986       2.79 3.0759e-07  59.426  -1.47e+03  -59.426   0.280  0.0058    2.3     7.75     14931  0.950
  80    0.0 1.5e-03   0.981       2.75 3.0351e-07  58.110  -1.43e+03  -58.110   0.460  0.0082    1.9     7.82     15120  0.950
  81    0.0 1.4e-03   0.997       2.78 3.2368e-07  54.577  -1.38e+03  -54.577   0.349  0.0039    2.0     7.81     15309  0.950
  82    0.0 1.3e-03   0.987       2.76 2.9407e-07  53.494  -1.31e+03  -53.494   0.365  0.0040    1.8     7.85     15498  0.950
  83    0.0 1.2e-03   0.997       2.73 3.0169e-07  55.882  -1.39e+03  -55.882   0.333  0.0029    1.7     7.87     15687  0.950
  84    0.0 1.2e-03   0.988       2.67 3.2866e-07  53.673  -1.38e+03  -53.673   0.307  0.0084    1.5     7.91     15876  0.950
  85    0.0 1.1e-03   0.999       2.64 3.3024e-07  51.903  -1.32e+03  -51.903   0.259  0.0029    1.3     7.95     16065  0.950
  86    0.0 1.1e-03   1.006       2.65 3.191e-07   49.336  -1.24e+03  -49.336   0.238  0.0053    1.1     7.99     16254  0.950
  87    0.0 1.0e-03   0.997       2.66 3.3905e-07  51.105  -1.31e+03  -51.105   0.275  0.0073    1.0     8.00     16443  0.950
  88    0.0 9.7e-04   0.994       2.62 2.9062e-07  54.692  -1.38e+03  -54.692   0.249  0.0052    1.0     8.00     16632  0.950
  89    0.0 9.2e-04   0.998       2.58 2.6882e-07  55.013   -1.4e+03  -55.013   0.280  0.0019    1.0     8.00     16821  0.950
  90    0.0 8.7e-04   0.996       2.58 3.0682e-07  54.358  -1.37e+03  -54.358   0.222  0.0020    1.0     8.00     17010  0.950
  91    0.0 8.3e-04   0.996       2.57 2.7373e-07  55.644  -1.37e+03  -55.644   0.259  0.0031    1.0     8.00     17199  0.950
  92    0.0 7.9e-04   1.001       2.58 2.9606e-07  54.719  -1.35e+03  -54.719   0.243  0.0023    1.0     8.00     17388  0.950
  93    0.0 7.5e-04   0.992       2.56 3.122e-07   53.866  -1.36e+03  -53.866   0.259  0.0051    1.0     8.00     17577  0.950
  94    0.0 7.1e-04   0.999       2.54 3.1087e-07  52.594  -1.33e+03  -52.594   0.190  0.0018    1.0     8.00     17766  0.950
  95    0.0 6.8e-04   0.995       2.55 3.0081e-07  52.664  -1.33e+03  -52.664   0.291  0.0023    1.0     8.00     17955  0.950
  96    0.0 6.4e-04   0.997       2.54 2.9649e-07  53.412  -1.35e+03  -53.412   0.148  0.0046    1.0     8.00     18144  0.950
  97    0.0 5.1e-04   0.996       2.53 2.8352e-07  51.322  -1.29e+03  -51.322   0.101  0.0021    1.0     8.00     18333  0.800
  98    0.0 4.1e-04   0.986       2.52 3.0004e-07  51.407  -1.31e+03  -51.407   0.132  0.0056    1.0     8.00     18522  0.800
  99    0.0 3.3e-04   0.999       2.51 2.9522e-07  50.740  -1.29e+03  -50.740   0.122  0.0019    1.0     8.00     18711  0.800
 100    0.0 2.6e-04   0.997       2.51 2.8938e-07  51.645  -1.32e+03  -51.645   0.074  0.0026    1.0     8.00     18900  0.800
 101    0.0 2.1e-04   0.999       2.50 2.9255e-07  49.558  -1.26e+03  -49.558   0.069  0.0008    1.0     8.00     19089  0.800
 102    0.0 1.7e-04   0.996       2.49 2.9265e-07  49.599  -1.26e+03  -49.599   0.042  0.0016    1.0     8.00     19278  0.800
 103    0.0 1.3e-04   0.999       2.49 2.9244e-07  49.599  -1.26e+03  -49.599   0.021  0.0001    1.0     8.00     19467  0.800
 104    0.0 1.1e-04   1.000       2.49 2.9143e-07  49.656  -1.26e+03  -49.656   0.032  0.0001    1.0     8.00     19656  0.800
 105    0.0 8.6e-05   1.000       2.49 2.9142e-07  49.656  -1.26e+03  -49.656   0.032  0.0001    1.0     8.00     19845  0.800
 106    0.0 6.9e-05   1.000       2.49 2.9142e-07  49.656  -1.26e+03  -49.656   0.011  0.0006    1.0     8.00     20034  0.800
 107    0.0 0.0e+00   0.999       2.49 2.9022e-07  49.656  -1.26e+03  -49.656   0.005  0.0000    1.0     8.00     20223  0.800
## Placement Quench took 0.00 seconds (max_rss 403.8 MiB)

BB estimate of min-dist (placement) wire length: 1659

Completed placement consistency check successfully.

Swaps called: 20274

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 49.6559 ns
Placement estimated setup Worst Negative Slack (sWNS): -49.6559 ns
Placement estimated setup Total Negative Slack (sTNS): -1262.25 ns

Placement estimated setup slack histogram:
[   -5e-08: -4.6e-08) 22 ( 78.6%) |************************************************
[ -4.6e-08: -4.3e-08)  4 ( 14.3%) |*********
[ -4.3e-08: -3.9e-08)  0 (  0.0%) |
[ -3.9e-08: -3.6e-08)  0 (  0.0%) |
[ -3.6e-08: -3.2e-08)  0 (  0.0%) |
[ -3.2e-08: -2.9e-08)  0 (  0.0%) |
[ -2.9e-08: -2.6e-08)  0 (  0.0%) |
[ -2.6e-08: -2.2e-08)  0 (  0.0%) |
[ -2.2e-08: -1.9e-08)  1 (  3.6%) |**
[ -1.9e-08: -1.5e-08)  1 (  3.6%) |**

Placement estimated intra-domain critical path delays (CPDs):
  clk to clk CPD: 49.6559 ns (20.1386 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2058 CPD: 15.2825 ns (65.4345 MHz)
  $auto$clkbufmap.cc:247:execute$2058 to virtual_io_clock CPD: 21.8547 ns (45.7567 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  clk to clk worst setup slack: -49.6559 ns

Placement estimated inter-domain worst setup slacks per constraint:
  virtual_io_clock to $auto$clkbufmap.cc:247:execute$2058 worst setup slack: -15.2825 ns
  $auto$clkbufmap.cc:247:execute$2058 to virtual_io_clock worst setup slack: -21.8547 ns

Placement estimated geomean non-virtual intra-domain period: 49.6559 ns (20.1386 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 49.6559 ns (20.1386 MHz)

Placement cost: 0.999468, bb_cost: 2.48577, td_cost: 2.90326e-07, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 4
  PB-ASSP    implemented as TL-ASSP   : 1
  PB-LOGIC   implemented as TL-LOGIC  : 44
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 107
Placement total # of swap attempts: 20274
	Swaps accepted: 10210 (50.4 %)
	Swaps rejected:  8782 (43.3 %)
	Swaps aborted :  1282 ( 6.3 %)
Placement Quench timing analysis took 0.000201122 seconds (0.000156604 STA, 4.4518e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0232668 seconds (0.0183704 STA, 0.00489647 slack) (109 full updates: 109 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 109 in 0.00163107 sec
Full Max Req/Worst Slack updates 100 in 0.000304348 sec
Incr Max Req/Worst Slack updates 9 in 2.432e-05 sec
Incr Criticality updates 4 in 6.954e-05 sec
Full Criticality updates 105 in 0.00253503 sec
# Placement took 0.53 seconds (max_rss 403.8 MiB, delta_rss +49.2 MiB)

Flow timing analysis took 0.0232668 seconds (0.0183704 STA, 0.00489647 slack) (109 full updates: 109 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 16.94 seconds (max_rss 403.8 MiB)
