<device_list>
    <device package="EFPGA" name="eVega1" family="Vega" core_voltage="0.8V" speedgrade="-1" series="Vega" pin_count="0">
        <resource type="io" label="I/O" num="0"/>
        <resource type="lut" label="LUT6s" num="2592"/>
        <resource type="ff" label="FFs" num="5184"/>
        <resource type="bram" label="36K BRAMs" num="12"/>
        <resource type="dsp" label="DSPs" num="12"/>
        <resource type="carry_length" num="144"/>
        <resource type="clocks" num="16"/>
        <resource type="plls" num="0"/>
        <resource type="hr_io" num="0"/>
        <resource type="hp_io" num="0"/>
        <resource type="soc_io" num="0"/>
        <resource type="usb" num="0"/>
        <resource type="gbe" num="0"/>
        <resource type="ddr" num="0"/>
        <resource type="i2c" num="0"/>
        <resource type="uart" num="0"/>
        <resource type="jtag" num="0"/>
        <resource type="pwm" num="0"/>
        <internal name="v1.6.244" type="tag_version"/>
        <internal type="vpr_arch" file="devices/vega_compact_efpga/vega_vpr.xmle"/>
        <internal name="eVega1" type="device_size"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="devices/vega_compact_efpga/vega_openfpga.xml"/>
        <internal type="bitstream_settings" file="devices/vega_compact_efpga/bitstream_setting.xml"/>
        <internal type="sim_settings" file="devices/vega_compact_efpga/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="devices/vega_compact_efpga/fpga_repack_constraints.xml"/>
        <internal type="ric_model_dir" file="devices/vega_compact_efpga/ric"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="devices/vega_compact_efpga/pin_constraints.xml"/>
        <internal type="pinmap_csv" file=""/>
        <internal name="" type="pb_pin_fixup"/>
        <internal name="synth-rs" type="plugin_lib"/>
        <internal name="synth_rs" type="plugin_func"/>
        <internal name="genesis3" type="technology"/>
        <internal name="RS" type="synth_type"/>
        <internal name="" type="synth_opts"/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra" type="vpr_opts"/>
        <internal name="eVega" type="base_device"/>
    </device>
    <device name="eVegaMini" package="EFPGA" family="Vega" series="Vega" speedgrade="-1" core_voltage="0.8V" pin_count="0">
        <resource type="io" label="I/O" num="0"/>
        <resource type="lut" label="LUT6s" num="288"/>
        <resource type="ff" label="FFs" num="576"/>
        <resource type="bram" label="36K BRAMs" num="0"/>
        <resource type="dsp" label="DSPs" num="0"/>
        <resource type="carry_length" num="48"/>
        <resource type="clocks" num="16"/>
        <resource type="plls" num="0"/>
        <resource type="hr_io" num="0"/>
        <resource type="hp_io" num="0"/>
        <resource type="soc_io" num="0"/>
        <resource type="usb" num="0"/>
        <resource type="gbe" num="0"/>
        <resource type="ddr" num="0"/>
        <resource type="i2c" num="0"/>
        <resource type="uart" num="0"/>
        <resource type="jtag" num="0"/>
        <resource type="pwm" num="0"/>
        <internal name="v1.6.244" type="tag_version"/>
        <internal type="vpr_arch" file="devices/vega_compact_efpga/vega_vpr.xmle"/>
        <internal name="eVegaMini" type="device_size"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="devices/vega_compact_efpga/vega_openfpga.xml"/>
        <internal type="bitstream_settings" file="devices/vega_compact_efpga/bitstream_setting.xml"/>
        <internal type="sim_settings" file="devices/vega_compact_efpga/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="devices/vega_compact_efpga/fpga_repack_constraints.xml"/>
        <internal type="ric_model_dir" file="devices/vega_compact_efpga/ric"/>
        <internal type="fabric_key" file=""/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="devices/vega_compact_efpga/pin_constraints.xml"/>
        <internal type="pinmap_csv" file=""/>
        <internal name="" type="pb_pin_fixup"/>
        <internal name="synth-rs" type="plugin_lib"/>
        <internal name="synth_rs" type="plugin_func"/>
        <internal name="genesis3" type="technology"/>
        <internal name="RS" type="synth_type"/>
        <internal name="" type="synth_opts"/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra" type="vpr_opts"/>
        <internal name="eVega" type="base_device"/>
    </device>
</device_list>
