2018-05-25 09:58:46,205 INFO The file: ./tests\TRS.RTECONFIG.FUNC.003.4\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-05-25 09:58:46,221 INFO The file: ./tests\TRS.RTECONFIG.FUNC.003.4\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-05-25 09:58:46,224 INFO The file: ./tests\TRS.RTECONFIG.FUNC.003.4\rte_config\ExempleEventsConstraints.xml is well-formed
2018-05-25 09:58:46,225 INFO The file: ./tests\TRS.RTECONFIG.FUNC.003.4\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-05-25 09:58:46,226 INFO The file: ./tests\TRS.RTECONFIG.FUNC.003.4\rte_config\ExempleSwcAllocation.xml is well-formed
2018-05-25 09:58:46,226 WARNING The file: ./tests\TRS.RTECONFIG.FUNC.003.4\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-05-25 09:58:46,227 INFO The file: ./tests\TRS.RTECONFIG.FUNC.003.4\rte_config\ExempleEventsConstraints.xml is well-formed
2018-05-25 09:58:46,227 WARNING The file: ./tests\TRS.RTECONFIG.FUNC.003.4\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-05-25 09:58:46,227 INFO The file: ./tests\TRS.RTECONFIG.FUNC.003.4\rte_config\ExempleSwcAllocation.xml is well-formed
2018-05-25 09:58:46,228 INFO The file: ./tests\TRS.RTECONFIG.FUNC.003.4\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
