[{"name":"陳雲潮","email":"mikechen@ieee.org","latestUpdate":"2020-06-05 14:34:43","objective":"1.   Digital System Design Software TooLs\n2.   Difference between Verilog and VHDL \n3.   Concurrent Code and Gate Level Modeling\n4.  Simulation with ModelSim Simulator\n5.  Sequential Code and Data Flow and Behavior Level Modeling \n6.  FPGA Synthesis with Intel Quartus II and DE2_115 \n7.  Simulation with Testbench\n8.  Design of Finite State Machines\n7.  Design of Altera Qsys and NIOS-SoC\n8.  Design of Serial Parallel Multiplier System\n9.  Design of Parallel Multiplier System\n10. Design of FIR Digital Filter","schedule":"Week- 1  Introduction to Digital System Design (9/18)\nWeek- 2  Difference between Verilog and VHDL(9/25)\nWeek- 3  中秋節放假(10/2)\nWeek- 4  國慶放假(10/9)\nWeek- 5  Concurrent Code and Devices Design(10/16)\nWeek- 6  Simulation with ModelSim (10/23)\nWeek- 7  Sequential Code and Devices Design (10/30) \nWeek- 8  Dataflow and Behavioral Modeling (11/6)\nWeek- 9  期中考試 (11/13)\nWeek- 10  FPGA Synthesis with Intel Quartus II (11/20)   \nWeek- 11 HardwareTesting with Pattern Generator and Digital    Analyzer (11/27)　　\nWeek- 12 Package, Function and Procedure for System design (12/4)  \nWeek- 13 Design with State Machines (12/11)\nWeek- 14 Serial Parallel Multiplier System (12/18)\nWeek- 15 Parallel Multiplier System (12/25) \nWeek- 16 開國紀念日放假(1/1) \nWeek- 17 Multiply-Accumulate System and FIR Digital Filter (1/8)      \nWeek- 18 期末考試 (1/15)","scorePolicy":"1. Two Quizes　　    20%\n2. Mid term test　　    20%\n3. Final test　　            20%\n4. Home works　　    40%","materials":"1. Text Book: Circuit Design and Simulation with VHDL 2nd Edition\n       Volnei A.pedroni / The MIT Press 　　2010 \n2. Reference Book: Finite State Machine in Hardware\n       Volnei A.pedroni / The MIT Press 　　2013　　　　\n3. Reference Book: Verilog HDL  2nd Edition      \n       Samir Palnitkar / SunSoft Press　　2003\n4. Lab Book: iLAB-FPGA 數位系統設計摸擬測試與硬體除錯\n       陳雲潮 / 東華書局　　　　　　　　    2016","foreignLanguageTextbooks":true}]
