Classic Timing Analyzer report for data_path
Sun Mar 17 20:02:59 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                        ; To                                                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.958 ns                                       ; pc_sel[0]                                                                                                                   ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 19.451 ns                                      ; exp_r_alu:inst|74273:inst4|15                                                                                               ; d[7]                                                                                                                        ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 20.181 ns                                      ; alu_sel[1]                                                                                                                  ; d[7]                                                                                                                        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.933 ns                                      ; bus_sel[0]                                                                                                                  ; pc_ram:inst2|sw_pc_ar:inst1|ar[6]                                                                                           ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg7 ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a7~porta_memory_reg0 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                             ;                                                                                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ld_reg[2]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ld_reg[4]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ld_reg[3]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ld_reg[1]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                        ; To                                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg0 ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg1 ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a1~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg2 ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a2~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg3 ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a3~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg4 ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a4~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg5 ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a5~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg6 ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a6~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg7 ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a7~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|ar[1]                                                                                           ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|ar[2]                                                                                           ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.265 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.197 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.059 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.058 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.025 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 2.009 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.924 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.838 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.838 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.800 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.709 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|ar[5]                                                                                           ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|ar[4]                                                                                           ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.463 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|ar[3]                                                                                           ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|ar[0]                                                                                           ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|ar[7]                                                                                           ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|ar[6]                                                                                           ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|ar[5]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.071 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|ar[0]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|ar[3]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|ar[1]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.938 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|ar[7]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|ar[4]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|ar[6]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; pc_ram:inst2|sw_pc_ar:inst1|ar[2]                                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.766 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                      ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                          ; To Clock  ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 7.958 ns   ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.872 ns   ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.786 ns   ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.700 ns   ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.684 ns   ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.614 ns   ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.598 ns   ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.593 ns   ; we_rd[0]   ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg      ; CLK       ;
; N/A   ; None         ; 7.528 ns   ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.512 ns   ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.442 ns   ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.426 ns   ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.340 ns   ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.254 ns   ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; CLK       ;
; N/A   ; None         ; 7.168 ns   ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; CLK       ;
; N/A   ; None         ; 6.851 ns   ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; CLK       ;
; N/A   ; None         ; 6.701 ns   ; d[6]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; CLK       ;
; N/A   ; None         ; 6.619 ns   ; d[7]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; CLK       ;
; N/A   ; None         ; 6.577 ns   ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; CLK       ;
; N/A   ; None         ; 6.451 ns   ; d[3]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; CLK       ;
; N/A   ; None         ; 6.324 ns   ; d[4]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; CLK       ;
; N/A   ; None         ; 6.101 ns   ; we_rd[1]   ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg      ; CLK       ;
; N/A   ; None         ; 6.093 ns   ; d[0]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.928 ns   ; d[2]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.816 ns   ; d[5]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.722 ns   ; d[3]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[3]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.655 ns   ; d[1]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.526 ns   ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[0]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.526 ns   ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[1]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.526 ns   ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[2]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.526 ns   ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[3]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.526 ns   ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[4]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.526 ns   ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[5]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.526 ns   ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[6]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.526 ns   ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[7]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.317 ns   ; d[6]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[6]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.297 ns   ; d[4]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[4]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.248 ns   ; d[7]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[7]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.217 ns   ; d[3]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK       ;
; N/A   ; None         ; 5.144 ns   ; d[7]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK       ;
; N/A   ; None         ; 5.087 ns   ; d[5]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[5]                                                                                           ; CLK       ;
; N/A   ; None         ; 5.063 ns   ; d[0]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[0]                                                                                           ; CLK       ;
; N/A   ; None         ; 4.985 ns   ; d[2]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[2]                                                                                           ; CLK       ;
; N/A   ; None         ; 4.983 ns   ; d[0]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK       ;
; N/A   ; None         ; 4.884 ns   ; d[5]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK       ;
; N/A   ; None         ; 4.843 ns   ; d[4]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK       ;
; N/A   ; None         ; 4.843 ns   ; d[6]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK       ;
; N/A   ; None         ; 4.625 ns   ; d[1]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[1]                                                                                           ; CLK       ;
; N/A   ; None         ; 4.597 ns   ; d[1]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK       ;
; N/A   ; None         ; 4.472 ns   ; d[2]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK       ;
; N/A   ; None         ; 3.166 ns   ; d[7]       ; exp_r_alu:inst|74374:inst8|16                                                                                               ; ld_reg[1] ;
; N/A   ; None         ; 3.137 ns   ; d[7]       ; exp_r_alu:inst|74374:inst9|16                                                                                               ; ld_reg[2] ;
; N/A   ; None         ; 3.006 ns   ; d[0]       ; exp_r_alu:inst|74374:inst8|17                                                                                               ; ld_reg[1] ;
; N/A   ; None         ; 2.977 ns   ; d[0]       ; exp_r_alu:inst|74374:inst9|17                                                                                               ; ld_reg[2] ;
; N/A   ; None         ; 2.861 ns   ; d[3]       ; exp_r_alu:inst|74374:inst8|20                                                                                               ; ld_reg[1] ;
; N/A   ; None         ; 2.858 ns   ; d[6]       ; exp_r_alu:inst|74374:inst8|15                                                                                               ; ld_reg[1] ;
; N/A   ; None         ; 2.854 ns   ; d[4]       ; exp_r_alu:inst|74374:inst8|13                                                                                               ; ld_reg[1] ;
; N/A   ; None         ; 2.834 ns   ; d[3]       ; exp_r_alu:inst|74374:inst9|20                                                                                               ; ld_reg[2] ;
; N/A   ; None         ; 2.817 ns   ; d[6]       ; exp_r_alu:inst|74374:inst9|15                                                                                               ; ld_reg[2] ;
; N/A   ; None         ; 2.791 ns   ; d[7]       ; exp_r_alu:inst|74273:inst4|16                                                                                               ; ld_reg[3] ;
; N/A   ; None         ; 2.679 ns   ; d[5]       ; exp_r_alu:inst|74273:inst4|18                                                                                               ; ld_reg[3] ;
; N/A   ; None         ; 2.663 ns   ; d[2]       ; exp_r_alu:inst|74273:inst4|13                                                                                               ; ld_reg[3] ;
; N/A   ; None         ; 2.646 ns   ; d[0]       ; exp_r_alu:inst|74273:inst4|15                                                                                               ; ld_reg[3] ;
; N/A   ; None         ; 2.632 ns   ; d[1]       ; exp_r_alu:inst|74374:inst8|18                                                                                               ; ld_reg[1] ;
; N/A   ; None         ; 2.625 ns   ; d[1]       ; exp_r_alu:inst|74273:inst4|14                                                                                               ; ld_reg[3] ;
; N/A   ; None         ; 2.603 ns   ; d[1]       ; exp_r_alu:inst|74374:inst9|18                                                                                               ; ld_reg[2] ;
; N/A   ; None         ; 2.583 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; CLK       ;
; N/A   ; None         ; 2.571 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; CLK       ;
; N/A   ; None         ; 2.543 ns   ; d[5]       ; exp_r_alu:inst|74374:inst8|14                                                                                               ; ld_reg[1] ;
; N/A   ; None         ; 2.520 ns   ; d[5]       ; exp_r_alu:inst|74374:inst9|14                                                                                               ; ld_reg[2] ;
; N/A   ; None         ; 2.478 ns   ; d[3]       ; exp_r_alu:inst|74273:inst4|12                                                                                               ; ld_reg[3] ;
; N/A   ; None         ; 2.464 ns   ; d[7]       ; exp_r_alu:inst|74374:inst8|16                                                                                               ; CLK       ;
; N/A   ; None         ; 2.462 ns   ; d[6]       ; exp_r_alu:inst|74273:inst4|17                                                                                               ; ld_reg[3] ;
; N/A   ; None         ; 2.449 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; CLK       ;
; N/A   ; None         ; 2.433 ns   ; d[4]       ; exp_r_alu:inst|74374:inst9|13                                                                                               ; ld_reg[2] ;
; N/A   ; None         ; 2.410 ns   ; d[4]       ; exp_r_alu:inst|74273:inst4|19                                                                                               ; ld_reg[3] ;
; N/A   ; None         ; 2.409 ns   ; d[7]       ; exp_r_alu:inst|74374:inst9|16                                                                                               ; CLK       ;
; N/A   ; None         ; 2.304 ns   ; d[0]       ; exp_r_alu:inst|74374:inst8|17                                                                                               ; CLK       ;
; N/A   ; None         ; 2.249 ns   ; d[0]       ; exp_r_alu:inst|74374:inst9|17                                                                                               ; CLK       ;
; N/A   ; None         ; 2.231 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; CLK       ;
; N/A   ; None         ; 2.227 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; CLK       ;
; N/A   ; None         ; 2.182 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; CLK       ;
; N/A   ; None         ; 2.180 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; CLK       ;
; N/A   ; None         ; 2.159 ns   ; d[3]       ; exp_r_alu:inst|74374:inst8|20                                                                                               ; CLK       ;
; N/A   ; None         ; 2.156 ns   ; d[6]       ; exp_r_alu:inst|74374:inst8|15                                                                                               ; CLK       ;
; N/A   ; None         ; 2.152 ns   ; d[4]       ; exp_r_alu:inst|74374:inst8|13                                                                                               ; CLK       ;
; N/A   ; None         ; 2.146 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; CLK       ;
; N/A   ; None         ; 2.134 ns   ; d[2]       ; exp_r_alu:inst|74374:inst8|19                                                                                               ; ld_reg[1] ;
; N/A   ; None         ; 2.106 ns   ; d[3]       ; exp_r_alu:inst|74374:inst9|20                                                                                               ; CLK       ;
; N/A   ; None         ; 2.106 ns   ; d[2]       ; exp_r_alu:inst|74374:inst9|19                                                                                               ; ld_reg[2] ;
; N/A   ; None         ; 2.089 ns   ; d[6]       ; exp_r_alu:inst|74374:inst9|15                                                                                               ; CLK       ;
; N/A   ; None         ; 2.077 ns   ; d[7]       ; exp_r_alu:inst|74273:inst4|16                                                                                               ; CLK       ;
; N/A   ; None         ; 2.073 ns   ; d[7]       ; exp_r_alu:inst|74273:inst3|16                                                                                               ; CLK       ;
; N/A   ; None         ; 2.063 ns   ; d[7]       ; exp_r_alu:inst|74273:inst3|16                                                                                               ; ld_reg[4] ;
; N/A   ; None         ; 1.965 ns   ; d[5]       ; exp_r_alu:inst|74273:inst4|18                                                                                               ; CLK       ;
; N/A   ; None         ; 1.963 ns   ; d[5]       ; exp_r_alu:inst|74273:inst3|18                                                                                               ; CLK       ;
; N/A   ; None         ; 1.953 ns   ; d[5]       ; exp_r_alu:inst|74273:inst3|18                                                                                               ; ld_reg[4] ;
; N/A   ; None         ; 1.949 ns   ; d[2]       ; exp_r_alu:inst|74273:inst4|13                                                                                               ; CLK       ;
; N/A   ; None         ; 1.946 ns   ; d[2]       ; exp_r_alu:inst|74273:inst3|13                                                                                               ; CLK       ;
; N/A   ; None         ; 1.936 ns   ; d[2]       ; exp_r_alu:inst|74273:inst3|13                                                                                               ; ld_reg[4] ;
; N/A   ; None         ; 1.932 ns   ; d[0]       ; exp_r_alu:inst|74273:inst4|15                                                                                               ; CLK       ;
; N/A   ; None         ; 1.930 ns   ; d[1]       ; exp_r_alu:inst|74374:inst8|18                                                                                               ; CLK       ;
; N/A   ; None         ; 1.928 ns   ; d[0]       ; exp_r_alu:inst|74273:inst3|15                                                                                               ; CLK       ;
; N/A   ; None         ; 1.918 ns   ; d[0]       ; exp_r_alu:inst|74273:inst3|15                                                                                               ; ld_reg[4] ;
; N/A   ; None         ; 1.911 ns   ; d[1]       ; exp_r_alu:inst|74273:inst4|14                                                                                               ; CLK       ;
; N/A   ; None         ; 1.906 ns   ; d[1]       ; exp_r_alu:inst|74273:inst3|14                                                                                               ; CLK       ;
; N/A   ; None         ; 1.896 ns   ; d[1]       ; exp_r_alu:inst|74273:inst3|14                                                                                               ; ld_reg[4] ;
; N/A   ; None         ; 1.875 ns   ; d[1]       ; exp_r_alu:inst|74374:inst9|18                                                                                               ; CLK       ;
; N/A   ; None         ; 1.841 ns   ; d[5]       ; exp_r_alu:inst|74374:inst8|14                                                                                               ; CLK       ;
; N/A   ; None         ; 1.792 ns   ; d[5]       ; exp_r_alu:inst|74374:inst9|14                                                                                               ; CLK       ;
; N/A   ; None         ; 1.764 ns   ; d[3]       ; exp_r_alu:inst|74273:inst4|12                                                                                               ; CLK       ;
; N/A   ; None         ; 1.761 ns   ; d[3]       ; exp_r_alu:inst|74273:inst3|12                                                                                               ; CLK       ;
; N/A   ; None         ; 1.751 ns   ; d[3]       ; exp_r_alu:inst|74273:inst3|12                                                                                               ; ld_reg[4] ;
; N/A   ; None         ; 1.748 ns   ; d[6]       ; exp_r_alu:inst|74273:inst4|17                                                                                               ; CLK       ;
; N/A   ; None         ; 1.743 ns   ; d[6]       ; exp_r_alu:inst|74273:inst3|17                                                                                               ; CLK       ;
; N/A   ; None         ; 1.733 ns   ; d[6]       ; exp_r_alu:inst|74273:inst3|17                                                                                               ; ld_reg[4] ;
; N/A   ; None         ; 1.705 ns   ; d[4]       ; exp_r_alu:inst|74374:inst9|13                                                                                               ; CLK       ;
; N/A   ; None         ; 1.696 ns   ; d[4]       ; exp_r_alu:inst|74273:inst4|19                                                                                               ; CLK       ;
; N/A   ; None         ; 1.692 ns   ; d[4]       ; exp_r_alu:inst|74273:inst3|19                                                                                               ; CLK       ;
; N/A   ; None         ; 1.682 ns   ; d[4]       ; exp_r_alu:inst|74273:inst3|19                                                                                               ; ld_reg[4] ;
; N/A   ; None         ; 1.453 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[3]                                                                                           ; CLK       ;
; N/A   ; None         ; 1.451 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[5]                                                                                           ; CLK       ;
; N/A   ; None         ; 1.432 ns   ; d[2]       ; exp_r_alu:inst|74374:inst8|19                                                                                               ; CLK       ;
; N/A   ; None         ; 1.419 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[1]                                                                                           ; CLK       ;
; N/A   ; None         ; 1.378 ns   ; d[2]       ; exp_r_alu:inst|74374:inst9|19                                                                                               ; CLK       ;
; N/A   ; None         ; 1.203 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[2]                                                                                           ; CLK       ;
; N/A   ; None         ; 1.201 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[0]                                                                                           ; CLK       ;
; N/A   ; None         ; 1.200 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[4]                                                                                           ; CLK       ;
; N/A   ; None         ; 1.200 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[7]                                                                                           ; CLK       ;
; N/A   ; None         ; 1.199 ns   ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[6]                                                                                           ; CLK       ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                         ; To   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A                                     ; None                                                ; 19.451 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 18.994 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 18.984 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 18.775 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 18.737 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 18.724 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 18.685 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 18.675 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 18.627 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 18.617 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 18.318 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 18.308 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 18.061 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 18.048 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 18.010 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 18.009 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 17.999 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 17.998 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 17.951 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 17.941 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 17.736 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 17.334 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 17.332 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 17.322 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 17.284 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 17.279 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[5] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 17.277 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 17.269 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 17.073 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 17.022 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[5] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 17.009 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.970 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[5] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.960 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.912 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[5] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.902 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.899 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.875 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[2] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.868 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.865 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.856 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.846 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.820 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[4] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.810 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.618 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[2] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 16.608 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 16.605 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.563 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[4] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 16.550 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.544 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.534 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.511 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[4] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.508 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[2] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.501 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.498 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.490 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg       ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.490 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg0 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.490 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg1 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.490 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg2 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.490 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg3 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.490 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg4 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.490 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg5 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.490 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg6 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.490 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg7 ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.453 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[4] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.443 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.411 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[3] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.401 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.397 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.359 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 16.316 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg       ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.316 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg0 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.316 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg1 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.316 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg2 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.316 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg3 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.316 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg4 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.316 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg5 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.316 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg6 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.316 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg7 ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 16.295 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[5] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 16.292 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg       ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.292 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg0 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.292 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg1 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.292 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg2 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.292 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg3 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.292 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg4 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.292 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg5 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.292 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg6 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.292 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg7 ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.283 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 16.223 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.185 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 16.180 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.170 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 16.154 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[3] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 16.141 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg       ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg0 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg1 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg2 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg3 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg4 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg5 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg6 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.109 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg7 ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.044 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[3] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 16.034 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.891 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[2] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.868 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 15.858 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.836 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[4] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.824 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.738 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.683 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.569 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                ; d[5] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.509 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.485 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.427 ns  ; exp_r_alu:inst|74273:inst4|14                                                                                                ; d[3] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.367 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 15.357 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 15.184 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.141 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                ; d[5] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 15.131 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.110 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                ; d[4] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 15.062 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.046 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg       ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.046 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg0 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.046 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg1 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.046 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg2 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.046 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg3 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.046 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg4 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.046 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg5 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.046 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg6 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.046 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg7 ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.024 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                ; d[7] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.954 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg       ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.954 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg0 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.954 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg1 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.954 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg2 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.954 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg3 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.954 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg4 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.954 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg5 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.954 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg6 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.954 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg7 ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.771 ns  ; exp_r_alu:inst|74273:inst4|18                                                                                                ; d[5] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.725 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.691 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                ; d[6] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.682 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                ; d[4] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.681 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                ; d[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.672 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.657 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[2] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.627 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                ; d[5] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.624 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.617 ns  ; exp_r_alu:inst|74273:inst3|18                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.582 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg       ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.582 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg0 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.582 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg1 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.582 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg2 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.582 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg3 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.582 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg4 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.582 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg5 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.582 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg6 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.582 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg7 ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.549 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                ; d[5] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.539 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.470 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                ; d[5] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.457 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg       ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.457 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg0 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.457 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg1 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.457 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg2 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.457 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg3 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.457 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg4 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.457 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg5 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.457 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg6 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.457 ns  ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_address_reg7 ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.348 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                ; d[6] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 14.255 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.238 ns  ; exp_r_alu:inst|74374:inst8|14                                                                                                ; d[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.173 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[3] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.163 ns  ; exp_r_alu:inst|74273:inst3|13                                                                                                ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.123 ns  ; exp_r_alu:inst|74374:inst8|16                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.085 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                ; d[4] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.082 ns  ; exp_r_alu:inst|74374:inst8|13                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.075 ns  ; exp_r_alu:inst|74273:inst3|19                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.064 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                ; d[3] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 14.058 ns  ; exp_r_alu:inst|74273:inst4|17                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.054 ns  ; exp_r_alu:inst|74273:inst3|12                                                                                                ; d[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.011 ns  ; exp_r_alu:inst|74273:inst4|12                                                                                                ; d[4] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 13.965 ns  ; exp_r_alu:inst|74273:inst4|13                                                                                                ; d[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.943 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[1] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 13.916 ns  ; exp_r_alu:inst|74273:inst4|15                                                                                                ; d[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.838 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                ; d[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.830 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[1] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.822 ns  ; exp_r_alu:inst|74273:inst3|17                                                                                                ; d[7] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.820 ns  ; exp_r_alu:inst|74273:inst3|15                                                                                                ; d[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.812 ns  ; exp_r_alu:inst|74273:inst3|17                                                                                                ; d[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.541 ns  ; exp_r_alu:inst|74273:inst4|19                                                                                                ; d[5] ; ld_reg[3]  ;
; N/A                                     ; None                                                ; 13.536 ns  ; exp_r_alu:inst|74374:inst8|14                                                                                                ; d[5] ; ld_reg[1]  ;
; N/A                                     ; None                                                ; 13.518 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[1] ; ld_reg[4]  ;
; N/A                                     ; None                                                ; 13.508 ns  ; exp_r_alu:inst|74273:inst3|14                                                                                                ; d[1] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                              ;      ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To   ;
+-------+-------------------+-----------------+------------+------+
; N/A   ; None              ; 20.181 ns       ; alu_sel[1] ; d[7] ;
; N/A   ; None              ; 19.505 ns       ; alu_sel[1] ; d[6] ;
; N/A   ; None              ; 18.768 ns       ; alu_sel[4] ; d[7] ;
; N/A   ; None              ; 18.466 ns       ; alu_sel[1] ; d[5] ;
; N/A   ; None              ; 18.092 ns       ; alu_sel[4] ; d[6] ;
; N/A   ; None              ; 18.062 ns       ; alu_sel[1] ; d[2] ;
; N/A   ; None              ; 18.007 ns       ; alu_sel[1] ; d[4] ;
; N/A   ; None              ; 17.598 ns       ; alu_sel[1] ; d[3] ;
; N/A   ; None              ; 17.131 ns       ; we_rd[0]   ; d[5] ;
; N/A   ; None              ; 17.053 ns       ; alu_sel[4] ; d[5] ;
; N/A   ; None              ; 16.706 ns       ; we_rd[0]   ; d[4] ;
; N/A   ; None              ; 16.649 ns       ; alu_sel[4] ; d[2] ;
; N/A   ; None              ; 16.594 ns       ; alu_sel[4] ; d[4] ;
; N/A   ; None              ; 16.277 ns       ; we_rd[0]   ; d[7] ;
; N/A   ; None              ; 16.185 ns       ; alu_sel[4] ; d[3] ;
; N/A   ; None              ; 16.085 ns       ; bus_sel[2] ; d[7] ;
; N/A   ; None              ; 16.074 ns       ; we_rd[0]   ; d[6] ;
; N/A   ; None              ; 15.988 ns       ; alu_sel[3] ; d[7] ;
; N/A   ; None              ; 15.920 ns       ; bus_sel[4] ; d[5] ;
; N/A   ; None              ; 15.770 ns       ; alu_sel[2] ; d[7] ;
; N/A   ; None              ; 15.716 ns       ; bus_sel[2] ; d[5] ;
; N/A   ; None              ; 15.561 ns       ; bus_sel[2] ; d[4] ;
; N/A   ; None              ; 15.473 ns       ; alu_sel[0] ; d[7] ;
; N/A   ; None              ; 15.384 ns       ; alu_sel[1] ; d[1] ;
; N/A   ; None              ; 15.378 ns       ; bus_sel[4] ; d[7] ;
; N/A   ; None              ; 15.348 ns       ; we_rd[0]   ; d[0] ;
; N/A   ; None              ; 15.312 ns       ; alu_sel[3] ; d[6] ;
; N/A   ; None              ; 15.267 ns       ; we_rd[0]   ; d[3] ;
; N/A   ; None              ; 15.176 ns       ; k[5]       ; d[5] ;
; N/A   ; None              ; 15.176 ns       ; bus_sel[2] ; d[6] ;
; N/A   ; None              ; 15.149 ns       ; k[3]       ; d[3] ;
; N/A   ; None              ; 15.094 ns       ; alu_sel[2] ; d[6] ;
; N/A   ; None              ; 15.079 ns       ; k[7]       ; d[7] ;
; N/A   ; None              ; 15.073 ns       ; bus_sel[2] ; d[3] ;
; N/A   ; None              ; 15.037 ns       ; bus_sel[4] ; d[3] ;
; N/A   ; None              ; 15.036 ns       ; bus_sel[2] ; d[0] ;
; N/A   ; None              ; 15.009 ns       ; we_rd[0]   ; d[1] ;
; N/A   ; None              ; 14.910 ns       ; alu_sel[1] ; d[0] ;
; N/A   ; None              ; 14.797 ns       ; alu_sel[0] ; d[6] ;
; N/A   ; None              ; 14.698 ns       ; bus_sel[2] ; d[1] ;
; N/A   ; None              ; 14.692 ns       ; we_rd[0]   ; d[2] ;
; N/A   ; None              ; 14.273 ns       ; alu_sel[3] ; d[5] ;
; N/A   ; None              ; 14.249 ns       ; alu_sel[5] ; d[2] ;
; N/A   ; None              ; 14.243 ns       ; alu_sel[5] ; d[1] ;
; N/A   ; None              ; 14.100 ns       ; bus_sel[3] ; d[7] ;
; N/A   ; None              ; 14.055 ns       ; alu_sel[2] ; d[5] ;
; N/A   ; None              ; 14.014 ns       ; bus_sel[4] ; d[0] ;
; N/A   ; None              ; 13.973 ns       ; alu_sel[4] ; d[1] ;
; N/A   ; None              ; 13.973 ns       ; k[0]       ; d[0] ;
; N/A   ; None              ; 13.877 ns       ; alu_sel[5] ; d[7] ;
; N/A   ; None              ; 13.869 ns       ; alu_sel[3] ; d[2] ;
; N/A   ; None              ; 13.858 ns       ; bus_sel[2] ; d[2] ;
; N/A   ; None              ; 13.847 ns       ; alu_sel[5] ; d[0] ;
; N/A   ; None              ; 13.814 ns       ; alu_sel[3] ; d[4] ;
; N/A   ; None              ; 13.758 ns       ; alu_sel[0] ; d[5] ;
; N/A   ; None              ; 13.738 ns       ; bus_sel[3] ; d[5] ;
; N/A   ; None              ; 13.702 ns       ; alu_sel[5] ; d[3] ;
; N/A   ; None              ; 13.651 ns       ; alu_sel[2] ; d[2] ;
; N/A   ; None              ; 13.637 ns       ; alu_sel[5] ; d[5] ;
; N/A   ; None              ; 13.622 ns       ; k[1]       ; d[1] ;
; N/A   ; None              ; 13.607 ns       ; bus_sel[4] ; d[2] ;
; N/A   ; None              ; 13.596 ns       ; alu_sel[2] ; d[4] ;
; N/A   ; None              ; 13.535 ns       ; bus_sel[4] ; d[4] ;
; N/A   ; None              ; 13.535 ns       ; bus_sel[4] ; d[6] ;
; N/A   ; None              ; 13.507 ns       ; bus_sel[4] ; d[1] ;
; N/A   ; None              ; 13.405 ns       ; alu_sel[3] ; d[3] ;
; N/A   ; None              ; 13.354 ns       ; alu_sel[0] ; d[2] ;
; N/A   ; None              ; 13.299 ns       ; alu_sel[0] ; d[4] ;
; N/A   ; None              ; 13.253 ns       ; bus_sel[3] ; d[4] ;
; N/A   ; None              ; 13.249 ns       ; alu_sel[4] ; d[0] ;
; N/A   ; None              ; 13.198 ns       ; alu_sel[5] ; d[6] ;
; N/A   ; None              ; 13.187 ns       ; alu_sel[2] ; d[3] ;
; N/A   ; None              ; 13.177 ns       ; alu_sel[5] ; d[4] ;
; N/A   ; None              ; 13.123 ns       ; bus_sel[3] ; d[0] ;
; N/A   ; None              ; 13.097 ns       ; bus_sel[3] ; d[1] ;
; N/A   ; None              ; 12.890 ns       ; alu_sel[0] ; d[3] ;
; N/A   ; None              ; 12.767 ns       ; k[4]       ; d[4] ;
; N/A   ; None              ; 12.694 ns       ; k[6]       ; d[6] ;
; N/A   ; None              ; 12.570 ns       ; bus_sel[3] ; d[3] ;
; N/A   ; None              ; 12.554 ns       ; bus_sel[3] ; d[2] ;
; N/A   ; None              ; 12.482 ns       ; bus_sel[3] ; d[6] ;
; N/A   ; None              ; 12.369 ns       ; k[2]       ; d[2] ;
; N/A   ; None              ; 12.111 ns       ; bus_sel[0] ; d[5] ;
; N/A   ; None              ; 11.576 ns       ; bus_sel[0] ; d[7] ;
; N/A   ; None              ; 11.232 ns       ; bus_sel[0] ; d[3] ;
; N/A   ; None              ; 10.815 ns       ; alu_sel[2] ; d[1] ;
; N/A   ; None              ; 10.676 ns       ; alu_sel[0] ; d[1] ;
; N/A   ; None              ; 10.512 ns       ; alu_sel[3] ; d[1] ;
; N/A   ; None              ; 10.202 ns       ; alu_sel[0] ; d[0] ;
; N/A   ; None              ; 10.074 ns       ; alu_sel[2] ; d[0] ;
; N/A   ; None              ; 9.913 ns        ; bus_sel[0] ; d[2] ;
; N/A   ; None              ; 9.841 ns        ; bus_sel[0] ; d[0] ;
; N/A   ; None              ; 9.841 ns        ; bus_sel[0] ; d[4] ;
; N/A   ; None              ; 9.841 ns        ; bus_sel[0] ; d[6] ;
; N/A   ; None              ; 9.813 ns        ; bus_sel[0] ; d[1] ;
; N/A   ; None              ; 9.579 ns        ; alu_sel[3] ; d[0] ;
; N/A   ; None              ; 9.169 ns        ; bus_sel[1] ; d[2] ;
; N/A   ; None              ; 9.107 ns        ; bus_sel[1] ; d[3] ;
; N/A   ; None              ; 9.097 ns        ; bus_sel[1] ; d[4] ;
; N/A   ; None              ; 9.097 ns        ; bus_sel[1] ; d[6] ;
; N/A   ; None              ; 8.860 ns        ; bus_sel[1] ; d[0] ;
; N/A   ; None              ; 8.850 ns        ; bus_sel[1] ; d[1] ;
; N/A   ; None              ; 8.744 ns        ; bus_sel[1] ; d[5] ;
; N/A   ; None              ; 8.744 ns        ; bus_sel[1] ; d[7] ;
+-------+-------------------+-----------------+------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                             ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                          ; To Clock  ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; -0.933 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[6]                                                                                           ; CLK       ;
; N/A           ; None        ; -0.934 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[4]                                                                                           ; CLK       ;
; N/A           ; None        ; -0.934 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[7]                                                                                           ; CLK       ;
; N/A           ; None        ; -0.935 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[0]                                                                                           ; CLK       ;
; N/A           ; None        ; -0.937 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[2]                                                                                           ; CLK       ;
; N/A           ; None        ; -1.112 ns ; d[2]       ; exp_r_alu:inst|74374:inst9|19                                                                                               ; CLK       ;
; N/A           ; None        ; -1.153 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[1]                                                                                           ; CLK       ;
; N/A           ; None        ; -1.166 ns ; d[2]       ; exp_r_alu:inst|74374:inst8|19                                                                                               ; CLK       ;
; N/A           ; None        ; -1.185 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[5]                                                                                           ; CLK       ;
; N/A           ; None        ; -1.187 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|ar[3]                                                                                           ; CLK       ;
; N/A           ; None        ; -1.416 ns ; d[4]       ; exp_r_alu:inst|74273:inst3|19                                                                                               ; ld_reg[4] ;
; N/A           ; None        ; -1.426 ns ; d[4]       ; exp_r_alu:inst|74273:inst3|19                                                                                               ; CLK       ;
; N/A           ; None        ; -1.430 ns ; d[4]       ; exp_r_alu:inst|74273:inst4|19                                                                                               ; CLK       ;
; N/A           ; None        ; -1.439 ns ; d[4]       ; exp_r_alu:inst|74374:inst9|13                                                                                               ; CLK       ;
; N/A           ; None        ; -1.467 ns ; d[6]       ; exp_r_alu:inst|74273:inst3|17                                                                                               ; ld_reg[4] ;
; N/A           ; None        ; -1.477 ns ; d[6]       ; exp_r_alu:inst|74273:inst3|17                                                                                               ; CLK       ;
; N/A           ; None        ; -1.482 ns ; d[6]       ; exp_r_alu:inst|74273:inst4|17                                                                                               ; CLK       ;
; N/A           ; None        ; -1.485 ns ; d[3]       ; exp_r_alu:inst|74273:inst3|12                                                                                               ; ld_reg[4] ;
; N/A           ; None        ; -1.495 ns ; d[3]       ; exp_r_alu:inst|74273:inst3|12                                                                                               ; CLK       ;
; N/A           ; None        ; -1.498 ns ; d[3]       ; exp_r_alu:inst|74273:inst4|12                                                                                               ; CLK       ;
; N/A           ; None        ; -1.526 ns ; d[5]       ; exp_r_alu:inst|74374:inst9|14                                                                                               ; CLK       ;
; N/A           ; None        ; -1.575 ns ; d[5]       ; exp_r_alu:inst|74374:inst8|14                                                                                               ; CLK       ;
; N/A           ; None        ; -1.609 ns ; d[1]       ; exp_r_alu:inst|74374:inst9|18                                                                                               ; CLK       ;
; N/A           ; None        ; -1.630 ns ; d[1]       ; exp_r_alu:inst|74273:inst3|14                                                                                               ; ld_reg[4] ;
; N/A           ; None        ; -1.640 ns ; d[1]       ; exp_r_alu:inst|74273:inst3|14                                                                                               ; CLK       ;
; N/A           ; None        ; -1.645 ns ; d[1]       ; exp_r_alu:inst|74273:inst4|14                                                                                               ; CLK       ;
; N/A           ; None        ; -1.652 ns ; d[0]       ; exp_r_alu:inst|74273:inst3|15                                                                                               ; ld_reg[4] ;
; N/A           ; None        ; -1.662 ns ; d[0]       ; exp_r_alu:inst|74273:inst3|15                                                                                               ; CLK       ;
; N/A           ; None        ; -1.664 ns ; d[1]       ; exp_r_alu:inst|74374:inst8|18                                                                                               ; CLK       ;
; N/A           ; None        ; -1.666 ns ; d[0]       ; exp_r_alu:inst|74273:inst4|15                                                                                               ; CLK       ;
; N/A           ; None        ; -1.670 ns ; d[2]       ; exp_r_alu:inst|74273:inst3|13                                                                                               ; ld_reg[4] ;
; N/A           ; None        ; -1.680 ns ; d[2]       ; exp_r_alu:inst|74273:inst3|13                                                                                               ; CLK       ;
; N/A           ; None        ; -1.683 ns ; d[2]       ; exp_r_alu:inst|74273:inst4|13                                                                                               ; CLK       ;
; N/A           ; None        ; -1.687 ns ; d[5]       ; exp_r_alu:inst|74273:inst3|18                                                                                               ; ld_reg[4] ;
; N/A           ; None        ; -1.697 ns ; d[5]       ; exp_r_alu:inst|74273:inst3|18                                                                                               ; CLK       ;
; N/A           ; None        ; -1.699 ns ; d[5]       ; exp_r_alu:inst|74273:inst4|18                                                                                               ; CLK       ;
; N/A           ; None        ; -1.797 ns ; d[7]       ; exp_r_alu:inst|74273:inst3|16                                                                                               ; ld_reg[4] ;
; N/A           ; None        ; -1.807 ns ; d[7]       ; exp_r_alu:inst|74273:inst3|16                                                                                               ; CLK       ;
; N/A           ; None        ; -1.811 ns ; d[7]       ; exp_r_alu:inst|74273:inst4|16                                                                                               ; CLK       ;
; N/A           ; None        ; -1.823 ns ; d[6]       ; exp_r_alu:inst|74374:inst9|15                                                                                               ; CLK       ;
; N/A           ; None        ; -1.840 ns ; d[3]       ; exp_r_alu:inst|74374:inst9|20                                                                                               ; CLK       ;
; N/A           ; None        ; -1.840 ns ; d[2]       ; exp_r_alu:inst|74374:inst9|19                                                                                               ; ld_reg[2] ;
; N/A           ; None        ; -1.868 ns ; d[2]       ; exp_r_alu:inst|74374:inst8|19                                                                                               ; ld_reg[1] ;
; N/A           ; None        ; -1.880 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; CLK       ;
; N/A           ; None        ; -1.886 ns ; d[4]       ; exp_r_alu:inst|74374:inst8|13                                                                                               ; CLK       ;
; N/A           ; None        ; -1.890 ns ; d[6]       ; exp_r_alu:inst|74374:inst8|15                                                                                               ; CLK       ;
; N/A           ; None        ; -1.893 ns ; d[3]       ; exp_r_alu:inst|74374:inst8|20                                                                                               ; CLK       ;
; N/A           ; None        ; -1.914 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; CLK       ;
; N/A           ; None        ; -1.916 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; CLK       ;
; N/A           ; None        ; -1.961 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; CLK       ;
; N/A           ; None        ; -1.965 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; CLK       ;
; N/A           ; None        ; -1.983 ns ; d[0]       ; exp_r_alu:inst|74374:inst9|17                                                                                               ; CLK       ;
; N/A           ; None        ; -2.038 ns ; d[0]       ; exp_r_alu:inst|74374:inst8|17                                                                                               ; CLK       ;
; N/A           ; None        ; -2.143 ns ; d[7]       ; exp_r_alu:inst|74374:inst9|16                                                                                               ; CLK       ;
; N/A           ; None        ; -2.144 ns ; d[4]       ; exp_r_alu:inst|74273:inst4|19                                                                                               ; ld_reg[3] ;
; N/A           ; None        ; -2.167 ns ; d[4]       ; exp_r_alu:inst|74374:inst9|13                                                                                               ; ld_reg[2] ;
; N/A           ; None        ; -2.183 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; CLK       ;
; N/A           ; None        ; -2.196 ns ; d[6]       ; exp_r_alu:inst|74273:inst4|17                                                                                               ; ld_reg[3] ;
; N/A           ; None        ; -2.198 ns ; d[7]       ; exp_r_alu:inst|74374:inst8|16                                                                                               ; CLK       ;
; N/A           ; None        ; -2.212 ns ; d[3]       ; exp_r_alu:inst|74273:inst4|12                                                                                               ; ld_reg[3] ;
; N/A           ; None        ; -2.254 ns ; d[5]       ; exp_r_alu:inst|74374:inst9|14                                                                                               ; ld_reg[2] ;
; N/A           ; None        ; -2.277 ns ; d[5]       ; exp_r_alu:inst|74374:inst8|14                                                                                               ; ld_reg[1] ;
; N/A           ; None        ; -2.305 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; CLK       ;
; N/A           ; None        ; -2.317 ns ; bus_sel[0] ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; CLK       ;
; N/A           ; None        ; -2.337 ns ; d[1]       ; exp_r_alu:inst|74374:inst9|18                                                                                               ; ld_reg[2] ;
; N/A           ; None        ; -2.359 ns ; d[1]       ; exp_r_alu:inst|74273:inst4|14                                                                                               ; ld_reg[3] ;
; N/A           ; None        ; -2.366 ns ; d[1]       ; exp_r_alu:inst|74374:inst8|18                                                                                               ; ld_reg[1] ;
; N/A           ; None        ; -2.380 ns ; d[0]       ; exp_r_alu:inst|74273:inst4|15                                                                                               ; ld_reg[3] ;
; N/A           ; None        ; -2.397 ns ; d[2]       ; exp_r_alu:inst|74273:inst4|13                                                                                               ; ld_reg[3] ;
; N/A           ; None        ; -2.413 ns ; d[5]       ; exp_r_alu:inst|74273:inst4|18                                                                                               ; ld_reg[3] ;
; N/A           ; None        ; -2.525 ns ; d[7]       ; exp_r_alu:inst|74273:inst4|16                                                                                               ; ld_reg[3] ;
; N/A           ; None        ; -2.551 ns ; d[6]       ; exp_r_alu:inst|74374:inst9|15                                                                                               ; ld_reg[2] ;
; N/A           ; None        ; -2.568 ns ; d[3]       ; exp_r_alu:inst|74374:inst9|20                                                                                               ; ld_reg[2] ;
; N/A           ; None        ; -2.588 ns ; d[4]       ; exp_r_alu:inst|74374:inst8|13                                                                                               ; ld_reg[1] ;
; N/A           ; None        ; -2.592 ns ; d[6]       ; exp_r_alu:inst|74374:inst8|15                                                                                               ; ld_reg[1] ;
; N/A           ; None        ; -2.595 ns ; d[3]       ; exp_r_alu:inst|74374:inst8|20                                                                                               ; ld_reg[1] ;
; N/A           ; None        ; -2.711 ns ; d[0]       ; exp_r_alu:inst|74374:inst9|17                                                                                               ; ld_reg[2] ;
; N/A           ; None        ; -2.740 ns ; d[0]       ; exp_r_alu:inst|74374:inst8|17                                                                                               ; ld_reg[1] ;
; N/A           ; None        ; -2.871 ns ; d[7]       ; exp_r_alu:inst|74374:inst9|16                                                                                               ; ld_reg[2] ;
; N/A           ; None        ; -2.900 ns ; d[7]       ; exp_r_alu:inst|74374:inst8|16                                                                                               ; ld_reg[1] ;
; N/A           ; None        ; -4.159 ns ; d[2]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK       ;
; N/A           ; None        ; -4.284 ns ; d[1]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK       ;
; N/A           ; None        ; -4.359 ns ; d[1]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[1]                                                                                           ; CLK       ;
; N/A           ; None        ; -4.530 ns ; d[4]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK       ;
; N/A           ; None        ; -4.530 ns ; d[6]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK       ;
; N/A           ; None        ; -4.571 ns ; d[5]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK       ;
; N/A           ; None        ; -4.670 ns ; d[0]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK       ;
; N/A           ; None        ; -4.719 ns ; d[2]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[2]                                                                                           ; CLK       ;
; N/A           ; None        ; -4.797 ns ; d[0]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[0]                                                                                           ; CLK       ;
; N/A           ; None        ; -4.821 ns ; d[5]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[5]                                                                                           ; CLK       ;
; N/A           ; None        ; -4.831 ns ; d[7]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK       ;
; N/A           ; None        ; -4.904 ns ; d[3]       ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK       ;
; N/A           ; None        ; -4.982 ns ; d[7]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[7]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.031 ns ; d[4]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[4]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.051 ns ; d[6]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[6]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.260 ns ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[0]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.260 ns ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[1]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.260 ns ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[2]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.260 ns ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[3]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.260 ns ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[4]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.260 ns ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[5]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.260 ns ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[6]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.260 ns ; ld_reg[0]  ; pc_ram:inst2|sw_pc_ar:inst1|ar[7]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.389 ns ; d[1]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.456 ns ; d[3]       ; pc_ram:inst2|sw_pc_ar:inst1|ar[3]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.550 ns ; d[5]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.662 ns ; d[2]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; CLK       ;
; N/A           ; None        ; -5.788 ns ; we_rd[1]   ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg      ; CLK       ;
; N/A           ; None        ; -5.827 ns ; d[0]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.058 ns ; d[4]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.185 ns ; d[3]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.299 ns ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.299 ns ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.299 ns ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.299 ns ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.299 ns ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.299 ns ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.299 ns ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.299 ns ; pc_sel[1]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.353 ns ; d[7]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.435 ns ; d[6]       ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.569 ns ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[7]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.569 ns ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[6]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.569 ns ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[5]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.569 ns ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[4]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.569 ns ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[3]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.569 ns ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[2]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.569 ns ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[1]                                                                                           ; CLK       ;
; N/A           ; None        ; -6.569 ns ; pc_sel[0]  ; pc_ram:inst2|sw_pc_ar:inst1|pc[0]                                                                                           ; CLK       ;
; N/A           ; None        ; -7.280 ns ; we_rd[0]   ; pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_we_reg      ; CLK       ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 17 20:02:58 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off data_path -c data_path --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "ld_reg[2]" is an undefined clock
    Info: Assuming node "ld_reg[4]" is an undefined clock
    Info: Assuming node "ld_reg[3]" is an undefined clock
    Info: Assuming node "ld_reg[1]" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "exp_r_alu:inst|inst24" as buffer
    Info: Detected gated clock "exp_r_alu:inst|inst6" as buffer
    Info: Detected gated clock "exp_r_alu:inst|inst11" as buffer
    Info: Detected gated clock "exp_r_alu:inst|inst5" as buffer
Info: Clock "CLK" Internal fmax is restricted to 163.03 MHz between source memory "pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y8; Fanout = 1; MEM Node = 'pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X23_Y8; Fanout = 0; MEM Node = 'pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "CLK" to destination memory is 2.828 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.770 ns) + CELL(0.815 ns) = 2.828 ns; Loc. = M4K_X23_Y8; Fanout = 0; MEM Node = 'pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.915 ns ( 67.72 % )
                Info: Total interconnect delay = 0.913 ns ( 32.28 % )
            Info: - Longest clock path from clock "CLK" to source memory is 2.847 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.847 ns; Loc. = M4K_X23_Y8; Fanout = 1; MEM Node = 'pc_ram:inst2|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_vs91:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.934 ns ( 67.93 % )
                Info: Total interconnect delay = 0.913 ns ( 32.07 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: No valid register-to-register data paths exist for clock "ld_reg[2]"
Info: No valid register-to-register data paths exist for clock "ld_reg[4]"
Info: No valid register-to-register data paths exist for clock "ld_reg[3]"
Info: No valid register-to-register data paths exist for clock "ld_reg[1]"
Info: tsu for register "pc_ram:inst2|sw_pc_ar:inst1|pc[7]" (data pin = "pc_sel[0]", clock pin = "CLK") is 7.958 ns
    Info: + Longest pin to register delay is 10.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 2; PIN Node = 'pc_sel[0]'
        Info: 2: + IC(6.201 ns) + CELL(0.651 ns) = 7.806 ns; Loc. = LCCOMB_X26_Y8_N8; Fanout = 2; COMB Node = 'pc_ram:inst2|sw_pc_ar:inst1|process_1~1'
        Info: 3: + IC(1.076 ns) + CELL(0.735 ns) = 9.617 ns; Loc. = LCCOMB_X22_Y8_N14; Fanout = 2; COMB Node = 'pc_ram:inst2|sw_pc_ar:inst1|pc[0]~25'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 9.703 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 2; COMB Node = 'pc_ram:inst2|sw_pc_ar:inst1|pc[1]~27'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 9.789 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 2; COMB Node = 'pc_ram:inst2|sw_pc_ar:inst1|pc[2]~29'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 9.875 ns; Loc. = LCCOMB_X22_Y8_N20; Fanout = 2; COMB Node = 'pc_ram:inst2|sw_pc_ar:inst1|pc[3]~31'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 9.961 ns; Loc. = LCCOMB_X22_Y8_N22; Fanout = 2; COMB Node = 'pc_ram:inst2|sw_pc_ar:inst1|pc[4]~33'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 10.047 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 2; COMB Node = 'pc_ram:inst2|sw_pc_ar:inst1|pc[5]~35'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.133 ns; Loc. = LCCOMB_X22_Y8_N26; Fanout = 1; COMB Node = 'pc_ram:inst2|sw_pc_ar:inst1|pc[6]~37'
        Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 10.639 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 1; COMB Node = 'pc_ram:inst2|sw_pc_ar:inst1|pc[7]~38'
        Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 10.747 ns; Loc. = LCFF_X22_Y8_N29; Fanout = 3; REG Node = 'pc_ram:inst2|sw_pc_ar:inst1|pc[7]'
        Info: Total cell delay = 3.470 ns ( 32.29 % )
        Info: Total interconnect delay = 7.277 ns ( 67.71 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.749 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X22_Y8_N29; Fanout = 3; REG Node = 'pc_ram:inst2|sw_pc_ar:inst1|pc[7]'
        Info: Total cell delay = 1.766 ns ( 64.24 % )
        Info: Total interconnect delay = 0.983 ns ( 35.76 % )
Info: tco from clock "CLK" to destination pin "d[7]" through register "exp_r_alu:inst|74273:inst4|15" is 19.451 ns
    Info: + Longest clock path from clock "CLK" to source register is 5.624 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(2.113 ns) + CELL(0.206 ns) = 3.419 ns; Loc. = LCCOMB_X27_Y7_N30; Fanout = 1; COMB Node = 'exp_r_alu:inst|inst6'
        Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 4.107 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'exp_r_alu:inst|inst6~clkctrl'
        Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 5.624 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 2; REG Node = 'exp_r_alu:inst|74273:inst4|15'
        Info: Total cell delay = 1.972 ns ( 35.06 % )
        Info: Total interconnect delay = 3.652 ns ( 64.94 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 13.523 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 2; REG Node = 'exp_r_alu:inst|74273:inst4|15'
        Info: 2: + IC(0.730 ns) + CELL(0.589 ns) = 1.319 ns; Loc. = LCCOMB_X22_Y9_N28; Fanout = 3; COMB Node = 'exp_r_alu:inst|74181:inst2|46~0'
        Info: 3: + IC(1.456 ns) + CELL(0.370 ns) = 3.145 ns; Loc. = LCCOMB_X21_Y8_N24; Fanout = 2; COMB Node = 'exp_r_alu:inst|74181:inst2|78~0'
        Info: 4: + IC(0.387 ns) + CELL(0.370 ns) = 3.902 ns; Loc. = LCCOMB_X21_Y8_N2; Fanout = 1; COMB Node = 'exp_r_alu:inst|74181:inst2|78~1'
        Info: 5: + IC(1.066 ns) + CELL(0.370 ns) = 5.338 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 3; COMB Node = 'exp_r_alu:inst|74181:inst2|78~2'
        Info: 6: + IC(0.747 ns) + CELL(0.651 ns) = 6.736 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 2; COMB Node = 'exp_r_alu:inst|74181:inst1|74~1'
        Info: 7: + IC(0.375 ns) + CELL(0.623 ns) = 7.734 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 1; COMB Node = 'exp_r_alu:inst|74181:inst1|74~2'
        Info: 8: + IC(0.391 ns) + CELL(0.650 ns) = 8.775 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 1; COMB Node = 'pc_ram:inst2|lpm_ram_io:inst|datatri[7]~14'
        Info: 9: + IC(1.692 ns) + CELL(3.056 ns) = 13.523 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'd[7]'
        Info: Total cell delay = 6.679 ns ( 49.39 % )
        Info: Total interconnect delay = 6.844 ns ( 50.61 % )
Info: Longest tpd from source pin "alu_sel[1]" to destination pin "d[7]" is 20.181 ns
    Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_122; Fanout = 8; PIN Node = 'alu_sel[1]'
    Info: 2: + IC(6.575 ns) + CELL(0.624 ns) = 8.143 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst|74181:inst2|43~0'
    Info: 3: + IC(1.454 ns) + CELL(0.206 ns) = 9.803 ns; Loc. = LCCOMB_X21_Y8_N24; Fanout = 2; COMB Node = 'exp_r_alu:inst|74181:inst2|78~0'
    Info: 4: + IC(0.387 ns) + CELL(0.370 ns) = 10.560 ns; Loc. = LCCOMB_X21_Y8_N2; Fanout = 1; COMB Node = 'exp_r_alu:inst|74181:inst2|78~1'
    Info: 5: + IC(1.066 ns) + CELL(0.370 ns) = 11.996 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 3; COMB Node = 'exp_r_alu:inst|74181:inst2|78~2'
    Info: 6: + IC(0.747 ns) + CELL(0.651 ns) = 13.394 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 2; COMB Node = 'exp_r_alu:inst|74181:inst1|74~1'
    Info: 7: + IC(0.375 ns) + CELL(0.623 ns) = 14.392 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 1; COMB Node = 'exp_r_alu:inst|74181:inst1|74~2'
    Info: 8: + IC(0.391 ns) + CELL(0.650 ns) = 15.433 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 1; COMB Node = 'pc_ram:inst2|lpm_ram_io:inst|datatri[7]~14'
    Info: 9: + IC(1.692 ns) + CELL(3.056 ns) = 20.181 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'd[7]'
    Info: Total cell delay = 7.494 ns ( 37.13 % )
    Info: Total interconnect delay = 12.687 ns ( 62.87 % )
Info: th for register "pc_ram:inst2|sw_pc_ar:inst1|ar[6]" (data pin = "bus_sel[0]", clock pin = "CLK") is -0.933 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.749 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X22_Y8_N7; Fanout = 1; REG Node = 'pc_ram:inst2|sw_pc_ar:inst1|ar[6]'
        Info: Total cell delay = 1.766 ns ( 64.24 % )
        Info: Total interconnect delay = 0.983 ns ( 35.76 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.988 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 17; PIN Node = 'bus_sel[0]'
        Info: 2: + IC(2.410 ns) + CELL(0.370 ns) = 3.880 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 2; COMB Node = 'pc_ram:inst2|sw_pc_ar:inst1|bus_reg~11'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.988 ns; Loc. = LCFF_X22_Y8_N7; Fanout = 1; REG Node = 'pc_ram:inst2|sw_pc_ar:inst1|ar[6]'
        Info: Total cell delay = 1.578 ns ( 39.57 % )
        Info: Total interconnect delay = 2.410 ns ( 60.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Sun Mar 17 20:02:59 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


