

================================================================
== Vitis HLS Report for 'RNI_Pipeline_VITIS_LOOP_38_3'
================================================================
* Date:           Mon Oct 28 16:02:33 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      246|      246|  2.460 us|  2.460 us|  246|  246|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_3  |      244|      244|         2|          1|          1|   244|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_8"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %out_stream_V_dest_V, i5 %out_stream_V_id_V, i1 %out_stream_V_last_V, i2 %out_stream_V_user_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_keep_V, i32 %out_stream_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_pkts_dest_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_pkts_dest_reload"   --->   Operation 8 'read' 'out_pkts_dest_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_pkts_id_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %out_pkts_id_reload"   --->   Operation 9 'read' 'out_pkts_id_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_pkts_last_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %out_pkts_last_reload"   --->   Operation 10 'read' 'out_pkts_last_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_pkts_user_reload_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pkts_user_reload"   --->   Operation 11 'read' 'out_pkts_user_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_pkts_strb_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %out_pkts_strb_reload"   --->   Operation 12 'read' 'out_pkts_strb_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_pkts_keep_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %out_pkts_keep_reload"   --->   Operation 13 'read' 'out_pkts_keep_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [src/RNI.cpp:38]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%icmp_ln38 = icmp_eq  i8 %i_1, i8 244" [src/RNI.cpp:38]   --->   Operation 18 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln38 = add i8 %i_1, i8 1" [src/RNI.cpp:38]   --->   Operation 19 'add' 'add_ln38' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc25.split, void %for.end27.exitStub" [src/RNI.cpp:38]   --->   Operation 20 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_1_cast = zext i8 %i_1" [src/RNI.cpp:38]   --->   Operation 21 'zext' 'i_1_cast' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %i_1_cast" [src/RNI.cpp:41]   --->   Operation 22 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%out_pkts_data = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:41]   --->   Operation 23 'load' 'out_pkts_data' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln38 = store i8 %add_ln38, i8 %i" [src/RNI.cpp:38]   --->   Operation 24 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 244, i64 244, i64 244" [src/RNI.cpp:38]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/RNI.cpp:38]   --->   Operation 26 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%out_pkts_data = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:41]   --->   Operation 27 'load' 'out_pkts_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i16 %out_pkts_data" [src/RNI.cpp:41]   --->   Operation 28 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %sext_ln41, i4 %out_pkts_keep_reload_read, i4 %out_pkts_strb_reload_read, i2 %out_pkts_user_reload_read, i1 %out_pkts_last_reload_read, i5 %out_pkts_id_reload_read, i6 %out_pkts_dest_reload_read" [src/RNI.cpp:42]   --->   Operation 29 'write' 'write_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc25" [src/RNI.cpp:38]   --->   Operation 30 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.503ns
The critical path consists of the following:
	'alloca' operation ('i') [15]  (0.000 ns)
	'load' operation ('i', src/RNI.cpp:38) on local variable 'i' [27]  (0.000 ns)
	'add' operation ('add_ln38', src/RNI.cpp:38) [30]  (1.915 ns)
	'store' operation ('store_ln38', src/RNI.cpp:38) of variable 'add_ln38', src/RNI.cpp:38 on local variable 'i' [40]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('out_pkts.data', src/RNI.cpp:41) on array 'NEURONS_MEMBRANE' [37]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
