Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May  5 18:36:44 2023
| Host         : yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.336       -0.741                      4                 1886        0.139        0.000                      0                 1886        3.750        0.000                       0                   292  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.336       -0.741                      4                 1886        0.139        0.000                      0                 1886        3.750        0.000                       0                   292  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -0.336ns,  Total Violation       -0.741ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.307ns  (logic 3.664ns (35.548%)  route 6.643ns (64.452%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=4 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456     5.704 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=182, routed)         0.990     6.694    mips/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.200     8.018    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X10Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.168 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.431     8.599    mips/dp/pcreg/rd10[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.581     9.508    mips/dp/alu/srca[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.034 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.034    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.368 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    10.962    mips/dp/pcreg/y_carry_i_11_0[4]
    SLICE_X6Y90          LUT5 (Prop_lut5_I2_O)        0.303    11.265 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_5/O
                         net (fo=130, routed)         1.133    12.399    mips/dp/pcreg/A[5]
    SLICE_X9Y92          LUT4 (Prop_lut4_I2_O)        0.124    12.523 r  mips/dp/pcreg/y_carry_i_12/O
                         net (fo=1, routed)           0.295    12.817    mips/dp/pcreg/y_carry_i_12_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.124    12.941 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.660    13.601    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.124    13.725 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.725    mips/dp/pcadd2/S[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.275 r  mips/dp/pcadd2/y_carry/CO[3]
                         net (fo=1, routed)           0.000    14.275    mips/dp/pcadd2/y_carry_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.497 r  mips/dp/pcadd2/y_carry__0/O[0]
                         net (fo=1, routed)           0.759    15.256    mips/dp/pcreg/y[4]
    SLICE_X11Y89         LUT3 (Prop_lut3_I2_O)        0.299    15.555 r  mips/dp/pcreg/q[5]_i_1/O
                         net (fo=1, routed)           0.000    15.555    mips/dp/pcreg/q[5]_i_1_n_0
    SLICE_X11Y89         FDCE                                         r  mips/dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525    14.948    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y89         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.032    15.219    mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -15.555    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.218ns  (logic 3.539ns (34.634%)  route 6.679ns (65.366%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456     5.704 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=182, routed)         0.990     6.694    mips/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.200     8.018    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X10Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.168 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.431     8.599    mips/dp/pcreg/rd10[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.581     9.508    mips/dp/alu/srca[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.034 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.034    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.368 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    10.962    mips/dp/pcreg/y_carry_i_11_0[4]
    SLICE_X6Y90          LUT5 (Prop_lut5_I2_O)        0.303    11.265 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_5/O
                         net (fo=130, routed)         1.133    12.399    mips/dp/pcreg/A[5]
    SLICE_X9Y92          LUT4 (Prop_lut4_I2_O)        0.124    12.523 r  mips/dp/pcreg/y_carry_i_12/O
                         net (fo=1, routed)           0.295    12.817    mips/dp/pcreg/y_carry_i_12_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.124    12.941 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.660    13.601    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.124    13.725 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.725    mips/dp/pcadd2/S[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.365 r  mips/dp/pcadd2/y_carry/O[3]
                         net (fo=1, routed)           0.464    14.829    mips/dp/pcreg/y[3]
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.306    15.135 r  mips/dp/pcreg/q[4]_i_1/O
                         net (fo=1, routed)           0.331    15.466    mips/dp/pcreg/q[4]_i_1_n_0
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525    14.948    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.300    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)       -0.058    15.154    mips/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -15.466    
  -------------------------------------------------------------------
                         slack                                 -0.312    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.740ns  (logic 2.740ns (28.132%)  route 7.000ns (71.868%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456     5.704 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=182, routed)         0.990     6.694    mips/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.190     8.008    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB0
    SLICE_X10Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.160 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.441     8.601    mips/dp/pcreg/rd10[2]
    SLICE_X11Y88         LUT5 (Prop_lut5_I0_O)        0.348     8.949 r  mips/dp/pcreg/i__carry_i_2/O
                         net (fo=2, routed)           0.646     9.595    mips/dp/pcreg/srca[2]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    10.042 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_17/O[3]
                         net (fo=1, routed)           0.718    10.760    mips/dp/pcreg/RAM_reg_0_255_0_0_i_17_n_4
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.307    11.067 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=138, routed)         1.328    12.395    dmd/dMemory/RAM_reg_0_255_5_5/A3
    SLICE_X2Y86          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.519 r  dmd/dMemory/RAM_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.519    dmd/dMemory/RAM_reg_0_255_5_5/OD
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    12.760 r  dmd/dMemory/RAM_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    12.760    dmd/dMemory/RAM_reg_0_255_5_5/O0
    SLICE_X2Y86          MUXF8 (Prop_muxf8_I0_O)      0.098    12.858 r  dmd/dMemory/RAM_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.414    13.272    dmd/IO/rd[2]
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.319    13.591 r  dmd/IO/rf_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.572    14.164    mips/dp/pcreg/rf_reg_r1_0_31_0_5_2
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124    14.288 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.700    14.987    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X8Y87          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.520    14.943    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X8Y87          RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X8Y87          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.917    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -14.987    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.991ns  (logic 3.475ns (34.780%)  route 6.516ns (65.220%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456     5.704 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=182, routed)         0.990     6.694    mips/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.200     8.018    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X10Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.168 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.431     8.599    mips/dp/pcreg/rd10[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.581     9.508    mips/dp/alu/srca[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.034 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.034    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.368 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    10.962    mips/dp/pcreg/y_carry_i_11_0[4]
    SLICE_X6Y90          LUT5 (Prop_lut5_I2_O)        0.303    11.265 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_5/O
                         net (fo=130, routed)         1.133    12.399    mips/dp/pcreg/A[5]
    SLICE_X9Y92          LUT4 (Prop_lut4_I2_O)        0.124    12.523 r  mips/dp/pcreg/y_carry_i_12/O
                         net (fo=1, routed)           0.295    12.817    mips/dp/pcreg/y_carry_i_12_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.124    12.941 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.660    13.601    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.124    13.725 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.725    mips/dp/pcadd2/S[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.305 r  mips/dp/pcadd2/y_carry/O[2]
                         net (fo=1, routed)           0.632    14.937    mips/dp/pcreg/y[2]
    SLICE_X11Y88         LUT3 (Prop_lut3_I2_O)        0.302    15.239 r  mips/dp/pcreg/q[3]_i_1/O
                         net (fo=1, routed)           0.000    15.239    mips/dp/pcreg/q[3]_i_1_n_0
    SLICE_X11Y88         FDCE                                         r  mips/dp/pcreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.524    14.947    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y88         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.029    15.215    mips/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -15.239    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 3.123ns (31.674%)  route 6.737ns (68.326%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456     5.704 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=182, routed)         0.990     6.694    mips/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.200     8.018    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X10Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.168 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.431     8.599    mips/dp/pcreg/rd10[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.581     9.508    mips/dp/alu/srca[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.034 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.034    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.368 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.594    10.962    mips/dp/pcreg/y_carry_i_11_0[4]
    SLICE_X6Y90          LUT5 (Prop_lut5_I2_O)        0.303    11.265 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_5/O
                         net (fo=130, routed)         1.133    12.399    mips/dp/pcreg/A[5]
    SLICE_X9Y92          LUT4 (Prop_lut4_I2_O)        0.124    12.523 r  mips/dp/pcreg/y_carry_i_12/O
                         net (fo=1, routed)           0.295    12.817    mips/dp/pcreg/y_carry_i_12_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I4_O)        0.124    12.941 r  mips/dp/pcreg/y_carry_i_5/O
                         net (fo=4, routed)           0.660    13.601    mips/dp/pcreg/y_carry_i_5_n_0
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.124    13.725 r  mips/dp/pcreg/y_carry_i_3/O
                         net (fo=1, routed)           0.000    13.725    mips/dp/pcadd2/S[0]
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.952 r  mips/dp/pcadd2/y_carry/O[1]
                         net (fo=1, routed)           0.500    14.452    mips/dp/pcreg/y[1]
    SLICE_X9Y89          LUT3 (Prop_lut3_I2_O)        0.303    14.755 r  mips/dp/pcreg/q[2]_i_1/O
                         net (fo=1, routed)           0.352    15.108    mips/dp/pcreg/q[2]_i_1_n_0
    SLICE_X11Y88         FDCE                                         r  mips/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.524    14.947    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y88         FDCE                                         r  mips/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)       -0.061    15.125    mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 2.740ns (28.500%)  route 6.874ns (71.500%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456     5.704 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=182, routed)         0.990     6.694    mips/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.190     8.008    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB0
    SLICE_X10Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.160 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.441     8.601    mips/dp/pcreg/rd10[2]
    SLICE_X11Y88         LUT5 (Prop_lut5_I0_O)        0.348     8.949 r  mips/dp/pcreg/i__carry_i_2/O
                         net (fo=2, routed)           0.646     9.595    mips/dp/pcreg/srca[2]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    10.042 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_17/O[3]
                         net (fo=1, routed)           0.718    10.760    mips/dp/pcreg/RAM_reg_0_255_0_0_i_17_n_4
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.307    11.067 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=138, routed)         1.328    12.395    dmd/dMemory/RAM_reg_0_255_5_5/A3
    SLICE_X2Y86          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.519 r  dmd/dMemory/RAM_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.519    dmd/dMemory/RAM_reg_0_255_5_5/OD
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I0_O)      0.241    12.760 r  dmd/dMemory/RAM_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    12.760    dmd/dMemory/RAM_reg_0_255_5_5/O0
    SLICE_X2Y86          MUXF8 (Prop_muxf8_I0_O)      0.098    12.858 r  dmd/dMemory/RAM_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.414    13.272    dmd/IO/rd[2]
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.319    13.591 r  dmd/IO/rf_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.572    14.164    mips/dp/pcreg/rf_reg_r1_0_31_0_5_2
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124    14.288 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.574    14.862    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X10Y87         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.523    14.946    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y87         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.936    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -14.862    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.648ns  (logic 2.736ns (28.355%)  route 6.913ns (71.645%))
  Logic Levels:           9  (CARRY4=1 LUT4=2 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456     5.704 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=182, routed)         0.990     6.694    mips/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.200     8.018    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X10Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.168 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.431     8.599    mips/dp/pcreg/rd10[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.581     9.508    mips/dp/alu/srca[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.915 r  mips/dp/alu/aluout0_inferred__4/i__carry/O[1]
                         net (fo=1, routed)           0.640    10.555    mips/dp/pcreg/y_carry_i_11_0[0]
    SLICE_X7Y87          LUT5 (Prop_lut5_I2_O)        0.303    10.858 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=130, routed)         1.553    12.411    dmd/dMemory/RAM_reg_0_255_16_16/A1
    SLICE_X14Y92         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.347    12.758 r  dmd/dMemory/RAM_reg_0_255_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.758    dmd/dMemory/RAM_reg_0_255_16_16/OA
    SLICE_X14Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    12.972 r  dmd/dMemory/RAM_reg_0_255_16_16/F7.A/O
                         net (fo=1, routed)           0.000    12.972    dmd/dMemory/RAM_reg_0_255_16_16/O1
    SLICE_X14Y92         MUXF8 (Prop_muxf8_I1_O)      0.088    13.060 r  dmd/dMemory/RAM_reg_0_255_16_16/F8/O
                         net (fo=1, routed)           0.785    13.845    mips/dp/pcreg/rd[12]
    SLICE_X6Y92          LUT4 (Prop_lut4_I0_O)        0.319    14.164 r  mips/dp/pcreg/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.732    14.896    mips/dp/rf/rf_reg_r1_0_31_12_17/DIC0
    SLICE_X10Y90         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.525    14.948    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y90         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.278    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    15.015    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 2.740ns (28.479%)  route 6.881ns (71.521%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456     5.704 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=182, routed)         0.990     6.694    mips/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.190     8.008    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB0
    SLICE_X10Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.160 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.441     8.601    mips/dp/pcreg/rd10[2]
    SLICE_X11Y88         LUT5 (Prop_lut5_I0_O)        0.348     8.949 r  mips/dp/pcreg/i__carry_i_2/O
                         net (fo=2, routed)           0.646     9.595    mips/dp/pcreg/srca[2]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    10.042 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_17/O[3]
                         net (fo=1, routed)           0.718    10.760    mips/dp/pcreg/RAM_reg_0_255_0_0_i_17_n_4
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.307    11.067 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=138, routed)         1.421    12.488    dmd/dMemory/RAM_reg_0_255_4_4/A3
    SLICE_X2Y87          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    12.612 r  dmd/dMemory/RAM_reg_0_255_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000    12.612    dmd/dMemory/RAM_reg_0_255_4_4/OD
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.241    12.853 r  dmd/dMemory/RAM_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    12.853    dmd/dMemory/RAM_reg_0_255_4_4/O0
    SLICE_X2Y87          MUXF8 (Prop_muxf8_I0_O)      0.098    12.951 r  dmd/dMemory/RAM_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.310    13.261    dmd/IO/rd[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.319    13.580 r  dmd/IO/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=1, routed)           0.402    13.982    mips/dp/pcreg/rf_reg_r1_0_31_0_5_1
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124    14.106 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.762    14.869    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X10Y87         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.523    14.946    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y87         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    15.010    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 2.655ns (27.627%)  route 6.956ns (72.373%))
  Logic Levels:           9  (CARRY4=1 LUT4=2 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456     5.704 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=182, routed)         0.990     6.694    mips/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.190     8.008    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB0
    SLICE_X10Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     8.160 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=3, routed)           0.441     8.601    mips/dp/pcreg/rd10[2]
    SLICE_X11Y88         LUT5 (Prop_lut5_I0_O)        0.348     8.949 r  mips/dp/pcreg/i__carry_i_2/O
                         net (fo=2, routed)           0.646     9.595    mips/dp/pcreg/srca[2]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    10.042 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_17/O[3]
                         net (fo=1, routed)           0.718    10.760    mips/dp/pcreg/RAM_reg_0_255_0_0_i_17_n_4
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.307    11.067 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_7/O
                         net (fo=138, routed)         1.472    12.539    dmd/dMemory/RAM_reg_0_255_28_28/A3
    SLICE_X2Y96          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.157    12.696 r  dmd/dMemory/RAM_reg_0_255_28_28/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.696    dmd/dMemory/RAM_reg_0_255_28_28/OC
    SLICE_X2Y96          MUXF7 (Prop_muxf7_I1_O)      0.247    12.943 r  dmd/dMemory/RAM_reg_0_255_28_28/F7.B/O
                         net (fo=1, routed)           0.000    12.943    dmd/dMemory/RAM_reg_0_255_28_28/O0
    SLICE_X2Y96          MUXF8 (Prop_muxf8_I0_O)      0.098    13.041 r  dmd/dMemory/RAM_reg_0_255_28_28/F8/O
                         net (fo=1, routed)           0.569    13.610    mips/dp/pcreg/rd[24]
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.319    13.929 r  mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.930    14.860    mips/dp/rf/rf_reg_r1_0_31_24_29/DIC0
    SLICE_X10Y92         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.526    14.949    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y92         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    15.013    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.860    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 2.736ns (28.775%)  route 6.772ns (71.225%))
  Logic Levels:           9  (CARRY4=1 LUT4=2 LUT5=2 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.645     5.248    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.456     5.704 f  mips/dp/pcreg/q_reg[4]/Q
                         net (fo=182, routed)         0.990     6.694    mips/dp/pcreg/Q[3]
    SLICE_X11Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.818 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.200     8.018    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X10Y87         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.168 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.431     8.599    mips/dp/pcreg/rd10[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=2, routed)           0.581     9.508    mips/dp/alu/srca[0]
    SLICE_X7Y88          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.915 r  mips/dp/alu/aluout0_inferred__4/i__carry/O[1]
                         net (fo=1, routed)           0.640    10.555    mips/dp/pcreg/y_carry_i_11_0[0]
    SLICE_X7Y87          LUT5 (Prop_lut5_I2_O)        0.303    10.858 r  mips/dp/pcreg/RAM_reg_0_255_0_0_i_9/O
                         net (fo=130, routed)         1.553    12.411    dmd/dMemory/RAM_reg_0_255_16_16/A1
    SLICE_X14Y92         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.347    12.758 r  dmd/dMemory/RAM_reg_0_255_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.758    dmd/dMemory/RAM_reg_0_255_16_16/OA
    SLICE_X14Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    12.972 r  dmd/dMemory/RAM_reg_0_255_16_16/F7.A/O
                         net (fo=1, routed)           0.000    12.972    dmd/dMemory/RAM_reg_0_255_16_16/O1
    SLICE_X14Y92         MUXF8 (Prop_muxf8_I1_O)      0.088    13.060 r  dmd/dMemory/RAM_reg_0_255_16_16/F8/O
                         net (fo=1, routed)           0.785    13.845    mips/dp/pcreg/rd[12]
    SLICE_X6Y92          LUT4 (Prop_lut4_I0_O)        0.319    14.164 r  mips/dp/pcreg/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.591    14.755    mips/dp/rf/rf_reg_r2_0_31_12_17/DIC0
    SLICE_X10Y91         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.526    14.949    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y91         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    15.013    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.755    
  -------------------------------------------------------------------
                         slack                                  0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dmd/IO/ledl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.599     1.518    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  dmd/IO/ledl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dmd/IO/ledl_reg[3]/Q
                         net (fo=1, routed)           0.058     1.718    dmd/IO/ledl[3]
    SLICE_X4Y85          FDRE                                         r  dmd/IO/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.869     2.034    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  dmd/IO/led_reg[3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.047     1.578    dmd/IO/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dmd/IO/ledl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.205%)  route 0.114ns (44.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.599     1.518    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  dmd/IO/ledl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dmd/IO/ledl_reg[2]/Q
                         net (fo=1, routed)           0.114     1.774    dmd/IO/ledl[2]
    SLICE_X1Y86          FDRE                                         r  dmd/IO/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.872     2.037    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  dmd/IO/led_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.047     1.604    dmd/IO/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dmd/IO/ledl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.391%)  route 0.114ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.599     1.518    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  dmd/IO/ledl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dmd/IO/ledl_reg[4]/Q
                         net (fo=1, routed)           0.114     1.773    dmd/IO/ledl[4]
    SLICE_X4Y85          FDRE                                         r  dmd/IO/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.869     2.034    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  dmd/IO/led_reg[4]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.047     1.580    dmd/IO/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dmd/IO/ledl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.600     1.519    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  dmd/IO/ledl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  dmd/IO/ledl_reg[1]/Q
                         net (fo=1, routed)           0.153     1.813    dmd/IO/ledl[1]
    SLICE_X1Y84          FDRE                                         r  dmd/IO/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.871     2.036    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  dmd/IO/led_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.066     1.599    dmd/IO/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dmd/IO/ledl_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.214%)  route 0.178ns (55.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.601     1.520    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  dmd/IO/ledl_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  dmd/IO/ledl_reg[8]/Q
                         net (fo=1, routed)           0.178     1.839    dmd/IO/ledl[8]
    SLICE_X4Y85          FDRE                                         r  dmd/IO/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.869     2.034    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  dmd/IO/led_reg[8]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.078     1.611    dmd/IO/led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dmd/IO/ledl_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/IO/led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.284%)  route 0.209ns (59.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.602     1.521    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  dmd/IO/ledl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dmd/IO/ledl_reg[11]/Q
                         net (fo=1, routed)           0.209     1.871    dmd/IO/ledl[11]
    SLICE_X1Y86          FDRE                                         r  dmd/IO/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.872     2.037    dmd/IO/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  dmd/IO/led_reg[11]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    dmd/IO/led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.601     1.520    dmd/mux7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  dmd/mux7seg/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  dmd/mux7seg/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.121     1.783    dmd/mux7seg/clkdiv_reg_n_0_[14]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  dmd/mux7seg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    dmd/mux7seg/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  dmd/mux7seg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.873     2.038    dmd/mux7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  dmd/mux7seg/clkdiv_reg[14]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    dmd/mux7seg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.600     1.519    dmd/mux7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  dmd/mux7seg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  dmd/mux7seg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.121     1.782    dmd/mux7seg/clkdiv_reg_n_0_[2]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  dmd/mux7seg/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    dmd/mux7seg/clkdiv_reg[0]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  dmd/mux7seg/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.871     2.036    dmd/mux7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  dmd/mux7seg/clkdiv_reg[2]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    dmd/mux7seg/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.600     1.519    dmd/mux7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  dmd/mux7seg/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  dmd/mux7seg/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.121     1.782    dmd/mux7seg/clkdiv_reg_n_0_[10]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  dmd/mux7seg/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    dmd/mux7seg/clkdiv_reg[8]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  dmd/mux7seg/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.872     2.037    dmd/mux7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  dmd/mux7seg/clkdiv_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    dmd/mux7seg/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.600     1.519    dmd/mux7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  dmd/mux7seg/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  dmd/mux7seg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.782    dmd/mux7seg/clkdiv_reg_n_0_[6]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  dmd/mux7seg/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    dmd/mux7seg/clkdiv_reg[4]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  dmd/mux7seg/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.872     2.037    dmd/mux7seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  dmd/mux7seg/clkdiv_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    dmd/mux7seg/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y84     dmd/mux7seg/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y86     dmd/mux7seg/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y86     dmd/mux7seg/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y87     dmd/mux7seg/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y85     dmd/IO/led_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y86     dmd/IO/led_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y86     dmd/IO/led_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y84     dmd/IO/led_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y86     dmd/IO/led_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y91    dmd/dMemory/RAM_reg_0_255_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y91    dmd/dMemory/RAM_reg_0_255_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y92    dmd/dMemory/RAM_reg_0_255_16_16/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y92    dmd/dMemory/RAM_reg_0_255_16_16/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y92    dmd/dMemory/RAM_reg_0_255_16_16/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y92    dmd/dMemory/RAM_reg_0_255_16_16/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y96    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y96    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y96    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y96    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     dmd/dMemory/RAM_reg_0_255_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     dmd/dMemory/RAM_reg_0_255_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     dmd/dMemory/RAM_reg_0_255_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     dmd/dMemory/RAM_reg_0_255_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    dmd/dMemory/RAM_reg_0_255_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    dmd/dMemory/RAM_reg_0_255_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    dmd/dMemory/RAM_reg_0_255_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    dmd/dMemory/RAM_reg_0_255_26_26/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y89     dmd/dMemory/RAM_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y89     dmd/dMemory/RAM_reg_0_255_10_10/RAMS64E_C/CLK



