<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_codeRepl11320_' to 'Block_codeRepl11320_s'." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:45.795+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl11320_proc' to 'Block_codeRepl11320_' (teach-fpga/01-fft/vhls/fixed/fft.cpp:102:2)" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:45.458+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl113_proc' to 'Block_codeRepl113_pr' (teach-fpga/01-fft/vhls/fixed/fft.cpp:88:2)" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:45.323+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'xout._M_imag'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:44.907+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'xout._M_real'  should be updated in process function 'FFT057', otherwise it may not be synthesized correctly." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:44.895+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_real'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:44.886+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'data_OUT4._M_imag'  should be updated in process function 'FFT056', otherwise it may not be synthesized correctly." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:44.875+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_real'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:44.862+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'data_OUT3._M_imag'  should be updated in process function 'FFT055', otherwise it may not be synthesized correctly." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:44.854+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_real'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:44.844+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'data_OUT2._M_imag'  should be updated in process function 'FFT054', otherwise it may not be synthesized correctly." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:44.834+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_real'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:44.824+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-713] All the elements of global array 'data_OUT1._M_imag'  should be updated in process function 'FFT053', otherwise it may not be synthesized correctly." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:44.814+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file teach-fpga/01-fft/vhls/fixed/fft.cpp" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:39.906+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:100:2" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:26.878+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: teach-fpga/01-fft/vhls/fixed/fft.cpp:86:2" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:26.866+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:84:19" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:26.857+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:83:19" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:26.814+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:81:19" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:26.805+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:80:19" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:26.795+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:79:19" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:26.782+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:78:19" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:26.775+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: teach-fpga/01-fft/vhls/fixed/fft.cpp:77:19" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:29:26.763+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fsub_32ns_32nbkb_U10/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 2 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 2 [257.56%] @ &quot;16425000&quot;&#xA;// RTL Simulation : 2 / 2 [100.00%] @ &quot;32715000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 32755 ns : File &quot;/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/soln_v2/sim/verilog/FFT.autotb.v&quot; Line 287&#xA;run: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.926 ; gain = 0.000 ; free physical = 384 ; free virtual = 1982&#xA;## quit" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:50.566+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fadd_32ns_32ncud_U11/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.720+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fsub_32ns_32nbkb_U12/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.709+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fsub_32ns_32nbkb_U13/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.700+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fadd_32ns_32ncud_U14/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.690+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT053_U0/FFT_fadd_32ns_32ncud_U15/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.680+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fsub_32ns_32nbkb_U29/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.670+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fadd_32ns_32ncud_U30/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.659+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fsub_32ns_32nbkb_U31/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.650+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fsub_32ns_32nbkb_U32/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.639+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fadd_32ns_32ncud_U33/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.629+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT054_U0/FFT_fadd_32ns_32ncud_U34/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.620+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fsub_32ns_32nbkb_U43/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.501+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fadd_32ns_32ncud_U44/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.434+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fsub_32ns_32nbkb_U45/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.420+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fsub_32ns_32nbkb_U46/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.409+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fadd_32ns_32ncud_U47/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.397+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT055_U0/FFT_fadd_32ns_32ncud_U48/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.387+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fsub_32ns_32nbkb_U57/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.377+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fadd_32ns_32ncud_U58/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.368+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fsub_32ns_32nbkb_U59/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.358+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fsub_32ns_32nbkb_U60/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.349+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fadd_32ns_32ncud_U61/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.339+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT056_U0/FFT_fadd_32ns_32ncud_U62/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.330+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fsub_32ns_32nbkb_U71/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.319+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fadd_32ns_32ncud_U72/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.309+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fsub_32ns_32nbkb_U73/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.248+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fsub_32ns_32nbkb_U74/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.237+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fadd_32ns_32ncud_U75/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.226+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_FFT_top/AESL_inst_FFT/FFT057_U0/FFT_fadd_32ns_32ncud_U76/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.215+0530" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xA;## set data_IN__data_IN__data_OUT__data_OUT__return_group [add_wave_group data_IN__data_IN__data_OUT__data_OUT__return(axi_slave) -into $cinoutgroup]&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/interrupt -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_BRESP -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_BREADY -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_BVALID -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_RRESP -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_RDATA -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_RREADY -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_RVALID -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_ARREADY -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_ARVALID -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_ARADDR -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_WSTRB -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_WDATA -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_WREADY -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_WVALID -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_AWREADY -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_AWVALID -into $data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/s_axi_AXILiteS_AWADDR -into $data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_FFT_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_FFT_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_FFT_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_FFT_top/LENGTH_data_IN_M_real -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_FFT_top/LENGTH_data_IN_M_imag -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_FFT_top/LENGTH_data_OUT_M_real -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_FFT_top/LENGTH_data_OUT_M_imag -into $tb_portdepth_group -radix hex&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xA;## set tb_data_IN__data_IN__data_OUT__data_OUT__return_group [add_wave_group data_IN__data_IN__data_OUT__data_OUT__return(axi_slave) -into $tbcinoutgroup]&#xA;## add_wave /apatb_FFT_top/AXILiteS_INTERRUPT -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_BRESP -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_BREADY -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_BVALID -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_RRESP -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_RDATA -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_RREADY -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_RVALID -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_ARREADY -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_ARVALID -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_ARADDR -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_WSTRB -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_WDATA -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_WREADY -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_WVALID -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_AWREADY -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_AWVALID -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_FFT_top/AXILiteS_AWADDR -into $tb_data_IN__data_IN__data_OUT__data_OUT__return_group -radix hex&#xA;## save_wave_config FFT.wcfg&#xA;## run all" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:37.203+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/FFT_ap_fmul_2_max_dsp_32.vhd:202]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_10.floating_point_v7_1_10_viv_comp&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_10.floating_point_v7_1_10_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_10.floating_point_v7_1_10_exp_table...&#xA;Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_10.floating_point_v7_1_10_pkg&#xA;Compiling package floating_point_v7_1_10.flt_utils&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling module xil_defaultlib.FFT_AXILiteS_s_axi_ram(DEPTH=32)&#xA;Compiling module xil_defaultlib.FFT_AXILiteS_s_axi&#xA;Compiling module xil_defaultlib.Block_codeRepl113_pr&#xA;Compiling module xil_defaultlib.bitreverse_rev_32_rom&#xA;Compiling module xil_defaultlib.bitreverse_rev_32(DataWidth=5,Ad...&#xA;Compiling module xil_defaultlib.bitreverse&#xA;Compiling module xil_defaultlib.FFT053_W_M_real65_rom&#xA;Compiling module xil_defaultlib.FFT053_W_M_real65(DataWidth=32,A...&#xA;Compiling module xil_defaultlib.FFT053_W_M_imag61_rom&#xA;Compiling module xil_defaultlib.FFT053_W_M_imag61(DataWidth=32,A...&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_10.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_10.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_10.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]&#xA;Compiling architecture fft_ap_fsub_3_full_dsp_32_arch of entity xil_defaultlib.FFT_ap_fsub_3_full_dsp_32 [fft_ap_fsub_3_full_dsp_32_defaul...]&#xA;Compiling module xil_defaultlib.FFT_fsub_32ns_32nbkb(ID=1)&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]&#xA;Compiling architecture fft_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.FFT_ap_fadd_3_full_dsp_32 [fft_ap_fadd_3_full_dsp_32_defaul...]&#xA;Compiling module xil_defaultlib.FFT_fadd_32ns_32ncud(ID=1)&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_10.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_10.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_10.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]&#xA;Compiling architecture fft_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.FFT_ap_fmul_2_max_dsp_32 [fft_ap_fmul_2_max_dsp_32_default]&#xA;Compiling module xil_defaultlib.FFT_fmul_32ns_32ndEe(ID=1)&#xA;Compiling module xil_defaultlib.FFT053&#xA;Compiling module xil_defaultlib.FFT054&#xA;Compiling module xil_defaultlib.FFT055&#xA;Compiling module xil_defaultlib.FFT056&#xA;Compiling module xil_defaultlib.FFT057&#xA;Compiling module xil_defaultlib.Block_codeRepl11320_s&#xA;Compiling module xil_defaultlib.FFT_xin_M_imag_memcore_ram&#xA;Compiling module xil_defaultlib.FFT_xin_M_imag_memcore&#xA;Compiling module xil_defaultlib.FFT_xin_M_imag&#xA;Compiling module xil_defaultlib.FFT_data_OUT0_M_reOg_memcore_ram&#xA;Compiling module xil_defaultlib.FFT_data_OUT0_M_reOg_memcore&#xA;Compiling module xil_defaultlib.FFT_data_OUT0_M_reOg_default&#xA;Compiling module xil_defaultlib.FFT_data_OUT1_M_ig8j_memcore_ram&#xA;Compiling module xil_defaultlib.FFT_data_OUT1_M_ig8j_memcore&#xA;Compiling module xil_defaultlib.FFT_data_OUT1_M_ig8j_default&#xA;Compiling module xil_defaultlib.FFT_xout_M_real_memcore_ram&#xA;Compiling module xil_defaultlib.FFT_xout_M_real_memcore&#xA;Compiling module xil_defaultlib.FFT_xout_M_real_default&#xA;Compiling module xil_defaultlib.FFT&#xA;Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.apatb_FFT_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot FFT&#xA;&#xA;&#xA;****** Webtalk v2020.1 (64-bit)&#xA;  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020&#xA;  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020&#xA;    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2/soln_v2/sim/verilog/xsim.dir/FFT/webtalk/xsim_webtalk.tcl -notrace" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:35:00.713+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/FFT_ap_fadd_3_full_dsp_32.vhd:202]" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:34:21.160+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/FFT_ap_fsub_3_full_dsp_32.vhd:202]" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:34:21.043+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:34:15.827+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing)." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:34:05.619+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing)." projectName="SpecAnalv2" solutionName="soln_v2" date="2020-12-29T12:31:40.066+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
