Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: lab2_top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab2_top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab2_top_module"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : lab2_top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2\bcd_add_datapath.v" into library work
Parsing module <bcd_add_datapath>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2\bcd_add_controller.v" into library work
Parsing module <bcd_add_controller>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2\lab2_top_module.v" into library work
Parsing module <lab2_top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab2_top_module>.

Elaborating module <pbdebounce>.

Elaborating module <clock>.

Elaborating module <bcd_add_controller>.

Elaborating module <bcd_add_datapath>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab2_top_module>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2\lab2_top_module.v".
        SLOWCLOCK = 50000000
    Summary:
	no macro.
Unit <lab2_top_module> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 3-bit register for signal <pbshift<2:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_3_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

Synthesizing Unit <bcd_add_controller>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2\bcd_add_controller.v".
        INIT_STATE = 0
        LOAD_A_STATE = 1
        DISPLAY_A_STATE = 2
        LOAD_B_STATE = 3
        DISPLAY_B_STATE = 4
        DISPLAY_LS_STATE = 5
        DISPLAY_MS_STATE = 6
    Found 1-bit register for signal <load_a>.
    Found 1-bit register for signal <load_b>.
    Found 1-bit register for signal <display_a>.
    Found 1-bit register for signal <display_b>.
    Found 1-bit register for signal <display_ls>.
    Found 1-bit register for signal <display_ms>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <init>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 34                                             |
    | Inputs             | 11                                             |
    | Outputs            | 10                                             |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <bcd_add_controller> synthesized.

Synthesizing Unit <bcd_add_datapath>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab2\bcd_add_datapath.v".
    Found 1-bit register for signal <init_ack>.
    Found 1-bit register for signal <load_a_ack>.
    Found 1-bit register for signal <load_b_ack>.
    Found 1-bit register for signal <display_a_ack>.
    Found 1-bit register for signal <display_b_ack>.
    Found 1-bit register for signal <display_ls_ack>.
    Found 1-bit register for signal <display_ms_ack>.
    Found 7-bit register for signal <A>.
    Found 8-bit register for signal <output_value>.
    Found 7-bit register for signal <B>.
    Found 8-bit adder for signal <n0079> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <bcd_add_datapath> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 27
 1-bit register                                        : 19
 3-bit register                                        : 4
 32-bit register                                       : 1
 7-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 5
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 53
 Flip-Flops                                            : 53
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M1/FSM_0> on signal <state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 010   | 0000001
 000   | 0000010
 001   | 0000100
 011   | 0001000
 101   | 0010000
 110   | 0100000
 100   | 1000000
-------------------

Optimizing unit <lab2_top_module> ...

Optimizing unit <bcd_add_datapath> ...

Optimizing unit <bcd_add_controller> ...
WARNING:Xst:1293 - FF/Latch <clock50/clkq_26> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_27> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_28> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_29> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_30> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clock50/clkq_31> has a constant value of 0 in block <lab2_top_module>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab2_top_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab2_top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 274
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 50
#      LUT2                        : 39
#      LUT3                        : 12
#      LUT4                        : 12
#      LUT5                        : 18
#      LUT6                        : 20
#      MUXCY                       : 64
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 53
# FlipFlops/Latches                : 86
#      FD                          : 58
#      FDE                         : 16
#      FDR                         : 6
#      FDRE                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 11
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              86  out of  54576     0%  
 Number of Slice LUTs:                  154  out of  27288     0%  
    Number used as Logic:               154  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    177
   Number with an unused Flip Flop:      91  out of    177    51%  
   Number with an unused LUT:            23  out of    177    12%  
   Number of fully used LUT-FF pairs:    63  out of    177    35%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    218     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
CLK                                | BUFGP                         | 70    |
clock50/sclclk                     | NONE(debounce_right/pbshift_2)| 16    |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.195ns (Maximum Frequency: 192.507MHz)
   Minimum input arrival time before clock: 3.327ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.195ns (frequency: 192.507MHz)
  Total number of paths / destination ports: 16043 / 97
-------------------------------------------------------------------------
Delay:               5.195ns (Levels of Logic = 29)
  Source:            clock50/clkq_0 (FF)
  Destination:       clock50/sclclk (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clock50/clkq_0 to clock50/sclclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  clock50/clkq_0 (clock50/clkq_0)
     INV:I->O              1   0.206   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_lut<0>_INV_0 (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<0> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<1> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<2> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<3> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<4> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<5> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<6> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<7> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<8> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<9> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<10> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<11> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<12> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<13> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<14> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<15> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<16> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<17> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<18> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<19> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<20> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<21> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<22> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<23> (clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_cy<23>)
     XORCY:CI->O           2   0.180   0.961  clock50/Madd_clkq[31]_GND_3_o_add_1_OUT_xor<24> (clock50/clkq[31]_GND_3_o_add_1_OUT<24>)
     LUT5:I0->O            1   0.203   0.000  clock50/Mcompar_n0001_lut<3> (clock50/Mcompar_n0001_lut<3>)
     MUXCY:S->O            1   0.172   0.000  clock50/Mcompar_n0001_cy<3> (clock50/Mcompar_n0001_cy<3>)
     MUXCY:CI->O          27   0.258   1.220  clock50/Mcompar_n0001_cy<4> (clock50/Mcompar_n0001_cy<4>)
     FDE:CE                    0.322          clock50/sclclk
    ----------------------------------------
    Total                      5.195ns (2.397ns logic, 2.798ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock50/sclclk'
  Clock period: 1.926ns (frequency: 519.278MHz)
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Delay:               1.926ns (Levels of Logic = 1)
  Source:            debounce_down/pbreg (FF)
  Destination:       debounce_down/pbreg (FF)
  Source Clock:      clock50/sclclk rising
  Destination Clock: clock50/sclclk rising

  Data Path: debounce_down/pbreg to debounce_down/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.174  debounce_down/pbreg (debounce_down/pbreg)
     LUT5:I0->O            1   0.203   0.000  debounce_down/pbreg_rstpot (debounce_down/pbreg_rstpot)
     FD:D                      0.102          debounce_down/pbreg
    ----------------------------------------
    Total                      1.926ns (0.752ns logic, 1.174ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock50/sclclk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.391ns (Levels of Logic = 2)
  Source:            BTNR (PAD)
  Destination:       debounce_right/pbreg (FF)
  Destination Clock: clock50/sclclk rising

  Data Path: BTNR to debounce_right/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.864  BTNR_IBUF (BTNR_IBUF)
     LUT5:I1->O            1   0.203   0.000  debounce_right/pbreg_rstpot (debounce_right/pbreg_rstpot)
     FD:D                      0.102          debounce_right/pbreg
    ----------------------------------------
    Total                      2.391ns (1.527ns logic, 0.864ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.327ns (Levels of Logic = 3)
  Source:            SW<6> (PAD)
  Destination:       M2/output_value_6 (FF)
  Destination Clock: CLK rising

  Data Path: SW<6> to M2/output_value_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  SW_6_IBUF (SW_6_IBUF)
     LUT6:I0->O            1   0.203   0.580  M2/Mmux_output_value[7]_BUS_0001_mux_7_OUT14_SW0 (N12)
     LUT4:I3->O            1   0.205   0.000  M2/Mmux_output_value[7]_BUS_0001_mux_7_OUT14 (M2/output_value[7]_BUS_0001_mux_7_OUT<6>)
     FDE:D                     0.102          M2/output_value_6
    ----------------------------------------
    Total                      3.327ns (1.732ns logic, 1.595ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            M2/output_value_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      CLK rising

  Data Path: M2/output_value_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  M2/output_value_7 (M2/output_value_7)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.195|         |         |         |
clock50/sclclk |    3.723|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock50/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock50/sclclk |    1.926|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.86 secs
 
--> 

Total memory usage is 235500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

