// Seed: 2919328770
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    input  wand id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  assign id_5 = id_5;
  wire id_7 = 1 * 1'b0 - 1;
  id_8(
      .id_0(1), .id_1(id_2), .id_2((1)), .id_3(id_6), .id_4(1), .id_5(1'b0), .id_6("")
  );
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    input  tri0  id_3
);
  assign id_1 = id_3;
  logic [7:0] id_5;
  wire id_6;
  assign id_5[1] = 1'h0 === id_0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.type_15 = 0;
endmodule
