{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "09", "@year": "2020", "@timestamp": "2020-01-09T06:26:31.000031-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2016", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-matched-string": "FCT", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "PEst-OE/EEI/UI0127/2014", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, "xocs:funding-addon-generated-timestamp": "2021-02-03T15:49:32.095217Z", "xocs:funding-text": "Acknowledgments This work was supported by National Funds through FCT\u2014Foundation for Science and Technology, in the context of the project PEst-OE/EEI/UI0127/2014.", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "@type": "auth", "ce:surname": "Silva", "@auid": "57212234933", "ce:indexed-name": "Silva J."}]}, "citation-title": "Synthesis and implementation of parallel logic controllers in all programmable systems-on-chip", "abstracts": "\u00a9 2016, Springer International Publishing Switzerland.The chapter is dedicated to the design of logic controllers with customizable behavior in all programmable systems-on-chip in such a way that the desired functionality is defined in software of a processing systemsystem and realized in hardware of reconfigurable logic. The controllers implement algorithms described in form of parallel hierarchical graph-schemes that are built in software from predefined modules. Parallel hierarchical circuits of the controllers are mapped to the reconfigurable logic customized from software through high-performance interfaces. The circuits generate control signals to determine the desired functionality of external devices. A number of experiments are done in Xilinx Zynq-7000 microchips and the results are reported.", "correspondence": {"affiliation": {"country": "Portugal", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Hardware/software architectures", "@xml:lang": "eng"}, {"$": "Hardware/software interactions", "@xml:lang": "eng"}, {"$": "Hierarchical algorithms", "@xml:lang": "eng"}, {"$": "Hierarchical finite state machines", "@xml:lang": "eng"}, {"$": "Parallel logic controllers", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ch"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Stud. Syst. Decis. Control", "website": {"ce:e-address": {"$": "www.springer.com/series/13304", "@type": "email"}}, "@country": "che", "translated-sourcetitle": {"@xml:lang": "eng"}, "issn": [{"$": "21984190", "@type": "electronic"}, {"$": "21984182", "@type": "print"}], "volisspag": {"voliss": {"@volume": "45"}, "pagerange": {"@first": "15", "@last": "29"}}, "@type": "k", "publicationyear": {"@first": "2016"}, "publisher": {"publishername": "Springer International Publishing"}, "sourcetitle": "Studies in Systems, Decision and Control", "@srcid": "21100828949", "publicationdate": {"year": "2016", "date-text": {"@xfab-added": "true", "$": "2016"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1701"}, {"$": "2207"}, {"$": "2203"}, {"$": "3301"}, {"$": "2001"}, {"$": "2606"}, {"$": "1801"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}, {"$": "SOCI"}, {"$": "ECON"}, {"$": "MATH"}, {"$": "DECI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "13", "@year": "2017", "@timestamp": "BST 06:19:54", "@month": "09"}}, "itemidlist": {"itemid": [{"$": "618229514", "@idtype": "PUI"}, {"$": "689812699", "@idtype": "CAR-ID"}, {"$": "20170406278", "@idtype": "SCOPUS"}, {"$": "85028970998", "@idtype": "SCP"}, {"$": "85028970998", "@idtype": "SGR"}], "ce:doi": "10.1007/978-3-319-26725-8_2"}}, "tail": {"bibliography": {"@refcount": "20", "reference": [{"ref-fulltext": "Sklyarov, V., & Skliarova, I. (2013). Hardware implementations of software programs based on HFSM models. Computers and Electrical Engineering, 39(7), 2145-2160.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Hardware implementations of software programs based on hfsm models"}, "refd-itemidlist": {"itemid": {"$": "84885601459", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "7"}, "pagerange": {"@first": "2145", "@last": "2160"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computers and Electrical Engineering"}}, {"ref-fulltext": "Zynq-7000 All Programmable SoC Technical Reference Manual (2014). http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85028993904", "@idtype": "SGR"}}, "ref-text": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Barkalov, A., & Titarenko, L. (2014). Synthesis and Optimization of FPGA-basedSystems. Heidelberg: Springer.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Heidelberg: Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of Fpga-Basedsystems"}}, {"ref-fulltext": "Zmaranda, D., Silaghi, H., Gabor, G., & Vancea, C. (2013). Issues on applying knowledge-based techniques in real-time control systems. International Journal of Computers, Communications and Control, 3(1), 166-175.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Issues on applying knowledge-based techniques in real-time control systems. International journal of computers"}, "refd-itemidlist": {"itemid": {"$": "84902184125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3", "@issue": "1"}, "pagerange": {"@first": "166", "@last": "175"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Zmaranda", "ce:indexed-name": "Zmaranda D."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Silaghi", "ce:indexed-name": "Silaghi H."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gabor", "ce:indexed-name": "Gabor G."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Vancea", "ce:indexed-name": "Vancea C."}]}, "ref-sourcetitle": "Communications and Control"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., & Sudnitson, A. (2012). Design of FPGA-based Circuits using Hierarchical Finite State Machines. Tallinn: TUT Press.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84872874314", "@idtype": "SGR"}}, "ref-text": "Tallinn: TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Design of Fpga-Based Circuits Using Hierarchical Finite State Machines"}}, {"ref-fulltext": "Sklyarov, V. (2002). Reconfigurable models of finite state machines and their implementation in FPGAs. Journal of Systems Architecture, 47(14-15), 1043-1064.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in fpgas"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47", "@issue": "14-15"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "Sklyarov, V. (2002). Hardware/software modeling of FPGA-based systems. Parallel Algorithms Application, 17(1), 19-39.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Hardware/software modeling of fpga-based systems"}, "refd-itemidlist": {"itemid": {"$": "20344405844", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "17", "@issue": "1"}, "pagerange": {"@first": "19", "@last": "39"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Parallel Algorithms Application"}}, {"ref-fulltext": "Baranov, S. (1994). Logic Synthesis for Control Automata. Boston: Kluwer Academic Publishers.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0003753989", "@idtype": "SGR"}}, "ref-text": "Boston: Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S."}]}, "ref-sourcetitle": "Logic Synthesis for Control Automata"}}, {"ref-fulltext": "De Micheli, G. (1994). Synthesis and Optimization of Digital Circuits. New York: McGraw- Hill, Inc.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0004077620", "@idtype": "SGR"}}, "ref-text": "New York: McGraw- Hill, Inc", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "De Micheli", "ce:indexed-name": "De Micheli G."}]}, "ref-sourcetitle": "Synthesis and Optimization of Digital Circuits"}}, {"ref-fulltext": "Harel, D. (1987). Statecharts: A visual formalism for complex systems. Science of Computer Programming, 8, 231-274.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "1987"}, "ref-title": {"ref-titletext": "Statecharts: A visual formalism for complex systems"}, "refd-itemidlist": {"itemid": {"$": "0023365727", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8"}, "pagerange": {"@first": "231", "@last": "274"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Harel", "ce:indexed-name": "Harel D."}]}, "ref-sourcetitle": "Science of Computer Programming"}}, {"ref-fulltext": "Uchitel, S., Kramer, J., & Magee, J. (2003). Synthesis of behavorial models from scenarios. IEEE Transactions on Software Engineering, 29(2), 99-115.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Synthesis of behavorial models from scenarios"}, "refd-itemidlist": {"itemid": {"$": "0037328225", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "29", "@issue": "2"}, "pagerange": {"@first": "99", "@last": "115"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Uchitel", "ce:indexed-name": "Uchitel S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Kramer", "ce:indexed-name": "Kramer J."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Magee", "ce:indexed-name": "Magee J."}]}, "ref-sourcetitle": "IEEE Transactions on Software Engineering"}}, {"ref-fulltext": "Zakrevskij, A. (1981): Logical Synthesis of Cascade Networks. Science, Moscow (in Russian).", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Science, Moscow (in Russian)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks"}}, {"ref-fulltext": "Sklyarov, V., & Skliarova, I. (2008). Design and implementation of parallel hierarchical finite state machines. In Proceedings of 2nd International Conference on Communications and Electronics (pp. 33-38). Hoi An, Vietnam.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Design and implementation of parallel hierarchical finite state machines"}, "refd-itemidlist": {"itemid": {"$": "51549112960", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "38"}}, "ref-text": "Hoi An, Vietnam", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of 2Nd International Conference on Communications and Electronics"}}, {"ref-fulltext": "LogiCORE IP AXI4-Lite IPIF v2.0. Product Guide for Vivado Design Suite (2013). http://www.xilinx.com/support/documentation/ip_documentation/axi_lite_ipif/v2_0/pg155-axi-lite-ipif.pdf", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/ip_documentation/axi_lite_ipif/v2_0/pg155-axi-lite-ipif.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85029003629", "@idtype": "SGR"}}, "ref-text": "LogiCORE IP AXI4-Lite IPIF v2.0. Product Guide for Vivado Design Suite"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Silva, J., Rjabov, A., Sudnitson, A., & Cardoso, C. (2014). Hardware/Software Co-design for Programmable Systems-on-Chip. Tallinn: TUT Press.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "Tallinn: TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-Design for Programmable Systems-On-Chip"}}, {"ref-fulltext": "Sklyarov, V., & Skliarova, I. (2007). Synthesis of reconfigurable hierarchical finite state machines. Studies in Computational Intelligence, Autonomous Robots and Agents (pp. 259-265). Berlin: Springer.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Synthesis of reconfigurable hierarchical finite state machines"}, "refd-itemidlist": {"itemid": {"$": "34547967203", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "259", "@last": "265"}}, "ref-text": "Berlin: Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Studies in Computational Intelligence, Autonomous Robots and Agents"}}, {"ref-fulltext": "LogiCORE IP AXI Master Burst v2.0. Product Guide for Vivado Design Suite (2013). http://japan.xilinx.com/support/documentation/ip_documentation/axi_master_burst/ v2_0/pg162-axi-master-burst.pdf", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://japan.xilinx.com/support/documentation/ip_documentation/axi_master_burst/v2_0/pg162-axi-master-burst.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85028984781", "@idtype": "SGR"}}, "ref-text": "LogiCORE IP AXI Master Burst v2.0. Product Guide for Vivado Design Suite"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Silva, J., & Sudnitson, A. (2014). Design space exploration in multilevel computing systems. In Proceedings 15th International Conference on Computer Systems and Technologies (pp. 40-47). Bulgaria.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Design space exploration in multilevel computing systems"}, "refd-itemidlist": {"itemid": {"$": "84908701584", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "40", "@last": "47"}}, "ref-text": "Bulgaria", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings 15Th International Conference on Computer Systems and Technologies"}}, {"ref-fulltext": "ZyBo Reference Manual (2014). http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85029011222", "@idtype": "SGR"}}, "ref-text": "ZyBo Reference Manual"}}, {"ref-fulltext": "ZedBoard (ZynqTM Evaluation and Development) Hardware User\u2019s Guide (2014) Version 2.2. http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85028996697", "@idtype": "SGR"}}, "ref-text": "ZedBoard (ZynqTM Evaluation and Development) Hardware User\u2019s Guide, Version 2.2."}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-85028970998", "dc:description": "\u00a9 2016, Springer International Publishing Switzerland.The chapter is dedicated to the design of logic controllers with customizable behavior in all programmable systems-on-chip in such a way that the desired functionality is defined in software of a processing systemsystem and realized in hardware of reconfigurable logic. The controllers implement algorithms described in form of parallel hierarchical graph-schemes that are built in software from predefined modules. Parallel hierarchical circuits of the controllers are mapped to the reconfigurable logic customized from software through high-performance interfaces. The circuits generate control signals to determine the desired functionality of external devices. A number of experiments are done in Xilinx Zynq-7000 microchips and the results are reported.", "prism:coverDate": "2016-01-01", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85028970998", "subtypeDescription": "Book Chapter", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85028970998"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85028970998&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85028970998&origin=inward"}], "prism:publicationName": "Studies in Systems, Decision and Control", "source-id": "21100828949", "citedby-count": "0", "prism:volume": "45", "subtype": "ch", "prism:pageRange": "15-29", "dc:title": "Synthesis and implementation of parallel logic controllers in all programmable systems-on-chip", "prism:endingPage": "29", "openaccess": "1", "openaccessFlag": "true", "prism:doi": "10.1007/978-3-319-26725-8_2", "prism:issn": "21984190 21984182", "prism:startingPage": "15", "dc:identifier": "SCOPUS_ID:85028970998", "dc:publisher": "Springer International Publishing"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Hardware/software architectures"}, {"@_fa": "true", "$": "Hardware/software interactions"}, {"@_fa": "true", "$": "Hierarchical algorithms"}, {"@_fa": "true", "$": "Hierarchical finite state machines"}, {"@_fa": "true", "$": "Parallel logic controllers"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science (miscellaneous)", "@code": "1701", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Automotive Engineering", "@code": "2203", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Social Sciences (miscellaneous)", "@code": "3301", "@abbrev": "SOCI"}, {"@_fa": "true", "$": "Economics, Econometrics and Finance (miscellaneous)", "@code": "2001", "@abbrev": "ECON"}, {"@_fa": "true", "$": "Control and Optimization", "@code": "2606", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Decision Sciences (miscellaneous)", "@code": "1801", "@abbrev": "DECI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Silva", "@auid": "57212234933", "author-url": "https://api.elsevier.com/content/author/author_id/57212234933", "ce:indexed-name": "Silva J."}]}}