[16:52:49.545]     INFO: *** Welcome to pxar ***
[16:52:49.545]     INFO: *** Today: 2015/07/24
[16:52:49.545]     INFO:       reading data/pa243/dacParameters35_C0.dat
[16:52:49.545]     INFO:       reading data/pa243/dacParameters35_C1.dat
[16:52:49.545]     INFO:       reading data/pa243/dacParameters35_C2.dat
[16:52:49.545]     INFO:       reading data/pa243/dacParameters35_C3.dat
[16:52:49.545]     INFO:       reading data/pa243/dacParameters35_C4.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C5.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C6.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C7.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C8.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C9.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C10.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C11.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C12.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C13.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C14.dat
[16:52:49.546]     INFO:       reading data/pa243/dacParameters35_C15.dat
[16:52:49.546]     INFO:       reading data/pa243/tbmParameters_C0a.dat
[16:52:49.546]     INFO:       reading data/pa243/tbmParameters_C0b.dat
[16:52:49.546]     INFO:       reading data/pa243/defaultMaskFile.dat
[16:52:49.546]     INFO: MASKED Roc 0 col/row: 50 73
[16:52:49.546]     INFO: MASKED Roc 1 col/row: 51 3
[16:52:49.546]     INFO: MASKED Roc 1 col/row: 51 4
[16:52:49.546]     INFO: MASKED Roc 1 col/row: 51 5
[16:52:49.546]     INFO: MASKED Roc 8 col/row: 40 79
[16:52:49.547]     INFO:   masking Roc 0 col/row: 50 73
[16:52:49.547]     INFO:       reading data/pa243/trimParameters35_C0.dat
[16:52:49.553]     INFO:   masking Roc 1 col/row: 51 3
[16:52:49.553]     INFO:   masking Roc 1 col/row: 51 4
[16:52:49.553]     INFO:   masking Roc 1 col/row: 51 5
[16:52:49.554]     INFO:       reading data/pa243/trimParameters35_C1.dat
[16:52:49.560]     INFO:       reading data/pa243/trimParameters35_C2.dat
[16:52:49.567]     INFO:       reading data/pa243/trimParameters35_C3.dat
[16:52:49.573]     INFO:       reading data/pa243/trimParameters35_C4.dat
[16:52:49.580]     INFO:       reading data/pa243/trimParameters35_C5.dat
[16:52:49.587]     INFO:       reading data/pa243/trimParameters35_C6.dat
[16:52:49.593]     INFO:       reading data/pa243/trimParameters35_C7.dat
[16:52:49.600]     INFO:   masking Roc 8 col/row: 40 79
[16:52:49.600]     INFO:       reading data/pa243/trimParameters35_C8.dat
[16:52:49.606]     INFO:       reading data/pa243/trimParameters35_C9.dat
[16:52:49.613]     INFO:       reading data/pa243/trimParameters35_C10.dat
[16:52:49.619]     INFO:       reading data/pa243/trimParameters35_C11.dat
[16:52:49.626]     INFO:       reading data/pa243/trimParameters35_C12.dat
[16:52:49.632]     INFO:       reading data/pa243/trimParameters35_C13.dat
[16:52:49.639]     INFO:       reading data/pa243/trimParameters35_C14.dat
[16:52:49.645]     INFO:       reading data/pa243/trimParameters35_C15.dat
[16:52:49.652]     INFO:       reading data/pa243/tbParameters.dat
[16:52:49.652]     INFO:         clk: 4
[16:52:49.652]     INFO:         ctr: 4
[16:52:49.652]     INFO:         sda: 19
[16:52:49.652]     INFO:         tin: 9
[16:52:49.652]     INFO:         level: 15
[16:52:49.652]     INFO:         triggerdelay: 0
[16:52:49.652]    QUIET: Instanciating API for pxar v1.9.0
[16:52:49.652]     INFO: Log level: INFO
[16:52:49.665]    QUIET: Connection to board DTB_WRPRHI opened.
[16:52:49.669]     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    58
HW version:  DTB1.2
FW version:  3.2
SW version:  3.6
USB id:      DTB_WRPRHI
MAC address: 40D85511803A
Hostname:    pixelDTB058
Comment:     
------------------------------------------------------
[16:52:49.672]     INFO: RPC call hashes of host and DTB match: 413001178
[16:52:51.282]     INFO: DUT info: 
[16:52:51.282]     INFO: The DUT currently contains the following objects:
[16:52:51.282]     INFO:  2 TBM Cores (2 ON)
[16:52:51.282]     INFO: 	TBM Core alpha (0): 7 registers set
[16:52:51.282]     INFO: 	TBM Core beta  (1): 7 registers set
[16:52:51.282]     INFO: 16 ROCs (16 ON) with 4160 pixelConfigs
[16:52:51.282]     INFO: 	ROC 0: 19 DACs set, Pixels: 1 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 1: 19 DACs set, Pixels: 3 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 8: 19 DACs set, Pixels: 1 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.282]     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 4160 active.
[16:52:51.851]     INFO:       reading data/pa243/phCalibrationFitErr35_C0.dat
[16:52:51.868]     INFO:       reading data/pa243/phCalibrationFitErr35_C1.dat
[16:52:51.884]     INFO:       reading data/pa243/phCalibrationFitErr35_C2.dat
[16:52:51.900]     INFO:       reading data/pa243/phCalibrationFitErr35_C3.dat
[16:52:51.915]     INFO:       reading data/pa243/phCalibrationFitErr35_C4.dat
[16:52:51.931]     INFO:       reading data/pa243/phCalibrationFitErr35_C5.dat
[16:52:51.947]     INFO:       reading data/pa243/phCalibrationFitErr35_C6.dat
[16:52:51.963]     INFO:       reading data/pa243/phCalibrationFitErr35_C7.dat
[16:52:51.979]     INFO:       reading data/pa243/phCalibrationFitErr35_C8.dat
[16:52:51.995]     INFO:       reading data/pa243/phCalibrationFitErr35_C9.dat
[16:52:52.011]     INFO:       reading data/pa243/phCalibrationFitErr35_C10.dat
[16:52:52.026]     INFO:       reading data/pa243/phCalibrationFitErr35_C11.dat
[16:52:52.042]     INFO:       reading data/pa243/phCalibrationFitErr35_C12.dat
[16:52:52.058]     INFO:       reading data/pa243/phCalibrationFitErr35_C13.dat
[16:52:52.074]     INFO:       reading data/pa243/phCalibrationFitErr35_C14.dat
[16:52:52.089]     INFO:       reading data/pa243/phCalibrationFitErr35_C15.dat
[16:52:52.171]     INFO:       reading data/pa243/readbackCal_C0.dat
[16:52:52.171]     INFO:       reading data/pa243/readbackCal_C1.dat
[16:52:52.171]     INFO:       reading data/pa243/readbackCal_C2.dat
[16:52:52.171]     INFO:       reading data/pa243/readbackCal_C3.dat
[16:52:52.171]     INFO:       reading data/pa243/readbackCal_C4.dat
[16:52:52.171]     INFO:       reading data/pa243/readbackCal_C5.dat
[16:52:52.171]     INFO:       reading data/pa243/readbackCal_C6.dat
[16:52:52.171]     INFO:       reading data/pa243/readbackCal_C7.dat
[16:52:52.171]     INFO:       reading data/pa243/readbackCal_C8.dat
[16:52:52.172]     INFO:       reading data/pa243/readbackCal_C9.dat
[16:52:52.172]     INFO:       reading data/pa243/readbackCal_C10.dat
[16:52:52.172]     INFO:       reading data/pa243/readbackCal_C11.dat
[16:52:52.172]     INFO:       reading data/pa243/readbackCal_C12.dat
[16:52:52.172]     INFO:       reading data/pa243/readbackCal_C13.dat
[16:52:52.172]     INFO:       reading data/pa243/readbackCal_C14.dat
[16:52:52.172]     INFO:       reading data/pa243/readbackCal_C15.dat
[16:53:10.873]     INFO: ######################################################################
[16:53:10.873]     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:53:10.873]     INFO: ######################################################################
[16:53:10.874]     INFO: Test Blacklist Pixels
[16:53:14.417]     INFO: Test took 3542ms.
[16:53:14.457]     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:14.469]     INFO: Test set min thr
[16:53:14.469]     INFO: Test get max/min ph pixel
[16:53:18.189]     INFO: Test took 3530ms.
[16:53:18.361]     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:21.909]     INFO: Test took 3531ms.
[16:53:22.081]     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:25.629]     INFO: Test took 3533ms.
[16:53:25.805]     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:25.817]     INFO: The DUT currently contains the following objects:
[16:53:25.817]     INFO:  2 TBM Cores (2 ON)
[16:53:25.817]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:25.817]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:25.817]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:25.817]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:25.817]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.918]     INFO: Test took 1101ms.
[16:53:26.920]     INFO: The DUT currently contains the following objects:
[16:53:26.920]     INFO:  2 TBM Cores (2 ON)
[16:53:26.920]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:26.920]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:26.920]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:26.920]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:26.920]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.022]     INFO: Test took 1102ms.
[16:53:28.023]     INFO: The DUT currently contains the following objects:
[16:53:28.023]     INFO:  2 TBM Cores (2 ON)
[16:53:28.023]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:28.023]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:28.023]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:28.023]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.023]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:28.024]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.125]     INFO: Test took 1101ms.
[16:53:29.126]     INFO: The DUT currently contains the following objects:
[16:53:29.126]     INFO:  2 TBM Cores (2 ON)
[16:53:29.126]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:29.126]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:29.126]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:29.126]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:29.126]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.227]     INFO: Test took 1101ms.
[16:53:30.228]     INFO: The DUT currently contains the following objects:
[16:53:30.228]     INFO:  2 TBM Cores (2 ON)
[16:53:30.228]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:30.228]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:30.228]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:30.228]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:30.228]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.329]     INFO: Test took 1101ms.
[16:53:31.330]     INFO: The DUT currently contains the following objects:
[16:53:31.330]     INFO:  2 TBM Cores (2 ON)
[16:53:31.330]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:31.330]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:31.330]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:31.330]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.330]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.330]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.330]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:31.331]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.432]     INFO: Test took 1101ms.
[16:53:32.433]     INFO: The DUT currently contains the following objects:
[16:53:32.433]     INFO:  2 TBM Cores (2 ON)
[16:53:32.433]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:32.433]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:32.433]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:32.433]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:32.433]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.534]     INFO: Test took 1101ms.
[16:53:33.535]     INFO: The DUT currently contains the following objects:
[16:53:33.535]     INFO:  2 TBM Cores (2 ON)
[16:53:33.535]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:33.535]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:33.535]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:33.535]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.535]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.535]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.535]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.535]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.535]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.535]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.535]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.535]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.536]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.536]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.536]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.536]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.536]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.536]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:33.536]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.636]     INFO: Test took 1100ms.
[16:53:34.637]     INFO: The DUT currently contains the following objects:
[16:53:34.637]     INFO:  2 TBM Cores (2 ON)
[16:53:34.637]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:34.637]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:34.637]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:34.637]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.637]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.637]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.637]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:34.638]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.738]     INFO: Test took 1100ms.
[16:53:35.739]     INFO: The DUT currently contains the following objects:
[16:53:35.739]     INFO:  2 TBM Cores (2 ON)
[16:53:35.739]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:35.739]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:35.739]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:35.739]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:35.739]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.839]     INFO: Test took 1100ms.
[16:53:36.840]     INFO: The DUT currently contains the following objects:
[16:53:36.841]     INFO:  2 TBM Cores (2 ON)
[16:53:36.841]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:36.841]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:36.841]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:36.841]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:36.841]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.941]     INFO: Test took 1100ms.
[16:53:37.942]     INFO: The DUT currently contains the following objects:
[16:53:37.942]     INFO:  2 TBM Cores (2 ON)
[16:53:37.942]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:37.942]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:37.942]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:37.942]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:37.942]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.042]     INFO: Test took 1100ms.
[16:53:39.043]     INFO: The DUT currently contains the following objects:
[16:53:39.043]     INFO:  2 TBM Cores (2 ON)
[16:53:39.043]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:39.043]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:39.043]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:39.043]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.043]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.043]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.043]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.043]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.043]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.043]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.043]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.044]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.044]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.044]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.044]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.044]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.044]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.044]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:39.044]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.144]     INFO: Test took 1100ms.
[16:53:40.145]     INFO: The DUT currently contains the following objects:
[16:53:40.145]     INFO:  2 TBM Cores (2 ON)
[16:53:40.145]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:40.145]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:40.145]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:40.145]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:40.145]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.246]     INFO: Test took 1101ms.
[16:53:41.247]     INFO: The DUT currently contains the following objects:
[16:53:41.247]     INFO:  2 TBM Cores (2 ON)
[16:53:41.247]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:41.247]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:41.247]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:41.247]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:41.247]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.348]     INFO: Test took 1101ms.
[16:53:42.349]     INFO: The DUT currently contains the following objects:
[16:53:42.349]     INFO:  2 TBM Cores (2 ON)
[16:53:42.349]     INFO: 	TBM Core alpha (0): 7 registers set
[16:53:42.349]     INFO: 	TBM Core beta  (1): 7 registers set
[16:53:42.349]     INFO: 16 ROCs (1 ON) with 4160 pixelConfigs
[16:53:42.349]     INFO: 	ROC 0: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 1: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 2: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 3: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 4: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 5: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 6: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 7: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 8: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 9: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 10: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 11: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 12: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 13: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.349]     INFO: 	ROC 14: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:42.350]     INFO: 	ROC 15: 19 DACs set, Pixels: 4159 masked, 1 active.
[16:53:43.450]     INFO: Test took 1100ms.
[16:53:43.451]     INFO: vcal min 31 on ROC0
[16:53:43.451]     INFO: vcal min 29 on ROC1
[16:53:43.451]     INFO: vcal min 33 on ROC2
[16:53:43.451]     INFO: vcal min 33 on ROC3
[16:53:43.451]     INFO: vcal min 34 on ROC4
[16:53:43.451]     INFO: vcal min 32 on ROC5
[16:53:43.451]     INFO: vcal min 33 on ROC6
[16:53:43.451]     INFO: vcal min 32 on ROC7
[16:53:43.451]     INFO: vcal min 33 on ROC8
[16:53:43.451]     INFO: vcal min 33 on ROC9
[16:53:43.451]     INFO: vcal min 33 on ROC10
[16:53:43.451]     INFO: vcal min 35 on ROC11
[16:53:43.451]     INFO: vcal min 31 on ROC12
[16:53:43.451]     INFO: vcal min 34 on ROC13
[16:53:43.451]     INFO: vcal min 32 on ROC14
[16:53:43.451]     INFO: vcal min 33 on ROC15
[16:53:43.451]     INFO: Test ph vs dac dac
[16:53:43.451]     INFO: :In MaxPhVsDacDac
[16:53:43.455]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:57:07.385]     INFO: Test took 203930ms.
[16:57:10.817]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:34.535]     INFO: Test took 203718ms.
[17:00:37.970]     INFO: Test get th from maps
[17:00:38.238]     INFO: Test Optimize on new maps

[17:00:38.260]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.264]     INFO: 255
[17:00:38.271]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.275]     INFO: 255
[17:00:38.282]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.286]     INFO: 255
[17:00:38.293]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.297]     INFO: 255
[17:00:38.304]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.307]     INFO: 255
[17:00:38.315]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.318]     INFO: 255
[17:00:38.326]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.329]     INFO: 255
[17:00:38.337]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.340]     INFO: 255
[17:00:38.347]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.351]     INFO: 255
[17:00:38.358]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.362]     INFO: 255
[17:00:38.370]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.374]     INFO: 255
[17:00:38.381]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.385]     INFO: 255
[17:00:38.392]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.396]     INFO: 255
[17:00:38.403]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.407]     INFO: 255
[17:00:38.414]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.417]     INFO: 255
[17:00:38.425]     INFO: safety margin for low PH: adding 0, margin is now 20
[17:00:38.429]     INFO: 255
[17:00:38.436]     INFO: safety margin for low PH: adding 1, margin is now 21
[17:00:38.440]     INFO: 255
[17:00:38.447]     INFO: safety margin for low PH: adding 2, margin is now 22
[17:00:38.451]     INFO: 255
[17:00:38.458]     INFO: safety margin for low PH: adding 3, margin is now 23
[17:00:38.462]     INFO: 255
[17:00:38.469]     INFO: safety margin for low PH: adding 4, margin is now 24
[17:00:38.473]     INFO: 255
[17:00:38.480]     INFO: safety margin for low PH: adding 5, margin is now 25
[17:00:38.484]     INFO: 255
[17:00:38.491]     INFO: safety margin for low PH: adding 6, margin is now 26
[17:00:38.494]     INFO: 255
[17:00:38.502]     INFO: safety margin for low PH: adding 7, margin is now 27
[17:00:38.505]     INFO: 255
[17:00:38.512]     INFO: safety margin for low PH: adding 8, margin is now 28
[17:00:38.516]     INFO: 255
[17:00:38.523]     INFO: safety margin for low PH: adding 9, margin is now 29
[17:00:38.527]     INFO: 255
[17:00:38.534]     INFO: safety margin for low PH: adding 10, margin is now 30
[17:00:38.538]     INFO: 255
[17:00:38.545]     INFO: safety margin for low PH: adding 11, margin is now 31
[17:00:38.549]     INFO: 255
[17:00:38.557]     INFO: optimisation done: saving dacs
[17:00:38.601]     INFO: Doing Output

[17:00:38.606]     INFO: fVcalMax = 100
[17:00:42.148]     INFO: Test took 3542ms.
[17:00:42.329]     INFO: Roc: [17:00:42.332]     INFO: Roc:  minVcal:  29
[17:00:42.334]     INFO: Roc:  minVcal:  33
[17:00:42.387]     INFO: Roc:  minVcal:  33
[17:00:42.517]     INFO: Roc:  minVcal:  34
[17:00:42.520]     INFO: Roc:  minVcal:  32
[17:00:42.522]     INFO: Roc:  minVcal:  33
[17:00:42.524]     INFO: Roc:  minVcal:  32
[17:00:42.526]     INFO: Roc:  minVcal:  33
[17:00:42.528]     INFO: Roc: 	 minVcal:  33
[17:00:42.530]     INFO: Roc: 
 minVcal:  33
[17:00:42.533]     INFO: Roc:  minVcal:  35
[17:00:42.535]     INFO: Roc:  minVcal:  31
[17:00:42.537]     INFO: Roc:  minVcal:  34
[17:00:42.539]     INFO: Roc:  minVcal:  32
[17:00:42.542]     INFO: Roc:  minVcal:  33
[17:00:46.066]     INFO: Test took 3524ms.
[17:00:49.996]     INFO: Test took 3546ms.
[17:00:50.397]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:51.325]     INFO: Test took 928ms.
[17:00:51.328]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:52.444]     INFO: Test took 1116ms.
[17:00:52.447]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:53.563]     INFO: Test took 1116ms.
[17:00:53.566]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:54.682]     INFO: Test took 1116ms.
[17:00:54.685]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:55.801]     INFO: Test took 1116ms.
[17:00:55.804]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:56.920]     INFO: Test took 1116ms.
[17:00:56.923]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:58.039]     INFO: Test took 1116ms.
[17:00:58.042]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:59.157]     INFO: Test took 1116ms.
[17:00:59.161]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:00.277]     INFO: Test took 1116ms.
[17:01:00.281]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:01.396]     INFO: Test took 1115ms.
[17:01:01.400]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:02.515]     INFO: Test took 1115ms.
[17:01:02.519]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:03.634]     INFO: Test took 1115ms.
[17:01:03.638]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:04.753]     INFO: Test took 1115ms.
[17:01:04.757]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:05.872]     INFO: Test took 1115ms.
[17:01:05.876]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:06.991]     INFO: Test took 1115ms.
[17:01:06.995]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:08.110]     INFO: Test took 1115ms.
[17:01:08.114]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:09.229]     INFO: Test took 1115ms.
[17:01:09.233]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:10.348]     INFO: Test took 1115ms.
[17:01:10.352]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:11.467]     INFO: Test took 1116ms.
[17:01:11.471]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:12.586]     INFO: Test took 1116ms.
[17:01:12.590]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:13.705]     INFO: Test took 1116ms.
[17:01:13.708]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:14.824]     INFO: Test took 1116ms.
[17:01:14.828]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:15.943]     INFO: Test took 1116ms.
[17:01:15.946]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:17.062]     INFO: Test took 1116ms.
[17:01:17.065]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:18.181]     INFO: Test took 1116ms.
[17:01:18.184]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:19.300]     INFO: Test took 1116ms.
[17:01:19.303]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:20.420]     INFO: Test took 1117ms.
[17:01:20.423]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:21.539]     INFO: Test took 1116ms.
[17:01:21.542]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:22.658]     INFO: Test took 1116ms.
[17:01:22.661]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:23.777]     INFO: Test took 1116ms.
[17:01:23.780]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:24.896]     INFO: Test took 1116ms.
[17:01:24.899]     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:26.014]     INFO: Test took 1115ms.
[17:01:33.143]     INFO: PixTestPhOptimization::doTest() done, duration: 502 seconds
[17:01:33.143]     INFO: PH scale (per ROC):    65  74  77  77  75  71  74  74  74  75  69  71  79  70  68  79
[17:01:33.143]     INFO: PH offset (per ROC):  184 179 174 187 188 182 177 160 170 163 178 178 163 176 166 176
[17:01:38.114]     INFO: ######################################################################
[17:01:38.114]     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:01:38.114]     INFO: ######################################################################
[17:01:38.114]     INFO: Measure
[17:01:38.147]     INFO: scanning low vcal = 10
[17:01:42.072]     INFO: Test took 3925ms.
[17:01:42.079]     INFO: scanning low vcal = 20
[17:01:46.014]     INFO: Test took 3935ms.
[17:01:46.021]     INFO: scanning low vcal = 30
[17:01:49.960]     INFO: Test took 3939ms.
[17:01:49.969]     INFO: scanning low vcal = 40
[17:01:54.465]     INFO: Test took 4496ms.
[17:01:54.617]     INFO: scanning low vcal = 50
[17:01:59.142]     INFO: Test took 4525ms.
[17:01:59.306]     INFO: scanning low vcal = 60
[17:02:03.827]     INFO: Test took 4521ms.
[17:02:03.993]     INFO: scanning low vcal = 70
[17:02:08.519]     INFO: Test took 4526ms.
[17:02:08.687]     INFO: scanning low vcal = 80
[17:02:13.207]     INFO: Test took 4520ms.
[17:02:13.375]     INFO: scanning low vcal = 90
[17:02:17.911]     INFO: Test took 4536ms.
[17:02:18.078]     INFO: scanning low vcal = 100
[17:02:22.603]     INFO: Test took 4525ms.
[17:02:22.768]     INFO: scanning low vcal = 110
[17:02:27.295]     INFO: Test took 4526ms.
[17:02:27.460]     INFO: scanning low vcal = 120
[17:02:31.990]     INFO: Test took 4529ms.
[17:02:32.159]     INFO: scanning low vcal = 130
[17:02:36.683]     INFO: Test took 4524ms.
[17:02:36.848]     INFO: scanning low vcal = 140
[17:02:41.481]     INFO: Test took 4633ms.
[17:02:41.646]     INFO: scanning low vcal = 150
[17:02:46.169]     INFO: Test took 4523ms.
[17:02:46.336]     INFO: scanning low vcal = 160
[17:02:50.872]     INFO: Test took 4536ms.
[17:02:51.038]     INFO: scanning low vcal = 170
[17:02:55.560]     INFO: Test took 4522ms.
[17:02:55.730]     INFO: scanning low vcal = 180
[17:03:00.252]     INFO: Test took 4522ms.
[17:03:00.418]     INFO: scanning low vcal = 190
[17:03:04.942]     INFO: Test took 4524ms.
[17:03:05.105]     INFO: scanning low vcal = 200
[17:03:09.631]     INFO: Test took 4525ms.
[17:03:09.797]     INFO: scanning low vcal = 210
[17:03:14.318]     INFO: Test took 4521ms.
[17:03:14.484]     INFO: scanning low vcal = 220
[17:03:19.014]     INFO: Test took 4530ms.
[17:03:19.179]     INFO: scanning low vcal = 230
[17:03:23.699]     INFO: Test took 4520ms.
[17:03:23.867]     INFO: scanning low vcal = 240
[17:03:28.391]     INFO: Test took 4524ms.
[17:03:28.552]     INFO: scanning low vcal = 250
[17:03:33.073]     INFO: Test took 4521ms.
[17:03:33.243]     INFO: scanning high vcal = 30 (= 210 in low range)
[17:03:37.771]     INFO: Test took 4528ms.
[17:03:37.937]     INFO: scanning high vcal = 50 (= 350 in low range)
[17:03:42.465]     INFO: Test took 4527ms.
[17:03:42.631]     INFO: scanning high vcal = 70 (= 490 in low range)
[17:03:47.157]     INFO: Test took 4526ms.
[17:03:47.321]     INFO: scanning high vcal = 90 (= 630 in low range)
[17:03:51.848]     INFO: Test took 4527ms.
[17:03:52.013]     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:03:56.537]     INFO: Test took 4524ms.
[17:03:57.552]     INFO: PixTestGainPedestal::measure() done 
[17:03:57.552]     INFO: Fit
[17:05:00.221]     INFO: PixTestGainPedestal::fit() done
[17:05:00.221]     INFO: non-linearity mean:  0.959 0.964 0.961 0.964 0.961 0.957 0.961 0.959 0.958 0.958 0.956 0.950 0.958 0.959 0.956 0.964
[17:05:00.221]     INFO: non-linearity RMS:   0.008 0.005 0.006 0.006 0.007 0.006 0.006 0.006 0.006 0.006 0.007 0.007 0.006 0.006 0.006 0.004
[17:05:00.221]     INFO: Save
[17:05:00.693]     INFO: PixTestGainPedestal::doTest() done, duration: 202 seconds
[17:05:09.785]    QUIET: Connection to board 58 closed.
