# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do lab1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work gate_work 
# Copying /usr/local/quartus/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {lab1.vo}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:21:55 on Jan 12,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." lab1.vo 
# -- Compiling module lab1
# 
# Top level modules:
# 	lab1
# End time: 16:21:56 on Jan 12,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/u1462567/Desktop/3710/ece3710/verilog {/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:21:56 on Jan 12,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/u1462567/Desktop/3710/ece3710/verilog" /home/u1462567/Desktop/3710/ece3710/verilog/lab1.v 
# -- Compiling module lab1
# 
# Top level modules:
# 	lab1
# End time: 16:21:56 on Jan 12,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/u1462567/Desktop/3710/ece3710/verilog {/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:21:56 on Jan 12,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/u1462567/Desktop/3710/ece3710/verilog" /home/u1462567/Desktop/3710/ece3710/verilog/ALU.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:21:56 on Jan 12,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/u1462567/Desktop/3710/ece3710/verilog {/home/u1462567/Desktop/3710/ece3710/verilog/tb_ALU.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:21:56 on Jan 12,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/u1462567/Desktop/3710/ece3710/verilog" /home/u1462567/Desktop/3710/ece3710/verilog/tb_ALU.v 
# -- Compiling module tb_alu
# 
# Top level modules:
# 	tb_alu
# End time: 16:21:56 on Jan 12,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  tb_alu
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" tb_alu 
# Start time: 16:21:56 on Jan 12,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_alu(fast)
# Loading work.alu(fast)
# 
# add wave *
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: u1462567  Hostname: dsl8  ProcessID: 284356
#           Attempting to use alternate WLF file "./wlfteQNh8J".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteQNh8J
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Starting ALU testbench...
# Passed middle range tests, begining edge case testing.
# Testing ADD edge cases.
# Add edge cases successfull.
# Testing ADDU edge cases.
# Add edge cases successfull.
# ALU testbench completed.
# ** Note: $finish    : /home/u1462567/Desktop/3710/ece3710/verilog/tb_ALU.v(277)
#    Time: 5094 ns  Iteration: 0  Instance: /tb_alu
# 1
# Break in Module tb_alu at /home/u1462567/Desktop/3710/ece3710/verilog/tb_ALU.v line 277
# End time: 16:27:32 on Jan 12,2026, Elapsed time: 0:05:36
# Errors: 0, Warnings: 3
