
             Lattice Mapping Report File for Design Module 'ci00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     Registro10_Registro10.ngd -o Registro10_Registro10_map.ncd -pr
     Registro10_Registro10.prf -mp Registro10_Registro10.mrp -lpf G:/todas las
     carpetas/Escom/Semestre5/Arquitectura de Computadoras/Practicas/Registro
     izquierda/Registro10/Registro10_Registro10_synplify.lpf -lpf G:/todas las
     carpetas/Escom/Semestre5/Arquitectura de Computadoras/Practicas/Registro
     izquierda/Registro10.lpf -c 0 -gui -msgset G:/todas las
     carpetas/Escom/Semestre5/Arquitectura de Computadoras/Practicas/Registro
     izquierda/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  09/14/17  23:49:43

Design Summary
--------------

   Number of registers:      8 out of  7209 (0%)
      PFU registers:            7 out of  6864 (0%)
      PIO registers:            1 out of   345 (0%)
   Number of SLICEs:         4 out of  3432 (0%)
      SLICEs as Logic/ROM:      4 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          8 out of  6864 (0%)
      Number used as logic LUTs:          8
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 20 + 4(JTAG) out of 115 (21%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

                                    Page 1




Design:  ci00                                          Date:  09/14/17  23:49:43

Design Summary (cont)
---------------------
   Number of clocks:  1
     Net clk_c: 5 loads, 5 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  0
   Number of LSRs:  1
     Net clr_c: 5 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net set_c: 8 loads
     Net clr_c: 5 loads
     Net salida_c[0]: 2 loads
     Net salida_c[1]: 2 loads
     Net salida_c[2]: 2 loads
     Net salida_c[3]: 2 loads
     Net salida_c[4]: 2 loads
     Net salida_c[5]: 2 loads
     Net salida_c[6]: 2 loads
     Net entrada_c[0]: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| salida[0]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[7]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| salida[6]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[5]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[4]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[3]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[2]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[1]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |

                                    Page 2




Design:  ci00                                          Date:  09/14/17  23:49:43

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| clr                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| set                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| aux                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[7]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[6]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[5]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 34 MB
        














                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
