#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 29 06:17:24 2025
# Process ID         : 45644
# Current directory  : C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip/vivado.log
# Journal file       : C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip\vivado.jou
# Running On         : RudyAsus
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33736 MB
# Swap memory        : 19838 MB
# Total Virtual      : 53574 MB
# Available Virtual  : 5324 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/solution1_data.json outdir=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip srcdir=C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip/misc
INFO: Copied 19 verilog file(s) to C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip/hdl/verilog
INFO: Copied 18 vhdl file(s) to C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 625.965 ; gain = 184.395
INFO: Import ports from HDL: C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip/hdl/vhdl/fast_protocol.vhd (fast_protocol)
INFO: Add axi4stream interface lbRxDataIn
INFO: Add axi4stream interface lbRxMetadataIn
INFO: Add axi4stream interface lbRequestPortOpenOut
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4stream interface lbPortOpenReplyIn
INFO: Add axi4stream interface lbTxDataOut
INFO: Add axi4stream interface lbTxMetadataOut
INFO: Add axi4stream interface lbTxLengthOut
INFO: Add axi4stream interface tagsIn
INFO: Add axi4stream interface tagsOut
INFO: Add axi4stream interface metadata_to_book
INFO: Add axi4stream interface metadata_from_book
INFO: Add axi4stream interface time_to_book
INFO: Add axi4stream interface time_from_book
INFO: Add axi4stream interface order_to_book
INFO: Add axi4stream interface order_from_book
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip/component.xml
INFO: Created IP archive C:/Users/ruuud/spring2025/cse145/AAAAHHHH/ECE1373_2016_hft_on_fpga/src/fast_hls/solution1/impl/ip/xilinx_com_hls_fast_protocol_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu May 29 06:17:35 2025...
