
---------- Begin Simulation Statistics ----------
final_tick                                 1135301200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148458                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   259726                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.77                       # Real time elapsed on the host
host_tick_rate                               76867373                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2192651                       # Number of instructions simulated
sim_ops                                       3836049                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001135                       # Number of seconds simulated
sim_ticks                                  1135301200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               457782                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25018                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            488175                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             251376                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          457782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           206406                       # Number of indirect misses.
system.cpu.branchPred.lookups                  518614                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13332                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12563                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2513392                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2019688                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25115                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     371357                       # Number of branches committed
system.cpu.commit.bw_lim_events                634980                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          899649                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2192651                       # Number of instructions committed
system.cpu.commit.committedOps                3836049                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2429113                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.579197                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724434                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1167623     48.07%     48.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       199999      8.23%     56.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       183403      7.55%     63.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       243108     10.01%     73.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       634980     26.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2429113                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      83135                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11410                       # Number of function calls committed.
system.cpu.commit.int_insts                   3773064                       # Number of committed integer instructions.
system.cpu.commit.loads                        520803                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21472      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3013771     78.56%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2765      0.07%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      0.98%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3273      0.09%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.16%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12789      0.33%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13752      0.36%     81.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          10028      0.26%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.03%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          500509     13.05%     94.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         178682      4.66%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20294      0.53%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12367      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3836049                       # Class of committed instruction
system.cpu.commit.refs                         711852                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2192651                       # Number of Instructions Simulated
system.cpu.committedOps                       3836049                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.294439                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.294439                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8129                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32418                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47405                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4391                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1024758                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4959138                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   320425                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1214295                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25192                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89829                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      606034                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2138                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      210803                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           173                       # TLB misses on write requests
system.cpu.fetch.Branches                      518614                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    265236                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2292289                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4662                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2975705                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           705                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50384                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182723                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             356166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             264708                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.048428                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2674499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.958129                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.928550                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1251036     46.78%     46.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    82972      3.10%     49.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    63323      2.37%     52.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    81276      3.04%     55.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1195892     44.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2674499                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    136634                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    74464                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    230142400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    230142400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    230142400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    230142400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    230142000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    230142000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8833200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8832800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       608800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       608800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5190000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5196000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5131600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5167600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     83173200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     83157600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     83155600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     83165200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1754292400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29720                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   402736                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.542456                       # Inst execution rate
system.cpu.iew.exec_refs                       818254                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     210740                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691352                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                638916                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                930                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               592                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               221748                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4735638                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                607514                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35644                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4377881                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3234                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9220                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25192                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15265                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42135                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          275                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       118111                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30698                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             88                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21229                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8491                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6064344                       # num instructions consuming a value
system.cpu.iew.wb_count                       4355118                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569840                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3455705                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.534436                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4362426                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6767425                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3743778                       # number of integer regfile writes
system.cpu.ipc                               0.772535                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.772535                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27794      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3452135     78.22%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2789      0.06%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41376      0.94%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4836      0.11%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1254      0.03%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6925      0.16%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16405      0.37%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15511      0.35%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               10617      0.24%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2255      0.05%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               592072     13.41%     94.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              199642      4.52%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26111      0.59%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13806      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4413528                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   99893                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              201169                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        96422                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             139923                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4285841                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11319414                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4258696                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5495378                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4734539                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4413528                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1099                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          899578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19031                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            357                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1333730                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2674499                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.650226                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.667693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1179192     44.09%     44.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              188842      7.06%     51.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              318786     11.92%     63.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              363602     13.60%     76.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              624077     23.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2674499                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.555015                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      265353                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           368                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10018                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4163                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               638916                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              221748                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1660500                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2838254                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  840163                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5202861                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               18                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46775                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   371510                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15627                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4799                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12737406                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4881778                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6615883                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1244512                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73425                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25192                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173401                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1412999                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            171308                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7724703                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19721                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                882                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208076                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            934                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6529831                       # The number of ROB reads
system.cpu.rob.rob_writes                     9717728                       # The number of ROB writes
system.cpu.timesIdled                            1603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38228                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              435                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          696                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            696                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              128                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23058                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12198                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1340                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8127                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1393                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12198                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       955584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       955584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  955584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13591                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13591    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13591                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11396231                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29509469                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17608                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4133                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23891                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                972                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2146                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2146                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17608                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8326                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49654                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57980                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       182976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1259840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1442816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10526                       # Total snoops (count)
system.l2bus.snoopTraffic                       85952                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30278                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014796                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120738                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29830     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      448      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30278                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20271199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18972614                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3435198                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1135301200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       261684                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           261684                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       261684                       # number of overall hits
system.cpu.icache.overall_hits::total          261684                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3551                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3551                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3551                       # number of overall misses
system.cpu.icache.overall_misses::total          3551                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    176779600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    176779600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    176779600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    176779600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       265235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       265235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       265235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       265235                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013388                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013388                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013388                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013388                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49783.047029                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49783.047029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49783.047029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49783.047029                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          689                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          689                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          689                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          689                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2862                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2862                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2862                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2862                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143821600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143821600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143821600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143821600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010790                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010790                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010790                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010790                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50252.131377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50252.131377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50252.131377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50252.131377                       # average overall mshr miss latency
system.cpu.icache.replacements                   2605                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       261684                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          261684                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3551                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3551                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    176779600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    176779600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       265235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       265235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013388                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013388                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49783.047029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49783.047029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          689                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          689                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143821600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143821600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50252.131377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50252.131377                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.552649                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              233404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2606                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.564083                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.552649                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990440                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990440                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            533332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           533332                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       719201                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           719201                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       719201                       # number of overall hits
system.cpu.dcache.overall_hits::total          719201                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34546                       # number of overall misses
system.cpu.dcache.overall_misses::total         34546                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1679418800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1679418800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1679418800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1679418800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       753747                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       753747                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       753747                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       753747                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045832                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045832                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045832                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045832                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48613.987148                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48613.987148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48613.987148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48613.987148                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               739                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.424899                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1752                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2793                       # number of writebacks
system.cpu.dcache.writebacks::total              2793                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22041                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22041                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22041                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16893                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    577835600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    577835600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    577835600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251083291                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828918891                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022412                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46208.364654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46208.364654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46208.364654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57220.440064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49068.779435                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15868                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       530271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          530271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1571104800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1571104800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       562636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       562636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48543.327669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48543.327669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22007                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22007                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472420400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472420400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45609.229581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45609.229581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       188930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         188930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2181                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    108314000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    108314000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       191111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49662.540119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49662.540119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    105415200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    105415200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49098.835585                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49098.835585                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4388                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4388                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251083291                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251083291                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57220.440064                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57220.440064                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.114247                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              639831                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.322095                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   738.857583                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   240.256664                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.721541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.234626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.219727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1524386                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1524386                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             902                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4884                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          919                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6705                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            902                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4884                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          919                       # number of overall hits
system.l2cache.overall_hits::total               6705                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1957                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7620                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3469                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13046                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1957                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7620                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3469                       # number of overall misses
system.l2cache.overall_misses::total            13046                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132779600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    521447600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240937985                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    895165185                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132779600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    521447600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240937985                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    895165185                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2859                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12504                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4388                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19751                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2859                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12504                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4388                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19751                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.684505                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609405                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.790565                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.660524                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.684505                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609405                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.790565                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.660524                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67848.543689                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68431.443570                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69454.593543                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68616.065077                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67848.543689                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68431.443570                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69454.593543                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68616.065077                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1340                       # number of writebacks
system.l2cache.writebacks::total                 1340                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             29                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            29                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1957                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7608                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3452                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13017                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1957                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7608                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3452                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          574                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13591                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117123600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    460024000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212405601                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    789553201                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117123600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    460024000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212405601                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35627839                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    825181040                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.684505                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608445                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.786691                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659055                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.684505                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608445                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.786691                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688117                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59848.543689                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60465.825447                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61531.170626                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60655.542829                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59848.543689                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60465.825447                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61531.170626                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62069.405923                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60715.255684                       # average overall mshr miss latency
system.l2cache.replacements                      9551                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2793                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2793                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2793                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2793                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          574                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          574                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35627839                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35627839                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62069.405923                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62069.405923                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          749                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              749                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1397                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1397                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     96436800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     96436800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2146                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2146                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.650979                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.650979                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69031.352899                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69031.352899                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1393                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1393                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     85214800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     85214800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.649115                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.649115                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61173.582197                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61173.582197                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          902                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4135                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          919                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5956                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1957                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6223                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3469                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11649                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132779600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425010800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240937985                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798728385                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2859                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10358                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4388                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17605                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.684505                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600792                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.790565                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661687                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67848.543689                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68296.770047                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69454.593543                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68566.261911                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1957                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6215                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3452                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11624                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117123600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374809200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212405601                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704338401                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.684505                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600019                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.786691                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660267                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59848.543689                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60307.192277                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61531.170626                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60593.461889                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3729.342113                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26261                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9551                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.749555                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.740625                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   312.186768                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2342.771943                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   915.460984                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.181793                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003111                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.076217                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.571966                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223501                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035689                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1148                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1050                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          626                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2206                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280273                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               319375                       # Number of tag accesses
system.l2cache.tags.data_accesses              319375                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1135301200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              869824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85760                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85760                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1957                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7608                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3452                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          574                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13591                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1340                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1340                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          110321384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          428883542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194598579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32357933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              766161438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     110321384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         110321384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        75539425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              75539425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        75539425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         110321384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         428883542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194598579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32357933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             841700863                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1203656400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2731727                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                  4720282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.86                       # Real time elapsed on the host
host_tick_rate                               79446960                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2350142                       # Number of instructions simulated
sim_ops                                       4061203                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000068                       # Number of seconds simulated
sim_ticks                                    68355200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9495                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               247                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              9456                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8822                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              673                       # Number of indirect misses.
system.cpu.branchPred.lookups                    9588                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      51                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           96                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    467233                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    83741                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               247                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       8636                       # Number of branches committed
system.cpu.commit.bw_lim_events                 17501                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            8898                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               157491                       # Number of instructions committed
system.cpu.commit.committedOps                 225154                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       167340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.345488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.177275                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        28211     16.86%     16.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       104436     62.41%     79.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          862      0.52%     79.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16330      9.76%     89.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17501     10.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       167340                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    224786                       # Number of committed integer instructions.
system.cpu.commit.loads                         25033                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          208      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           183072     81.31%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.02%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.01%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.01%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.02%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.02%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.01%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.01%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           24911     11.06%     92.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          16498      7.33%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.05%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            225154                       # Class of committed instruction
system.cpu.commit.refs                          41603                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      157491                       # Number of Instructions Simulated
system.cpu.committedOps                        225154                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.085065                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.085065                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 90662                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 236073                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    19319                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17921                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    249                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 41556                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       25355                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       16662                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        9588                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     17930                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        150990                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   121                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         167724                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     498                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.056107                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              18468                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               8873                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.981485                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             169707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.421173                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.804882                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    96610     56.93%     56.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12515      7.37%     64.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4695      2.77%     67.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4270      2.52%     69.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    51617     30.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               169707                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       864                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      545                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     12340000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     12340000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     12340000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     12340000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     12340400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     12340400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4208400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4207200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4206000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4206800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       91059600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  277                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8797                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.332715                       # Inst execution rate
system.cpu.iew.exec_refs                        42014                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      16662                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3229                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 26210                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                11                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                17085                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              234052                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 25352                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               202                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                227745                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    249                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    26                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             8066                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1177                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          516                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            153                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    606919                       # num instructions consuming a value
system.cpu.iew.wb_count                        227670                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.313398                       # average fanout of values written-back
system.cpu.iew.wb_producers                    190207                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.332276                       # insts written-back per cycle
system.cpu.iew.wb_sent                         227694                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   523793                       # number of integer regfile reads
system.cpu.int_regfile_writes                  201565                       # number of integer regfile writes
system.cpu.ipc                               0.921604                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.921604                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               298      0.13%      0.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                185103     81.20%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    54      0.02%     81.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  64      0.03%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.02%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   95      0.04%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   95      0.04%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  40      0.02%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 54      0.02%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                25163     11.04%     92.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               16594      7.28%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             234      0.10%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             79      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 227947                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     741                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1492                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          689                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1358                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 226908                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             624188                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       226981                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            241594                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     234031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    227947                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            8898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                79                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        31893                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        169707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.343180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.871261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               26418     15.57%     15.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               76262     44.94%     60.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               50632     29.83%     90.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               15159      8.93%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1236      0.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          169707                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.333897                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       17930                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             16641                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16346                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                26210                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17085                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   59727                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           170888                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   27669                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                282882                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  56629                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    31222                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     56                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    20                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1086127                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 235147                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              295186                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     45614                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    108                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    249                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 64592                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12303                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1364                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           541235                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            361                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     94159                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       383891                       # The number of ROB reads
system.cpu.rob.rob_writes                      470476                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           62                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            124                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           32                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            64                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 32                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                32                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      32    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  32                       # Request fanout histogram
system.membus.reqLayer2.occupancy               32000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              69200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  62                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                80                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             62                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                34                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 96                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.020833                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.143576                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       94     97.92%     97.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      2.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   96                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               40800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                59598                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        68355200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        17897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            17897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        17897                       # number of overall hits
system.cpu.icache.overall_hits::total           17897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           33                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             33                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           33                       # number of overall misses
system.cpu.icache.overall_misses::total            33                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1324000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1324000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1324000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1324000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        17930                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17930                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17930                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17930                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001840                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001840                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001840                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001840                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40121.212121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40121.212121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40121.212121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40121.212121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1117600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1117600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1117600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1117600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001562                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001562                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001562                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001562                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39914.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39914.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39914.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39914.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        17897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           17897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           33                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            33                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1324000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1324000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40121.212121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40121.212121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1117600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1117600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39914.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39914.285714                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1153                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.178571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35888                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35888                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        33798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            33798                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        33798                       # number of overall hits
system.cpu.dcache.overall_hits::total           33798                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           59                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           59                       # number of overall misses
system.cpu.dcache.overall_misses::total            59                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2391200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2391200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2391200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2391200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        33857                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        33857                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        33857                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        33857                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001743                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001743                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001743                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001743                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40528.813559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40528.813559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40528.813559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40528.813559                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           28                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1299200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1299200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1299200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1326796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000916                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000916                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000916                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41909.677419                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41909.677419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41909.677419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39023.411765                       # average overall mshr miss latency
system.cpu.dcache.replacements                     34                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        17228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           17228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           59                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2391200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2391200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        17287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17287                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003413                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40528.813559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40528.813559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1299200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1299200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001793                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41909.677419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41909.677419                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        16570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          16570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        16570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        16570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2302                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.705882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   801.961484                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   222.038516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.783166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.216834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          802                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.216797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             67748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            67748                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             13                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                32                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::total               32                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       974800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1144400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2119200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       974800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1144400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2119200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              62                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             62                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.535714                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.548387                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.516129                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.535714                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.548387                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.516129                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64986.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67317.647059                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        66225                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64986.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67317.647059                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        66225                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       854800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1008400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1863200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       854800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1008400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1863200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.535714                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.516129                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.535714                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.516129                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56986.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59317.647059                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        58225                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56986.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59317.647059                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        58225                       # average overall mshr miss latency
system.l2cache.replacements                        34                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       974800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1144400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2119200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.535714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.548387                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.516129                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64986.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67317.647059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        66225                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       854800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1008400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1863200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.535714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.516129                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56986.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59317.647059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        58225                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     95                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   34                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.794118                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.009930                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1042.523548                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1878.305364                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1005.161158                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          136                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008303                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.254522                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.458571                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245401                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033203                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1143                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2953                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1133                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2706                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279053                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720947                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1026                       # Number of tag accesses
system.l2cache.tags.data_accesses                1026                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     68355200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           14044286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           15916858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               29961144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      14044286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          14044286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         3745143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               3745143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         3745143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          14044286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          15916858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              33706287                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1279271200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2211315                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  3850077                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.14                       # Real time elapsed on the host
host_tick_rate                               66532728                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2512996                       # Number of instructions simulated
sim_ops                                       4375573                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000076                       # Number of seconds simulated
sim_ticks                                    75614800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35257                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1618                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             34284                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16245                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35257                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            19012                       # Number of indirect misses.
system.cpu.branchPred.lookups                   39678                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2577                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1379                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    184861                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   108532                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1644                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33307                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50928                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           31490                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               162854                       # Number of instructions committed
system.cpu.commit.committedOps                 314370                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       156163                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.013089                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.661121                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        46155     29.56%     29.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        25049     16.04%     45.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16484     10.56%     56.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17547     11.24%     67.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        50928     32.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       156163                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      12113                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2394                       # Number of function calls committed.
system.cpu.commit.int_insts                    305203                       # Number of committed integer instructions.
system.cpu.commit.loads                         38932                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1358      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           239384     76.15%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1503      0.48%     77.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.07%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            532      0.17%     77.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.07%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.03%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1743      0.55%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1824      0.58%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3692      1.17%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.04%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           37073     11.79%     91.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          23915      7.61%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1859      0.59%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          812      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            314370                       # Class of committed instruction
system.cpu.commit.refs                          63659                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      162854                       # Number of Instructions Simulated
system.cpu.committedOps                        314370                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.160776                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.160776                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           62                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          184                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          316                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 23781                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 358522                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    39175                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     98098                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1663                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2476                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       41913                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            94                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       26090                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       39678                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     28802                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        123635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   453                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         188977                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           168                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3326                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.209895                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              39692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              18822                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.999683                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             165193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.226523                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.876330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    60724     36.76%     36.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11758      7.12%     43.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4472      2.71%     46.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5852      3.54%     50.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    82387     49.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               165193                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     19926                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10720                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     17000000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     16999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     16999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     16999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     16999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     16999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       353600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       353600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        88000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        88000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        88000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        88000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       798800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       798800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       746400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       796000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      6880000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      6865600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      6886000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      6855200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      133684000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2035                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    34730                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.763591                       # Inst execution rate
system.cpu.iew.exec_refs                        67670                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26022                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14608                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 43362                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                42                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27232                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              345834                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 41648                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2925                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                333384                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     40                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   342                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1663                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   409                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3420                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4432                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2505                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1821                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            214                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    377355                       # num instructions consuming a value
system.cpu.iew.wb_count                        332228                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.618979                       # average fanout of values written-back
system.cpu.iew.wb_producers                    233575                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.757476                       # insts written-back per cycle
system.cpu.iew.wb_sent                         332593                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   497504                       # number of integer regfile reads
system.cpu.int_regfile_writes                  261519                       # number of integer regfile writes
system.cpu.ipc                               0.861493                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.861493                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2099      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                254993     75.82%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1504      0.45%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   264      0.08%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 644      0.19%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.07%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  138      0.04%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1887      0.56%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1902      0.57%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3722      1.11%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                201      0.06%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                40216     11.96%     91.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               25426      7.56%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2135      0.63%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            939      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 336306                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   13015                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               26057                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        12810                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              14895                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 321192                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             812453                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       319418                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            362434                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     345527                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    336306                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 307                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           31474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               702                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            178                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        39654                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        165193                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.035837                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.581093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               46526     28.16%     28.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19812     11.99%     40.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               24305     14.71%     54.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               30316     18.35%     73.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               44234     26.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          165193                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.779049                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       28831                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1121                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              298                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                43362                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27232                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  139374                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           189037                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   16463                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                362568                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    784                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    40825                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    243                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    56                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                900554                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 354268                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              404536                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     98738                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3496                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1663                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5222                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    41992                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             21421                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           530782                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2282                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                144                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4217                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            155                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       451095                       # The number of ROB reads
system.cpu.rob.rob_writes                      700800                       # The number of ROB writes
system.cpu.timesIdled                             293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1793                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               49                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           31                       # Transaction distribution
system.membus.trans_dist::CleanEvict              430                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           420                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        33280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        33280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   33280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               489                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 489                       # Request fanout histogram
system.membus.reqLayer2.occupancy              429636                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1053764                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 815                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           154                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1240                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 81                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                81                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            816                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1606                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1083                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2689                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    65216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               498                       # Total snoops (count)
system.l2bus.snoopTraffic                        1984                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1395                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037276                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.189505                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1343     96.27%     96.27% # Request fanout histogram
system.l2bus.snoop_fanout::1                       52      3.73%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1395                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              433200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               829156                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              642399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        75614800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        28147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            28147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        28147                       # number of overall hits
system.cpu.icache.overall_hits::total           28147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          655                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            655                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          655                       # number of overall misses
system.cpu.icache.overall_misses::total           655                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26146000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26146000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26146000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26146000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        28802                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        28802                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        28802                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        28802                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022741                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022741                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022741                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022741                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39917.557252                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39917.557252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39917.557252                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39917.557252                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          536                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          536                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          536                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          536                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20814800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20814800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20814800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20814800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018610                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018610                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018610                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38833.582090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38833.582090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38833.582090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38833.582090                       # average overall mshr miss latency
system.cpu.icache.replacements                    535                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        28147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           28147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          655                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           655                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26146000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26146000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        28802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        28802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39917.557252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39917.557252                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          536                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20814800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20814800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38833.582090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38833.582090                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               76596                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             96.834387                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             58139                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            58139                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        62672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62672                       # number of overall hits
system.cpu.dcache.overall_hits::total           62672                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          555                       # number of overall misses
system.cpu.dcache.overall_misses::total           555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     26489600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26489600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26489600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26489600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        63227                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        63227                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        63227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        63227                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008778                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008778                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47729.009009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47729.009009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47729.009009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47729.009009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          151                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                40                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          123                       # number of writebacks
system.cpu.dcache.writebacks::total               123                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          361                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14130000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14130000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14130000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2583555                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16713555                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005014                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005014                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005014                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005710                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44574.132492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44574.132492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44574.132492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58717.159091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46297.936288                       # average overall mshr miss latency
system.cpu.dcache.replacements                    361                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        37958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           37958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21714800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21714800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        38432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        38432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45811.814346                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45811.814346                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9420000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9420000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39915.254237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39915.254237                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        24714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          24714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           81                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4774800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4774800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        24795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58948.148148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58948.148148                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4710000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4710000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58148.148148                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58148.148148                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2583555                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2583555                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58717.159091                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58717.159091                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              190826                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1385                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            137.780505                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   829.522861                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   194.477139                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.810081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.189919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          862                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.158203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            126815                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           126815                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             269                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             131                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 407                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            269                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            131                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                407                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           267                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           186                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               490                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          267                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          186                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           37                       # number of overall misses
system.l2cache.overall_misses::total              490                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17909200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12634000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2501964                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     33045164                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17909200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12634000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2501964                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     33045164                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          536                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          317                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             897                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          536                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          317                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            897                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.498134                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.586751                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.546265                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.498134                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.586751                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.546265                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67075.655431                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67924.731183                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67620.648649                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67439.110204                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67075.655431                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67924.731183                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67620.648649                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67439.110204                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             31                       # number of writebacks
system.l2cache.writebacks::total                   31                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          267                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          186                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           37                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          490                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          267                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          186                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           37                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          490                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15781200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11146000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2205964                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     29133164                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15781200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11146000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2205964                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     29133164                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.498134                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.586751                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.546265                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.498134                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.586751                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.546265                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59105.617978                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59924.731183                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59620.648649                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59455.436735                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59105.617978                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59924.731183                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59620.648649                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59455.436735                       # average overall mshr miss latency
system.l2cache.replacements                       498                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          123                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          123                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          123                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          123                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           12                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               12                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           69                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             69                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      4510000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      4510000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           81                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           81                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.851852                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.851852                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65362.318841                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65362.318841                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           69                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           69                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      3958000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      3958000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.851852                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.851852                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 57362.318841                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57362.318841                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          269                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          119                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          395                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          267                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          421                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17909200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8124000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2501964                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28535164                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          536                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          816                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.498134                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.495763                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.840909                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.515931                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67075.655431                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69435.897436                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67620.648649                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67779.486936                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          267                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          421                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15781200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7188000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2205964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25175164                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.498134                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.495763                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.840909                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.515931                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59105.617978                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61435.897436                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59620.648649                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59798.489311                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13957                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4594                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.038093                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.571803                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1114.916547                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1853.809656                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   959.628807                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   129.073187                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009417                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272196                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452590                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234284                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031512                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1000                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          948                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2484                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.244141                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14834                       # Number of tag accesses
system.l2cache.tags.data_accesses               14834                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     75614800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           17024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               31296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        17024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          17024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1984                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1984                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              266                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              186                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  489                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            31                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  31                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          225141110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          157429498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     31316621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              413887228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     225141110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         225141110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        26238250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              26238250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        26238250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         225141110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         157429498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     31316621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             440125478                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
