m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
Ebinarytobcd
Z0 w1586945175
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay
Z5 8C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
Z6 FC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd
l0
L5
VRWe8:HF1n[5Pk4?;1e[@W0
!s100 GkGXQ0BaAh?PEzN3i0bVS1
Z7 OV;C;10.5b;63
32
Z8 !s110 1586958699
!i10b 1
Z9 !s108 1586958698.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd|
Z11 !s107 C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/BinaryToBCD.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Asim
R1
R2
R3
Z14 DEx4 work 11 binarytobcd 0 22 RWe8:HF1n[5Pk4?;1e[@W0
l40
L13
V=A7T^AY?1JBGmUiU@HJj32
!s100 TMoCIi6mWW_d52a=E[;5H1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eclockdividermodule
R0
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
Z16 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z17 8C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
Z18 FC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R7
32
Z19 !s110 1586958700
!i10b 1
Z20 !s108 1586958700.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd|
Z22 !s107 C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/ClockDividerModule.vhd|
!i113 1
R12
R13
Asim
R15
R1
R16
R2
R3
Z23 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R7
32
R19
!i10b 1
R20
R21
R22
!i113 1
R12
R13
Edisplay
R0
R1
R2
R3
R4
Z24 8C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
Z25 FC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd
l0
L5
V^cWcTIBCUeW6H6M<gb47a0
!s100 F[BS2[T1^WAXniIh;A`0l2
R7
32
Z26 !s110 1586958701
!i10b 1
Z27 !s108 1586958701.000000
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd|
Z29 !s107 C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Display.vhd|
!i113 1
R12
R13
Asim
R1
R2
R3
Z30 DEx4 work 7 display 0 22 ^cWcTIBCUeW6H6M<gb47a0
l23
L15
VH=>obUQ>100BVUbj^[mTF1
!s100 [^kegh`jP[PaBLE0?`>8G2
R7
32
R26
!i10b 1
R27
R28
R29
!i113 1
R12
R13
Enumpad
Z31 w1586958674
R1
R2
R3
R4
Z32 8C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
Z33 FC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd
l0
L5
V62R@h1RTAID?CAdjAQYF12
!s100 OgTWGjzG1EV[OEoRJT^g33
R7
32
R26
!i10b 1
R27
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd|
Z35 !s107 C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/Numpad.vhd|
!i113 1
R12
R13
Asim
R1
R2
R3
Z36 DEx4 work 6 numpad 0 22 62R@h1RTAID?CAdjAQYF12
l30
L18
V=]E8cYBaRCMI3WR[EAVH;1
!s100 R?ez1Ul4goTX4^mUKQjzi1
R7
32
R26
!i10b 1
R27
R34
R35
!i113 1
R12
R13
Etestbench
Z37 w1586958640
R1
R2
R3
R4
Z38 8C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
Z39 FC:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd
l0
L5
VHKE8B9bBlz<mgSDbBU5gh1
!s100 3YHC>;3z0@kjD9QD`JO[i3
R7
32
R26
!i10b 1
R27
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd|
Z41 !s107 C:/Users/Bruger/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Display/ModelSimNumpadDisplay/TestBench.vhd|
!i113 1
R12
R13
Asim
R36
R30
R14
R15
R16
R23
R1
R2
R3
Z42 DEx4 work 9 testbench 0 22 HKE8B9bBlz<mgSDbBU5gh1
l20
L8
Z43 VjMgQYXN4Pk@S:ee7lmYFm1
Z44 !s100 OilPC=8>GnSMSocBkJeN71
R7
32
R26
!i10b 1
R27
R40
R41
!i113 1
R12
R13
