Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 28 14:29:21 2024
| Host         : Iustin-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UnitateControl1_timing_summary_routed.rpt -pb UnitateControl1_timing_summary_routed.pb -rpx UnitateControl1_timing_summary_routed.rpx -warn_on_violation
| Design       : UnitateControl1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               1           
TIMING-16  Warning           Large setup violation                                      1000        
TIMING-18  Warning           Missing input or output delay                              11          
TIMING-20  Warning           Non-clocked latch                                          4           
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clrok (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: imgok (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_Stare_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_onehot_Stare_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.444   -78200.977                  14955                16618        0.036        0.000                      0                16618        3.000        0.000                       0                  7990  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clock_divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 6.735}      13.470          74.240          
  clkfbout_clk_wiz_0        {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            -10.942   -12377.456                   6682                 8611        0.036        0.000                      0                 8611        6.235        0.000                       0                  7815  
  clkfbout_clk_wiz_0                                                                                                                                                         47.845        0.000                       0                     3  
sys_clk_pin                       4.558        0.000                      0                  298        0.153        0.000                      0                  298        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0      -11.444    -5797.847                    581                  581        0.469        0.000                      0                  581  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0       -8.834   -60030.316                   7695                 7695        1.148        0.000                      0                 7695  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_divider/inst/clk_in1
  To Clock:  clock_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         6682  Failing Endpoints,  Worst Slack      -10.942ns,  Total Violation   -12377.456ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.942ns  (required time - arrival time)
  Source:                 video_signal_portmap/ok_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram111/memory_reg[12][73]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (clk_out1_clk_wiz_0 rise@13.470ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.306ns  (logic 0.580ns (2.386%)  route 23.726ns (97.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 15.151 - 13.470 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.706     1.708    video_signal_portmap/clk_out1
    SLICE_X7Y137         FDRE                                         r  video_signal_portmap/ok_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  video_signal_portmap/ok_video_reg/Q
                         net (fo=1916, routed)       23.726    25.890    vram111/enable_vram
    SLICE_X11Y179        LUT4 (Prop_lut4_I1_O)        0.124    26.014 r  vram111/memory[12][73]_i_1/O
                         net (fo=1, routed)           0.000    26.014    vram111/memory[12][73]_i_1_n_0
    SLICE_X11Y179        FDCE                                         r  vram111/memory_reg[12][73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.470    13.470 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.470 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683    15.153    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.459 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.382    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.473 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.678    15.151    vram111/clk_out1
    SLICE_X11Y179        FDCE                                         r  vram111/memory_reg[12][73]/C
                         clock pessimism              0.006    15.157    
                         clock uncertainty           -0.113    15.044    
    SLICE_X11Y179        FDCE (Setup_fdce_C_D)        0.029    15.073    vram111/memory_reg[12][73]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -26.014    
  -------------------------------------------------------------------
                         slack                                -10.942    

Slack (VIOLATED) :        -10.808ns  (required time - arrival time)
  Source:                 video_signal_portmap/ok_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram111/memory_reg[41][78]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (clk_out1_clk_wiz_0 rise@13.470ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.169ns  (logic 0.580ns (2.400%)  route 23.589ns (97.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 15.147 - 13.470 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.706     1.708    video_signal_portmap/clk_out1
    SLICE_X7Y137         FDRE                                         r  video_signal_portmap/ok_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  video_signal_portmap/ok_video_reg/Q
                         net (fo=1916, routed)       23.589    25.753    vram111/enable_vram
    SLICE_X13Y177        LUT4 (Prop_lut4_I1_O)        0.124    25.877 r  vram111/memory[41][78]_i_1/O
                         net (fo=1, routed)           0.000    25.877    vram111/memory[41][78]_i_1_n_0
    SLICE_X13Y177        FDCE                                         r  vram111/memory_reg[41][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.470    13.470 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.470 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683    15.153    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.459 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.382    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.473 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.674    15.147    vram111/clk_out1
    SLICE_X13Y177        FDCE                                         r  vram111/memory_reg[41][78]/C
                         clock pessimism              0.006    15.153    
                         clock uncertainty           -0.113    15.040    
    SLICE_X13Y177        FDCE (Setup_fdce_C_D)        0.029    15.069    vram111/memory_reg[41][78]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -25.877    
  -------------------------------------------------------------------
                         slack                                -10.808    

Slack (VIOLATED) :        -10.781ns  (required time - arrival time)
  Source:                 video_signal_portmap/ok_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram111/memory_reg[11][72]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (clk_out1_clk_wiz_0 rise@13.470ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.193ns  (logic 0.580ns (2.397%)  route 23.613ns (97.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 15.150 - 13.470 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.706     1.708    video_signal_portmap/clk_out1
    SLICE_X7Y137         FDRE                                         r  video_signal_portmap/ok_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  video_signal_portmap/ok_video_reg/Q
                         net (fo=1916, routed)       23.613    25.777    vram111/enable_vram
    SLICE_X10Y178        LUT4 (Prop_lut4_I1_O)        0.124    25.901 r  vram111/memory[11][72]_i_1/O
                         net (fo=1, routed)           0.000    25.901    vram111/memory[11][72]_i_1_n_0
    SLICE_X10Y178        FDCE                                         r  vram111/memory_reg[11][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.470    13.470 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.470 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683    15.153    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.459 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.382    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.473 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.677    15.150    vram111/clk_out1
    SLICE_X10Y178        FDCE                                         r  vram111/memory_reg[11][72]/C
                         clock pessimism              0.006    15.156    
                         clock uncertainty           -0.113    15.043    
    SLICE_X10Y178        FDCE (Setup_fdce_C_D)        0.077    15.120    vram111/memory_reg[11][72]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -25.901    
  -------------------------------------------------------------------
                         slack                                -10.781    

Slack (VIOLATED) :        -10.775ns  (required time - arrival time)
  Source:                 video_signal_portmap/ok_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram111/memory_reg[12][72]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (clk_out1_clk_wiz_0 rise@13.470ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.191ns  (logic 0.580ns (2.398%)  route 23.611ns (97.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 15.150 - 13.470 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.706     1.708    video_signal_portmap/clk_out1
    SLICE_X7Y137         FDRE                                         r  video_signal_portmap/ok_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  video_signal_portmap/ok_video_reg/Q
                         net (fo=1916, routed)       23.611    25.775    vram111/enable_vram
    SLICE_X10Y178        LUT4 (Prop_lut4_I1_O)        0.124    25.899 r  vram111/memory[12][72]_i_1/O
                         net (fo=1, routed)           0.000    25.899    vram111/memory[12][72]_i_1_n_0
    SLICE_X10Y178        FDCE                                         r  vram111/memory_reg[12][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.470    13.470 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.470 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683    15.153    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.459 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.382    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.473 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.677    15.150    vram111/clk_out1
    SLICE_X10Y178        FDCE                                         r  vram111/memory_reg[12][72]/C
                         clock pessimism              0.006    15.156    
                         clock uncertainty           -0.113    15.043    
    SLICE_X10Y178        FDCE (Setup_fdce_C_D)        0.081    15.124    vram111/memory_reg[12][72]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -25.899    
  -------------------------------------------------------------------
                         slack                                -10.775    

Slack (VIOLATED) :        -10.491ns  (required time - arrival time)
  Source:                 video_signal_portmap/ok_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram111/memory_reg[41][79]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (clk_out1_clk_wiz_0 rise@13.470ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.852ns  (logic 0.580ns (2.432%)  route 23.272ns (97.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 15.146 - 13.470 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.706     1.708    video_signal_portmap/clk_out1
    SLICE_X7Y137         FDRE                                         r  video_signal_portmap/ok_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  video_signal_portmap/ok_video_reg/Q
                         net (fo=1916, routed)       23.272    25.436    vram111/enable_vram
    SLICE_X9Y176         LUT4 (Prop_lut4_I1_O)        0.124    25.560 r  vram111/memory[41][79]_i_1/O
                         net (fo=1, routed)           0.000    25.560    vram111/memory[41][79]_i_1_n_0
    SLICE_X9Y176         FDCE                                         r  vram111/memory_reg[41][79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.470    13.470 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.470 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683    15.153    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.459 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.382    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.473 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.673    15.146    vram111/clk_out1
    SLICE_X9Y176         FDCE                                         r  vram111/memory_reg[41][79]/C
                         clock pessimism              0.006    15.152    
                         clock uncertainty           -0.113    15.039    
    SLICE_X9Y176         FDCE (Setup_fdce_C_D)        0.031    15.070    vram111/memory_reg[41][79]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -25.560    
  -------------------------------------------------------------------
                         slack                                -10.491    

Slack (VIOLATED) :        -10.297ns  (required time - arrival time)
  Source:                 video_signal_portmap/ok_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram111/memory_reg[10][74]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (clk_out1_clk_wiz_0 rise@13.470ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.783ns  (logic 0.580ns (2.439%)  route 23.203ns (97.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 15.224 - 13.470 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.706     1.708    video_signal_portmap/clk_out1
    SLICE_X7Y137         FDRE                                         r  video_signal_portmap/ok_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  video_signal_portmap/ok_video_reg/Q
                         net (fo=1916, routed)       23.203    25.367    vram111/enable_vram
    SLICE_X6Y176         LUT4 (Prop_lut4_I1_O)        0.124    25.491 r  vram111/memory[10][74]_i_1/O
                         net (fo=1, routed)           0.000    25.491    vram111/memory[10][74]_i_1_n_0
    SLICE_X6Y176         FDCE                                         r  vram111/memory_reg[10][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.470    13.470 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.470 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683    15.153    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.459 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.382    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.473 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.751    15.224    vram111/clk_out1
    SLICE_X6Y176         FDCE                                         r  vram111/memory_reg[10][74]/C
                         clock pessimism              0.006    15.230    
                         clock uncertainty           -0.113    15.117    
    SLICE_X6Y176         FDCE (Setup_fdce_C_D)        0.077    15.194    vram111/memory_reg[10][74]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -25.491    
  -------------------------------------------------------------------
                         slack                                -10.297    

Slack (VIOLATED) :        -10.290ns  (required time - arrival time)
  Source:                 video_signal_portmap/ok_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram111/memory_reg[10][72]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (clk_out1_clk_wiz_0 rise@13.470ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.650ns  (logic 0.580ns (2.452%)  route 23.070ns (97.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 15.147 - 13.470 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.706     1.708    video_signal_portmap/clk_out1
    SLICE_X7Y137         FDRE                                         r  video_signal_portmap/ok_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  video_signal_portmap/ok_video_reg/Q
                         net (fo=1916, routed)       23.070    25.234    vram111/enable_vram
    SLICE_X11Y176        LUT4 (Prop_lut4_I1_O)        0.124    25.358 r  vram111/memory[10][72]_i_1/O
                         net (fo=1, routed)           0.000    25.358    vram111/memory[10][72]_i_1_n_0
    SLICE_X11Y176        FDCE                                         r  vram111/memory_reg[10][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.470    13.470 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.470 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683    15.153    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.459 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.382    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.473 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.674    15.147    vram111/clk_out1
    SLICE_X11Y176        FDCE                                         r  vram111/memory_reg[10][72]/C
                         clock pessimism              0.006    15.153    
                         clock uncertainty           -0.113    15.040    
    SLICE_X11Y176        FDCE (Setup_fdce_C_D)        0.029    15.069    vram111/memory_reg[10][72]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -25.358    
  -------------------------------------------------------------------
                         slack                                -10.290    

Slack (VIOLATED) :        -10.191ns  (required time - arrival time)
  Source:                 video_signal_portmap/ok_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram111/memory_reg[26][79]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (clk_out1_clk_wiz_0 rise@13.470ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.629ns  (logic 0.580ns (2.455%)  route 23.049ns (97.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 15.225 - 13.470 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.706     1.708    video_signal_portmap/clk_out1
    SLICE_X7Y137         FDRE                                         r  video_signal_portmap/ok_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  video_signal_portmap/ok_video_reg/Q
                         net (fo=1916, routed)       23.049    25.213    vram111/enable_vram
    SLICE_X0Y176         LUT6 (Prop_lut6_I4_O)        0.124    25.337 r  vram111/memory[26][79]_i_1/O
                         net (fo=1, routed)           0.000    25.337    vram111/memory[26][79]_i_1_n_0
    SLICE_X0Y176         FDCE                                         r  vram111/memory_reg[26][79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.470    13.470 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.470 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683    15.153    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.459 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.382    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.473 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.752    15.225    vram111/clk_out1
    SLICE_X0Y176         FDCE                                         r  vram111/memory_reg[26][79]/C
                         clock pessimism              0.006    15.231    
                         clock uncertainty           -0.113    15.118    
    SLICE_X0Y176         FDCE (Setup_fdce_C_D)        0.029    15.147    vram111/memory_reg[26][79]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -25.337    
  -------------------------------------------------------------------
                         slack                                -10.191    

Slack (VIOLATED) :        -10.156ns  (required time - arrival time)
  Source:                 video_signal_portmap/ok_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram111/memory_reg[11][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (clk_out1_clk_wiz_0 rise@13.470ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.460ns  (logic 0.580ns (2.472%)  route 22.880ns (97.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 15.159 - 13.470 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.706     1.708    video_signal_portmap/clk_out1
    SLICE_X7Y137         FDRE                                         r  video_signal_portmap/ok_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  video_signal_portmap/ok_video_reg/Q
                         net (fo=1916, routed)       20.732    22.896    vram111/enable_vram
    SLICE_X0Y194         LUT4 (Prop_lut4_I1_O)        0.124    23.020 r  vram111/memory[11][13]_i_1/O
                         net (fo=1, routed)           2.148    25.168    vram111/memory[11][13]_i_1_n_0
    SLICE_X23Y152        FDCE                                         r  vram111/memory_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.470    13.470 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.470 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683    15.153    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.459 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.382    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.473 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.686    15.159    vram111/clk_out1
    SLICE_X23Y152        FDCE                                         r  vram111/memory_reg[11][13]/C
                         clock pessimism              0.006    15.165    
                         clock uncertainty           -0.113    15.052    
    SLICE_X23Y152        FDCE (Setup_fdce_C_D)       -0.040    15.012    vram111/memory_reg[11][13]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -25.168    
  -------------------------------------------------------------------
                         slack                                -10.156    

Slack (VIOLATED) :        -10.106ns  (required time - arrival time)
  Source:                 video_signal_portmap/ok_video_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram111/memory_reg[25][78]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.470ns  (clk_out1_clk_wiz_0 rise@13.470ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.542ns  (logic 0.580ns (2.464%)  route 22.962ns (97.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 15.223 - 13.470 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.706     1.708    video_signal_portmap/clk_out1
    SLICE_X7Y137         FDRE                                         r  video_signal_portmap/ok_video_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  video_signal_portmap/ok_video_reg/Q
                         net (fo=1916, routed)       22.962    25.126    vram111/enable_vram
    SLICE_X1Y175         LUT4 (Prop_lut4_I0_O)        0.124    25.250 r  vram111/memory[25][78]_i_1/O
                         net (fo=1, routed)           0.000    25.250    vram111/memory[25][78]_i_1_n_0
    SLICE_X1Y175         FDCE                                         r  vram111/memory_reg[25][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.470    13.470 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.470 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683    15.153    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.459 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.382    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.473 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.750    15.223    vram111/clk_out1
    SLICE_X1Y175         FDCE                                         r  vram111/memory_reg[25][78]/C
                         clock pessimism              0.006    15.229    
                         clock uncertainty           -0.113    15.116    
    SLICE_X1Y175         FDCE (Setup_fdce_C_D)        0.029    15.145    vram111/memory_reg[25][78]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -25.250    
  -------------------------------------------------------------------
                         slack                                -10.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 vram4/draw_initial_image.upper_bound_j_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram4/draw_initial_image.upper_bound_j_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.371ns (70.915%)  route 0.152ns (29.085%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.565     0.567    vram4/clk_out1
    SLICE_X38Y149        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vram4/draw_initial_image.upper_bound_j_reg[19]/Q
                         net (fo=6, routed)           0.151     0.882    vram4/draw_initial_image.upper_bound_j_reg[19]
    SLICE_X38Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.927 r  vram4/draw_initial_image.upper_bound_j[16]_i_2__1/O
                         net (fo=1, routed)           0.000     0.927    debouncer4/draw_initial_image.upper_bound_j_reg[19]_0[3]
    SLICE_X38Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.036 r  debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.037    debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1_n_0
    SLICE_X38Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.090 r  debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.090    vram4/draw_initial_image.upper_bound_j_reg[23]_1[0]
    SLICE_X38Y150        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.923     0.925    vram4/clk_out1
    SLICE_X38Y150        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[20]/C
                         clock pessimism             -0.005     0.920    
    SLICE_X38Y150        FDCE (Hold_fdce_C_D)         0.134     1.054    vram4/draw_initial_image.upper_bound_j_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vram4/draw_initial_image.upper_bound_j_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram4/draw_initial_image.upper_bound_j_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.384ns (71.620%)  route 0.152ns (28.380%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.565     0.567    vram4/clk_out1
    SLICE_X38Y149        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vram4/draw_initial_image.upper_bound_j_reg[19]/Q
                         net (fo=6, routed)           0.151     0.882    vram4/draw_initial_image.upper_bound_j_reg[19]
    SLICE_X38Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.927 r  vram4/draw_initial_image.upper_bound_j[16]_i_2__1/O
                         net (fo=1, routed)           0.000     0.927    debouncer4/draw_initial_image.upper_bound_j_reg[19]_0[3]
    SLICE_X38Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.036 r  debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.037    debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1_n_0
    SLICE_X38Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.103 r  debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.103    vram4/draw_initial_image.upper_bound_j_reg[23]_1[2]
    SLICE_X38Y150        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.923     0.925    vram4/clk_out1
    SLICE_X38Y150        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[22]/C
                         clock pessimism             -0.005     0.920    
    SLICE_X38Y150        FDCE (Hold_fdce_C_D)         0.134     1.054    vram4/draw_initial_image.upper_bound_j_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vram4/draw_initial_image.upper_bound_j_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram4/draw_initial_image.upper_bound_j_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.407ns (72.787%)  route 0.152ns (27.213%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.565     0.567    vram4/clk_out1
    SLICE_X38Y149        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vram4/draw_initial_image.upper_bound_j_reg[19]/Q
                         net (fo=6, routed)           0.151     0.882    vram4/draw_initial_image.upper_bound_j_reg[19]
    SLICE_X38Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.927 r  vram4/draw_initial_image.upper_bound_j[16]_i_2__1/O
                         net (fo=1, routed)           0.000     0.927    debouncer4/draw_initial_image.upper_bound_j_reg[19]_0[3]
    SLICE_X38Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.036 r  debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.037    debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1_n_0
    SLICE_X38Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.126 r  debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.126    vram4/draw_initial_image.upper_bound_j_reg[23]_1[1]
    SLICE_X38Y150        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.923     0.925    vram4/clk_out1
    SLICE_X38Y150        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[21]/C
                         clock pessimism             -0.005     0.920    
    SLICE_X38Y150        FDCE (Hold_fdce_C_D)         0.134     1.054    vram4/draw_initial_image.upper_bound_j_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vram3/draw_initial_image.lower_bound_j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram3/draw_initial_image.lower_bound_j_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.394ns (74.250%)  route 0.137ns (25.750%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.568     0.570    vram3/clk_out1
    SLICE_X33Y148        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDCE (Prop_fdce_C_Q)         0.141     0.711 r  vram3/draw_initial_image.lower_bound_j_reg[6]/Q
                         net (fo=7, routed)           0.136     0.847    vram3/draw_initial_image.lower_bound_j_reg[6]
    SLICE_X33Y148        LUT5 (Prop_lut5_I4_O)        0.045     0.892 r  vram3/draw_initial_image.lower_bound_j[4]_i_3__0/O
                         net (fo=1, routed)           0.000     0.892    vram3/draw_initial_image.lower_bound_j[4]_i_3__0_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.007 r  vram3/draw_initial_image.lower_bound_j_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.007    vram3/draw_initial_image.lower_bound_j_reg[4]_i_1__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.046 r  vram3/draw_initial_image.lower_bound_j_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.046    vram3/draw_initial_image.lower_bound_j_reg[8]_i_1__0_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.100 r  vram3/draw_initial_image.lower_bound_j_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.100    vram3/draw_initial_image.lower_bound_j_reg[12]_i_1__0_n_7
    SLICE_X33Y150        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.925     0.927    vram3/clk_out1
    SLICE_X33Y150        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[12]/C
                         clock pessimism             -0.005     0.922    
    SLICE_X33Y150        FDCE (Hold_fdce_C_D)         0.105     1.027    vram3/draw_initial_image.lower_bound_j_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vram4/draw_initial_image.upper_bound_j_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram4/draw_initial_image.upper_bound_j_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.409ns (72.884%)  route 0.152ns (27.116%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.565     0.567    vram4/clk_out1
    SLICE_X38Y149        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vram4/draw_initial_image.upper_bound_j_reg[19]/Q
                         net (fo=6, routed)           0.151     0.882    vram4/draw_initial_image.upper_bound_j_reg[19]
    SLICE_X38Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.927 r  vram4/draw_initial_image.upper_bound_j[16]_i_2__1/O
                         net (fo=1, routed)           0.000     0.927    debouncer4/draw_initial_image.upper_bound_j_reg[19]_0[3]
    SLICE_X38Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.036 r  debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.037    debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1_n_0
    SLICE_X38Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.128 r  debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.128    vram4/draw_initial_image.upper_bound_j_reg[23]_1[3]
    SLICE_X38Y150        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.923     0.925    vram4/clk_out1
    SLICE_X38Y150        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[23]/C
                         clock pessimism             -0.005     0.920    
    SLICE_X38Y150        FDCE (Hold_fdce_C_D)         0.134     1.054    vram4/draw_initial_image.upper_bound_j_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vram4/draw_initial_image.upper_bound_j_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram4/draw_initial_image.upper_bound_j_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.411ns (72.981%)  route 0.152ns (27.019%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.565     0.567    vram4/clk_out1
    SLICE_X38Y149        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vram4/draw_initial_image.upper_bound_j_reg[19]/Q
                         net (fo=6, routed)           0.151     0.882    vram4/draw_initial_image.upper_bound_j_reg[19]
    SLICE_X38Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.927 r  vram4/draw_initial_image.upper_bound_j[16]_i_2__1/O
                         net (fo=1, routed)           0.000     0.927    debouncer4/draw_initial_image.upper_bound_j_reg[19]_0[3]
    SLICE_X38Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.036 r  debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.037    debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1_n_0
    SLICE_X38Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.077 r  debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.077    debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__1_n_0
    SLICE_X38Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.130 r  debouncer4/draw_initial_image.upper_bound_j_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.130    vram4/draw_initial_image.upper_bound_j_reg[27]_1[0]
    SLICE_X38Y151        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.923     0.925    vram4/clk_out1
    SLICE_X38Y151        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[24]/C
                         clock pessimism             -0.005     0.920    
    SLICE_X38Y151        FDCE (Hold_fdce_C_D)         0.134     1.054    vram4/draw_initial_image.upper_bound_j_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vram3/draw_initial_image.lower_bound_j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram3/draw_initial_image.lower_bound_j_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.405ns (74.773%)  route 0.137ns (25.227%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.568     0.570    vram3/clk_out1
    SLICE_X33Y148        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDCE (Prop_fdce_C_Q)         0.141     0.711 r  vram3/draw_initial_image.lower_bound_j_reg[6]/Q
                         net (fo=7, routed)           0.136     0.847    vram3/draw_initial_image.lower_bound_j_reg[6]
    SLICE_X33Y148        LUT5 (Prop_lut5_I4_O)        0.045     0.892 r  vram3/draw_initial_image.lower_bound_j[4]_i_3__0/O
                         net (fo=1, routed)           0.000     0.892    vram3/draw_initial_image.lower_bound_j[4]_i_3__0_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.007 r  vram3/draw_initial_image.lower_bound_j_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.007    vram3/draw_initial_image.lower_bound_j_reg[4]_i_1__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.046 r  vram3/draw_initial_image.lower_bound_j_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.046    vram3/draw_initial_image.lower_bound_j_reg[8]_i_1__0_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.111 r  vram3/draw_initial_image.lower_bound_j_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.111    vram3/draw_initial_image.lower_bound_j_reg[12]_i_1__0_n_5
    SLICE_X33Y150        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.925     0.927    vram3/clk_out1
    SLICE_X33Y150        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[14]/C
                         clock pessimism             -0.005     0.922    
    SLICE_X33Y150        FDCE (Hold_fdce_C_D)         0.105     1.027    vram3/draw_initial_image.lower_bound_j_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vram4/draw_initial_image.upper_bound_j_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram4/draw_initial_image.upper_bound_j_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.424ns (73.590%)  route 0.152ns (26.410%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.565     0.567    vram4/clk_out1
    SLICE_X38Y149        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y149        FDCE (Prop_fdce_C_Q)         0.164     0.731 r  vram4/draw_initial_image.upper_bound_j_reg[19]/Q
                         net (fo=6, routed)           0.151     0.882    vram4/draw_initial_image.upper_bound_j_reg[19]
    SLICE_X38Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.927 r  vram4/draw_initial_image.upper_bound_j[16]_i_2__1/O
                         net (fo=1, routed)           0.000     0.927    debouncer4/draw_initial_image.upper_bound_j_reg[19]_0[3]
    SLICE_X38Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.036 r  debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.037    debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__1_n_0
    SLICE_X38Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.077 r  debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.077    debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__1_n_0
    SLICE_X38Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.143 r  debouncer4/draw_initial_image.upper_bound_j_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.143    vram4/draw_initial_image.upper_bound_j_reg[27]_1[2]
    SLICE_X38Y151        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.923     0.925    vram4/clk_out1
    SLICE_X38Y151        FDCE                                         r  vram4/draw_initial_image.upper_bound_j_reg[26]/C
                         clock pessimism             -0.005     0.920    
    SLICE_X38Y151        FDCE (Hold_fdce_C_D)         0.134     1.054    vram4/draw_initial_image.upper_bound_j_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vram3/draw_initial_image.upper_bound_j_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram3/draw_initial_image.upper_bound_j_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.567     0.569    vram3/clk_out1
    SLICE_X35Y149        FDCE                                         r  vram3/draw_initial_image.upper_bound_j_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y149        FDCE (Prop_fdce_C_Q)         0.141     0.710 r  vram3/draw_initial_image.upper_bound_j_reg[24]/Q
                         net (fo=6, routed)           0.168     0.878    vram3/draw_initial_image.upper_bound_j_reg[24]
    SLICE_X35Y149        LUT6 (Prop_lut6_I4_O)        0.045     0.923 r  vram3/draw_initial_image.upper_bound_j[24]_i_5__0/O
                         net (fo=1, routed)           0.000     0.923    debouncer4/draw_initial_image.upper_bound_j_reg[27][0]
    SLICE_X35Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.075 r  debouncer4/draw_initial_image.upper_bound_j_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.076    debouncer4/draw_initial_image.upper_bound_j_reg[24]_i_1__0_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.130 r  debouncer4/draw_initial_image.upper_bound_j_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.130    vram3/draw_initial_image.upper_bound_j_reg[31]_1[0]
    SLICE_X35Y150        FDCE                                         r  vram3/draw_initial_image.upper_bound_j_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.924     0.926    vram3/clk_out1
    SLICE_X35Y150        FDCE                                         r  vram3/draw_initial_image.upper_bound_j_reg[28]/C
                         clock pessimism             -0.005     0.921    
    SLICE_X35Y150        FDCE (Hold_fdce_C_D)         0.105     1.026    vram3/draw_initial_image.upper_bound_j_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vram3/draw_initial_image.lower_bound_j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vram3/draw_initial_image.lower_bound_j_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.430ns (75.886%)  route 0.137ns (24.114%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.568     0.570    vram3/clk_out1
    SLICE_X33Y148        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y148        FDCE (Prop_fdce_C_Q)         0.141     0.711 r  vram3/draw_initial_image.lower_bound_j_reg[6]/Q
                         net (fo=7, routed)           0.136     0.847    vram3/draw_initial_image.lower_bound_j_reg[6]
    SLICE_X33Y148        LUT5 (Prop_lut5_I4_O)        0.045     0.892 r  vram3/draw_initial_image.lower_bound_j[4]_i_3__0/O
                         net (fo=1, routed)           0.000     0.892    vram3/draw_initial_image.lower_bound_j[4]_i_3__0_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.007 r  vram3/draw_initial_image.lower_bound_j_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.007    vram3/draw_initial_image.lower_bound_j_reg[4]_i_1__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.046 r  vram3/draw_initial_image.lower_bound_j_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.046    vram3/draw_initial_image.lower_bound_j_reg[8]_i_1__0_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.136 r  vram3/draw_initial_image.lower_bound_j_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.136    vram3/draw_initial_image.lower_bound_j_reg[12]_i_1__0_n_6
    SLICE_X33Y150        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.925     0.927    vram3/clk_out1
    SLICE_X33Y150        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[13]/C
                         clock pessimism             -0.005     0.922    
    SLICE_X33Y150        FDCE (Hold_fdce_C_D)         0.105     1.027    vram3/draw_initial_image.lower_bound_j_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.735 }
Period(ns):         13.470
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.470      11.315     BUFGCTRL_X0Y0    clock_divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.470      12.221     MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X14Y133    B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X14Y133    B_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X14Y132    B_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X14Y132    B_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X15Y140    G_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X15Y140    G_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X15Y140    G_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         13.470      12.470     SLICE_X15Y140    G_reg[3]_lopt_replica_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.470      199.890    MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y133    B_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y133    B_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y133    B_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y133    B_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y132    B_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y132    B_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y132    B_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y132    B_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X15Y140    G_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X15Y140    G_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y133    B_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y133    B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y133    B_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y133    B_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y132    B_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y132    B_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y132    B_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X14Y132    B_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X15Y140    G_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.735       6.235      SLICE_X15Y140    G_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clock_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clock_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 debouncer1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.042ns (22.381%)  route 3.614ns (77.619%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.614     5.216    debouncer1/CLK
    SLICE_X10Y127        FDRE                                         r  debouncer1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  debouncer1/cnt_reg[13]/Q
                         net (fo=2, routed)           0.773     6.507    debouncer1/cnt[13]
    SLICE_X11Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.631 f  debouncer1/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.064    debouncer1/cnt[31]_i_8_n_0
    SLICE_X11Y127        LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  debouncer1/cnt[31]_i_5/O
                         net (fo=1, routed)           0.401     7.590    debouncer1/cnt[31]_i_5_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  debouncer1/cnt[31]_i_2/O
                         net (fo=2, routed)           0.995     8.709    debouncer1/cnt[31]_i_2_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I0_O)        0.152     8.861 r  debouncer1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.011     9.872    debouncer1/p_0_in
    SLICE_X10Y130        FDRE                                         r  debouncer1/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.500    14.922    debouncer1/CLK
    SLICE_X10Y130        FDRE                                         r  debouncer1/cnt_reg[25]/C
                         clock pessimism              0.275    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y130        FDRE (Setup_fdre_C_R)       -0.732    14.430    debouncer1/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 debouncer1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.042ns (22.381%)  route 3.614ns (77.619%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.614     5.216    debouncer1/CLK
    SLICE_X10Y127        FDRE                                         r  debouncer1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  debouncer1/cnt_reg[13]/Q
                         net (fo=2, routed)           0.773     6.507    debouncer1/cnt[13]
    SLICE_X11Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.631 f  debouncer1/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.064    debouncer1/cnt[31]_i_8_n_0
    SLICE_X11Y127        LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  debouncer1/cnt[31]_i_5/O
                         net (fo=1, routed)           0.401     7.590    debouncer1/cnt[31]_i_5_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  debouncer1/cnt[31]_i_2/O
                         net (fo=2, routed)           0.995     8.709    debouncer1/cnt[31]_i_2_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I0_O)        0.152     8.861 r  debouncer1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.011     9.872    debouncer1/p_0_in
    SLICE_X10Y130        FDRE                                         r  debouncer1/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.500    14.922    debouncer1/CLK
    SLICE_X10Y130        FDRE                                         r  debouncer1/cnt_reg[26]/C
                         clock pessimism              0.275    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y130        FDRE (Setup_fdre_C_R)       -0.732    14.430    debouncer1/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 debouncer1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.042ns (22.381%)  route 3.614ns (77.619%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.614     5.216    debouncer1/CLK
    SLICE_X10Y127        FDRE                                         r  debouncer1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  debouncer1/cnt_reg[13]/Q
                         net (fo=2, routed)           0.773     6.507    debouncer1/cnt[13]
    SLICE_X11Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.631 f  debouncer1/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.064    debouncer1/cnt[31]_i_8_n_0
    SLICE_X11Y127        LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  debouncer1/cnt[31]_i_5/O
                         net (fo=1, routed)           0.401     7.590    debouncer1/cnt[31]_i_5_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  debouncer1/cnt[31]_i_2/O
                         net (fo=2, routed)           0.995     8.709    debouncer1/cnt[31]_i_2_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I0_O)        0.152     8.861 r  debouncer1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.011     9.872    debouncer1/p_0_in
    SLICE_X10Y130        FDRE                                         r  debouncer1/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.500    14.922    debouncer1/CLK
    SLICE_X10Y130        FDRE                                         r  debouncer1/cnt_reg[27]/C
                         clock pessimism              0.275    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y130        FDRE (Setup_fdre_C_R)       -0.732    14.430    debouncer1/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 debouncer1/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.042ns (22.381%)  route 3.614ns (77.619%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.614     5.216    debouncer1/CLK
    SLICE_X10Y127        FDRE                                         r  debouncer1/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  debouncer1/cnt_reg[13]/Q
                         net (fo=2, routed)           0.773     6.507    debouncer1/cnt[13]
    SLICE_X11Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.631 f  debouncer1/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.064    debouncer1/cnt[31]_i_8_n_0
    SLICE_X11Y127        LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  debouncer1/cnt[31]_i_5/O
                         net (fo=1, routed)           0.401     7.590    debouncer1/cnt[31]_i_5_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I1_O)        0.124     7.714 r  debouncer1/cnt[31]_i_2/O
                         net (fo=2, routed)           0.995     8.709    debouncer1/cnt[31]_i_2_n_0
    SLICE_X11Y124        LUT5 (Prop_lut5_I0_O)        0.152     8.861 r  debouncer1/cnt[31]_i_1/O
                         net (fo=32, routed)          1.011     9.872    debouncer1/p_0_in
    SLICE_X10Y130        FDRE                                         r  debouncer1/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.500    14.922    debouncer1/CLK
    SLICE_X10Y130        FDRE                                         r  debouncer1/cnt_reg[28]/C
                         clock pessimism              0.275    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X10Y130        FDRE (Setup_fdre_C_R)       -0.732    14.430    debouncer1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 debouncer2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.856ns (18.466%)  route 3.779ns (81.534%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.616     5.218    debouncer2/CLK
    SLICE_X35Y116        FDRE                                         r  debouncer2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  debouncer2/cnt_reg[3]/Q
                         net (fo=2, routed)           1.212     6.886    debouncer2/cnt_reg_n_0_[3]
    SLICE_X34Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.010 f  debouncer2/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.417     7.428    debouncer2/cnt[31]_i_7__0_n_0
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.552 f  debouncer2/cnt[31]_i_3__0/O
                         net (fo=2, routed)           1.173     8.725    debouncer2/cnt[31]_i_3__0_n_0
    SLICE_X34Y116        LUT5 (Prop_lut5_I4_O)        0.152     8.877 r  debouncer2/cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.976     9.854    debouncer2/cnt[31]_i_1__0_n_0
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.489    14.911    debouncer2/CLK
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[25]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X35Y122        FDRE (Setup_fdre_C_R)       -0.653    14.499    debouncer2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 debouncer2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.856ns (18.466%)  route 3.779ns (81.534%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.616     5.218    debouncer2/CLK
    SLICE_X35Y116        FDRE                                         r  debouncer2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  debouncer2/cnt_reg[3]/Q
                         net (fo=2, routed)           1.212     6.886    debouncer2/cnt_reg_n_0_[3]
    SLICE_X34Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.010 f  debouncer2/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.417     7.428    debouncer2/cnt[31]_i_7__0_n_0
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.552 f  debouncer2/cnt[31]_i_3__0/O
                         net (fo=2, routed)           1.173     8.725    debouncer2/cnt[31]_i_3__0_n_0
    SLICE_X34Y116        LUT5 (Prop_lut5_I4_O)        0.152     8.877 r  debouncer2/cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.976     9.854    debouncer2/cnt[31]_i_1__0_n_0
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.489    14.911    debouncer2/CLK
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[26]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X35Y122        FDRE (Setup_fdre_C_R)       -0.653    14.499    debouncer2/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 debouncer2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.856ns (18.466%)  route 3.779ns (81.534%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.616     5.218    debouncer2/CLK
    SLICE_X35Y116        FDRE                                         r  debouncer2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  debouncer2/cnt_reg[3]/Q
                         net (fo=2, routed)           1.212     6.886    debouncer2/cnt_reg_n_0_[3]
    SLICE_X34Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.010 f  debouncer2/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.417     7.428    debouncer2/cnt[31]_i_7__0_n_0
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.552 f  debouncer2/cnt[31]_i_3__0/O
                         net (fo=2, routed)           1.173     8.725    debouncer2/cnt[31]_i_3__0_n_0
    SLICE_X34Y116        LUT5 (Prop_lut5_I4_O)        0.152     8.877 r  debouncer2/cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.976     9.854    debouncer2/cnt[31]_i_1__0_n_0
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.489    14.911    debouncer2/CLK
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[27]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X35Y122        FDRE (Setup_fdre_C_R)       -0.653    14.499    debouncer2/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 debouncer2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.856ns (18.466%)  route 3.779ns (81.534%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.616     5.218    debouncer2/CLK
    SLICE_X35Y116        FDRE                                         r  debouncer2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  debouncer2/cnt_reg[3]/Q
                         net (fo=2, routed)           1.212     6.886    debouncer2/cnt_reg_n_0_[3]
    SLICE_X34Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.010 f  debouncer2/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.417     7.428    debouncer2/cnt[31]_i_7__0_n_0
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.552 f  debouncer2/cnt[31]_i_3__0/O
                         net (fo=2, routed)           1.173     8.725    debouncer2/cnt[31]_i_3__0_n_0
    SLICE_X34Y116        LUT5 (Prop_lut5_I4_O)        0.152     8.877 r  debouncer2/cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.976     9.854    debouncer2/cnt[31]_i_1__0_n_0
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.489    14.911    debouncer2/CLK
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[28]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X35Y122        FDRE (Setup_fdre_C_R)       -0.653    14.499    debouncer2/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 debouncer2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.856ns (18.487%)  route 3.774ns (81.513%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.616     5.218    debouncer2/CLK
    SLICE_X35Y116        FDRE                                         r  debouncer2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  debouncer2/cnt_reg[3]/Q
                         net (fo=2, routed)           1.212     6.886    debouncer2/cnt_reg_n_0_[3]
    SLICE_X34Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.010 f  debouncer2/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.417     7.428    debouncer2/cnt[31]_i_7__0_n_0
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.552 f  debouncer2/cnt[31]_i_3__0/O
                         net (fo=2, routed)           1.173     8.725    debouncer2/cnt[31]_i_3__0_n_0
    SLICE_X34Y116        LUT5 (Prop_lut5_I4_O)        0.152     8.877 r  debouncer2/cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.971     9.849    debouncer2/cnt[31]_i_1__0_n_0
    SLICE_X35Y123        FDRE                                         r  debouncer2/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.488    14.910    debouncer2/CLK
    SLICE_X35Y123        FDRE                                         r  debouncer2/cnt_reg[29]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X35Y123        FDRE (Setup_fdre_C_R)       -0.653    14.498    debouncer2/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 debouncer2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.856ns (18.487%)  route 3.774ns (81.513%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.616     5.218    debouncer2/CLK
    SLICE_X35Y116        FDRE                                         r  debouncer2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y116        FDRE (Prop_fdre_C_Q)         0.456     5.674 f  debouncer2/cnt_reg[3]/Q
                         net (fo=2, routed)           1.212     6.886    debouncer2/cnt_reg_n_0_[3]
    SLICE_X34Y121        LUT4 (Prop_lut4_I2_O)        0.124     7.010 f  debouncer2/cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.417     7.428    debouncer2/cnt[31]_i_7__0_n_0
    SLICE_X34Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.552 f  debouncer2/cnt[31]_i_3__0/O
                         net (fo=2, routed)           1.173     8.725    debouncer2/cnt[31]_i_3__0_n_0
    SLICE_X34Y116        LUT5 (Prop_lut5_I4_O)        0.152     8.877 r  debouncer2/cnt[31]_i_1__0/O
                         net (fo=32, routed)          0.971     9.849    debouncer2/cnt[31]_i_1__0_n_0
    SLICE_X35Y123        FDRE                                         r  debouncer2/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.488    14.910    debouncer2/CLK
    SLICE_X35Y123        FDRE                                         r  debouncer2/cnt_reg[30]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X35Y123        FDRE (Setup_fdre_C_R)       -0.653    14.498    debouncer2/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 debouncer1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.857%)  route 0.264ns (65.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.650     1.570    debouncer1/CLK
    SLICE_X27Y151        FDRE                                         r  debouncer1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  debouncer1/Q2_reg/Q
                         net (fo=14, routed)          0.264     1.974    debouncer1/Q2
    SLICE_X28Y148        FDRE                                         r  debouncer1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.837     2.002    debouncer1/CLK
    SLICE_X28Y148        FDRE                                         r  debouncer1/Q3_reg/C
                         clock pessimism             -0.250     1.751    
    SLICE_X28Y148        FDRE (Hold_fdre_C_D)         0.070     1.821    debouncer1/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 debouncer4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer4/Q3_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.990%)  route 0.136ns (49.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.564     1.483    debouncer4/CLK
    SLICE_X36Y145        FDRE                                         r  debouncer4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  debouncer4/Q2_reg/Q
                         net (fo=6, routed)           0.136     1.760    debouncer4/Q2
    SLICE_X34Y146        FDRE                                         r  debouncer4/Q3_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.835     2.000    debouncer4/CLK
    SLICE_X34Y146        FDRE                                         r  debouncer4/Q3_reg_replica_3/C
                         clock pessimism             -0.500     1.499    
    SLICE_X34Y146        FDRE (Hold_fdre_C_D)         0.059     1.558    debouncer4/Q3_reg_replica_3
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 debouncer2/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.118%)  route 0.170ns (44.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.558     1.477    debouncer2/CLK
    SLICE_X34Y117        FDSE                                         r  debouncer2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDSE (Prop_fdse_C_Q)         0.164     1.641 r  debouncer2/cnt_reg[0]/Q
                         net (fo=4, routed)           0.170     1.812    debouncer2/cnt_reg_n_0_[0]
    SLICE_X34Y116        LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  debouncer2/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    debouncer2/Q1_i_1__0_n_0
    SLICE_X34Y116        FDRE                                         r  debouncer2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.828     1.993    debouncer2/CLK
    SLICE_X34Y116        FDRE                                         r  debouncer2/Q1_reg/C
                         clock pessimism             -0.500     1.492    
    SLICE_X34Y116        FDRE (Hold_fdre_C_D)         0.120     1.612    debouncer2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 debouncer3/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.118%)  route 0.170ns (44.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.562     1.481    debouncer3/CLK
    SLICE_X8Y131         FDSE                                         r  debouncer3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDSE (Prop_fdse_C_Q)         0.164     1.645 r  debouncer3/cnt_reg[0]/Q
                         net (fo=4, routed)           0.170     1.816    debouncer3/cnt_reg_n_0_[0]
    SLICE_X8Y130         LUT6 (Prop_lut6_I2_O)        0.045     1.861 r  debouncer3/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     1.861    debouncer3/Q1_i_1__1_n_0
    SLICE_X8Y130         FDRE                                         r  debouncer3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.830     1.995    debouncer3/CLK
    SLICE_X8Y130         FDRE                                         r  debouncer3/Q1_reg/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.120     1.614    debouncer3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_Stare_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.141     1.628 r  FSM_onehot_Stare_reg[2]/Q
                         net (fo=4, routed)           0.170     1.799    ALEGE_CLR_OBUF
    SLICE_X11Y142        LUT3 (Prop_lut3_I1_O)        0.042     1.841 r  FSM_onehot_Stare[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    FSM_onehot_Stare[3]_i_1_n_0
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.839     2.004    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X11Y142        FDCE (Hold_fdce_C_D)         0.107     1.594    FSM_onehot_Stare_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debouncer4/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.672%)  route 0.173ns (45.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.552     1.471    debouncer4/CLK
    SLICE_X38Y121        FDSE                                         r  debouncer4/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDSE (Prop_fdse_C_Q)         0.164     1.635 r  debouncer4/cnt_reg[0]/Q
                         net (fo=4, routed)           0.173     1.809    debouncer4/cnt_reg_n_0_[0]
    SLICE_X38Y120        LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  debouncer4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     1.854    debouncer4/Q1_i_1__2_n_0
    SLICE_X38Y120        FDRE                                         r  debouncer4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.823     1.988    debouncer4/CLK
    SLICE_X38Y120        FDRE                                         r  debouncer4/Q1_reg/C
                         clock pessimism             -0.501     1.486    
    SLICE_X38Y120        FDRE (Hold_fdre_C_D)         0.120     1.606    debouncer4/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debouncer3/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer3/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.770%)  route 0.181ns (56.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.567     1.486    debouncer3/CLK
    SLICE_X28Y148        FDRE                                         r  debouncer3/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y148        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  debouncer3/Q2_reg/Q
                         net (fo=2, routed)           0.181     1.809    debouncer3/Q2
    SLICE_X28Y148        FDRE                                         r  debouncer3/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.837     2.002    debouncer3/CLK
    SLICE_X28Y148        FDRE                                         r  debouncer3/Q3_reg/C
                         clock pessimism             -0.515     1.486    
    SLICE_X28Y148        FDRE (Hold_fdre_C_D)         0.070     1.556    debouncer3/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouncer2/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.554     1.473    debouncer2/CLK
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y122        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  debouncer2/cnt_reg[28]/Q
                         net (fo=2, routed)           0.117     1.732    debouncer2/cnt_reg_n_0_[28]
    SLICE_X35Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  debouncer2/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.840    debouncer2/cnt0_carry__5_n_4
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.822     1.987    debouncer2/CLK
    SLICE_X35Y122        FDRE                                         r  debouncer2/cnt_reg[28]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X35Y122        FDRE (Hold_fdre_C_D)         0.105     1.578    debouncer2/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouncer4/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer4/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.552     1.471    debouncer4/CLK
    SLICE_X39Y122        FDRE                                         r  debouncer4/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y122        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  debouncer4/cnt_reg[12]/Q
                         net (fo=2, routed)           0.117     1.730    debouncer4/cnt_reg_n_0_[12]
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  debouncer4/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.838    debouncer4/cnt0_carry__1_n_4
    SLICE_X39Y122        FDRE                                         r  debouncer4/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.821     1.986    debouncer4/CLK
    SLICE_X39Y122        FDRE                                         r  debouncer4/cnt_reg[12]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X39Y122        FDRE (Hold_fdre_C_D)         0.105     1.576    debouncer4/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouncer2/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.554     1.473    debouncer2/CLK
    SLICE_X35Y121        FDRE                                         r  debouncer2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  debouncer2/cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.732    debouncer2/cnt_reg_n_0_[24]
    SLICE_X35Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  debouncer2/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.840    debouncer2/cnt0_carry__4_n_4
    SLICE_X35Y121        FDRE                                         r  debouncer2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.823     1.988    debouncer2/CLK
    SLICE_X35Y121        FDRE                                         r  debouncer2/cnt_reg[24]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X35Y121        FDRE (Hold_fdre_C_D)         0.105     1.578    debouncer2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y134    FSM_onehot_Stare_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y134    FSM_onehot_Stare_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y142   FSM_onehot_Stare_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y142   FSM_onehot_Stare_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y124   debouncer1/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X27Y151   debouncer1/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y148   debouncer1/Q3_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X11Y125   debouncer1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y126   debouncer1/cnt_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FSM_onehot_Stare_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FSM_onehot_Stare_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FSM_onehot_Stare_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FSM_onehot_Stare_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y142   FSM_onehot_Stare_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y142   FSM_onehot_Stare_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y142   FSM_onehot_Stare_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y142   FSM_onehot_Stare_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y124   debouncer1/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y124   debouncer1/Q1_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FSM_onehot_Stare_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FSM_onehot_Stare_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FSM_onehot_Stare_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134    FSM_onehot_Stare_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y142   FSM_onehot_Stare_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y142   FSM_onehot_Stare_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y142   FSM_onehot_Stare_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y142   FSM_onehot_Stare_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y124   debouncer1/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y124   debouncer1/Q1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :          581  Failing Endpoints,  Worst Slack      -11.444ns,  Total Violation    -5797.847ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.444ns  (required time - arrival time)
  Source:                 debouncer2/Q2_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/draw_initial_image.lower_bound_j_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        7.418ns  (logic 4.548ns (61.310%)  route 2.870ns (38.690%))
  Logic Levels:           20  (CARRY4=17 LUT2=2 LUT4=1)
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 661.699 - 660.022 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 665.414 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.811   665.414    debouncer2/CLK
    SLICE_X25Y158        FDRE                                         r  debouncer2/Q2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y158        FDRE (Prop_fdre_C_Q)         0.456   665.870 r  debouncer2/Q2_reg_replica_6/Q
                         net (fo=5, routed)           0.689   666.559    vram111/Q2_repN_6_alias
    SLICE_X24Y158        LUT4 (Prop_lut4_I1_O)        0.124   666.683 r  vram111/draw_initial_image.upper_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   666.683    vram111/draw_initial_image.upper_bound_j[0]_i_13_n_0
    SLICE_X24Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   667.233 r  vram111/draw_initial_image.upper_bound_j_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   667.233    vram111/draw_initial_image.upper_bound_j_reg[0]_i_7_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.347 r  vram111/draw_initial_image.upper_bound_j_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.347    vram111/draw_initial_image.upper_bound_j_reg[4]_i_6_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.461 r  vram111/draw_initial_image.upper_bound_j_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.461    vram111/draw_initial_image.upper_bound_j_reg[8]_i_6_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.575 r  vram111/draw_initial_image.upper_bound_j_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.575    vram111/draw_initial_image.upper_bound_j_reg[12]_i_6_n_0
    SLICE_X24Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.689 r  vram111/draw_initial_image.upper_bound_j_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.689    vram111/draw_initial_image.upper_bound_j_reg[16]_i_6_n_0
    SLICE_X24Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.803 r  vram111/draw_initial_image.upper_bound_j_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.803    vram111/draw_initial_image.upper_bound_j_reg[20]_i_6_n_0
    SLICE_X24Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.917 r  vram111/draw_initial_image.upper_bound_j_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.917    vram111/draw_initial_image.upper_bound_j_reg[24]_i_6_n_0
    SLICE_X24Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   668.251 f  vram111/draw_initial_image.upper_bound_j_reg[28]_i_6/O[1]
                         net (fo=3, routed)           0.798   669.049    vram111/upper_bound_j[29]
    SLICE_X29Y161        LUT2 (Prop_lut2_I0_O)        0.303   669.352 r  vram111/draw_initial_image.lower_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   669.352    vram111/draw_initial_image.lower_bound_j[0]_i_13_n_0
    SLICE_X29Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   669.750 r  vram111/draw_initial_image.lower_bound_j_reg[0]_i_7/CO[3]
                         net (fo=34, routed)          0.763   670.513    debouncer3/draw_initial_image.lower_bound_j_reg[3][0]
    SLICE_X29Y162        LUT2 (Prop_lut2_I0_O)        0.124   670.637 r  debouncer3/draw_initial_image.lower_bound_j[0]_i_2/O
                         net (fo=1, routed)           0.620   671.257    debouncer2/draw_initial_image.lower_bound_j_reg[3]_0[0]
    SLICE_X30Y160        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   671.807 r  debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.807    debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1_n_0
    SLICE_X30Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   671.924 r  debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.924    debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1_n_0
    SLICE_X30Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.041 r  debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.041    debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1_n_0
    SLICE_X30Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.158 r  debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.158    debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1_n_0
    SLICE_X30Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.275 r  debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.275    debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1_n_0
    SLICE_X30Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.392 r  debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.392    debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1_n_0
    SLICE_X30Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.509 r  debouncer2/draw_initial_image.lower_bound_j_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.509    debouncer2/draw_initial_image.lower_bound_j_reg[24]_i_1_n_0
    SLICE_X30Y167        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   672.832 r  debouncer2/draw_initial_image.lower_bound_j_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   672.832    vram111/draw_initial_image.lower_bound_j_reg[31]_0[1]
    SLICE_X30Y167        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.674   661.699    vram111/clk_out1
    SLICE_X30Y167        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[29]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.420   661.279    
    SLICE_X30Y167        FDCE (Setup_fdce_C_D)        0.109   661.388    vram111/draw_initial_image.lower_bound_j_reg[29]
  -------------------------------------------------------------------
                         required time                        661.388    
                         arrival time                        -672.832    
  -------------------------------------------------------------------
                         slack                                -11.444    

Slack (VIOLATED) :        -11.436ns  (required time - arrival time)
  Source:                 debouncer2/Q2_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/draw_initial_image.lower_bound_j_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        7.410ns  (logic 4.540ns (61.268%)  route 2.870ns (38.732%))
  Logic Levels:           20  (CARRY4=17 LUT2=2 LUT4=1)
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 661.699 - 660.022 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 665.414 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.811   665.414    debouncer2/CLK
    SLICE_X25Y158        FDRE                                         r  debouncer2/Q2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y158        FDRE (Prop_fdre_C_Q)         0.456   665.870 r  debouncer2/Q2_reg_replica_6/Q
                         net (fo=5, routed)           0.689   666.559    vram111/Q2_repN_6_alias
    SLICE_X24Y158        LUT4 (Prop_lut4_I1_O)        0.124   666.683 r  vram111/draw_initial_image.upper_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   666.683    vram111/draw_initial_image.upper_bound_j[0]_i_13_n_0
    SLICE_X24Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   667.233 r  vram111/draw_initial_image.upper_bound_j_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   667.233    vram111/draw_initial_image.upper_bound_j_reg[0]_i_7_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.347 r  vram111/draw_initial_image.upper_bound_j_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.347    vram111/draw_initial_image.upper_bound_j_reg[4]_i_6_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.461 r  vram111/draw_initial_image.upper_bound_j_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.461    vram111/draw_initial_image.upper_bound_j_reg[8]_i_6_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.575 r  vram111/draw_initial_image.upper_bound_j_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.575    vram111/draw_initial_image.upper_bound_j_reg[12]_i_6_n_0
    SLICE_X24Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.689 r  vram111/draw_initial_image.upper_bound_j_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.689    vram111/draw_initial_image.upper_bound_j_reg[16]_i_6_n_0
    SLICE_X24Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.803 r  vram111/draw_initial_image.upper_bound_j_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.803    vram111/draw_initial_image.upper_bound_j_reg[20]_i_6_n_0
    SLICE_X24Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.917 r  vram111/draw_initial_image.upper_bound_j_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.917    vram111/draw_initial_image.upper_bound_j_reg[24]_i_6_n_0
    SLICE_X24Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   668.251 f  vram111/draw_initial_image.upper_bound_j_reg[28]_i_6/O[1]
                         net (fo=3, routed)           0.798   669.049    vram111/upper_bound_j[29]
    SLICE_X29Y161        LUT2 (Prop_lut2_I0_O)        0.303   669.352 r  vram111/draw_initial_image.lower_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   669.352    vram111/draw_initial_image.lower_bound_j[0]_i_13_n_0
    SLICE_X29Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   669.750 r  vram111/draw_initial_image.lower_bound_j_reg[0]_i_7/CO[3]
                         net (fo=34, routed)          0.763   670.513    debouncer3/draw_initial_image.lower_bound_j_reg[3][0]
    SLICE_X29Y162        LUT2 (Prop_lut2_I0_O)        0.124   670.637 r  debouncer3/draw_initial_image.lower_bound_j[0]_i_2/O
                         net (fo=1, routed)           0.620   671.257    debouncer2/draw_initial_image.lower_bound_j_reg[3]_0[0]
    SLICE_X30Y160        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   671.807 r  debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.807    debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1_n_0
    SLICE_X30Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   671.924 r  debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.924    debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1_n_0
    SLICE_X30Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.041 r  debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.041    debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1_n_0
    SLICE_X30Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.158 r  debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.158    debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1_n_0
    SLICE_X30Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.275 r  debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.275    debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1_n_0
    SLICE_X30Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.392 r  debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.392    debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1_n_0
    SLICE_X30Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.509 r  debouncer2/draw_initial_image.lower_bound_j_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.509    debouncer2/draw_initial_image.lower_bound_j_reg[24]_i_1_n_0
    SLICE_X30Y167        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   672.824 r  debouncer2/draw_initial_image.lower_bound_j_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   672.824    vram111/draw_initial_image.lower_bound_j_reg[31]_0[3]
    SLICE_X30Y167        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.674   661.699    vram111/clk_out1
    SLICE_X30Y167        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[31]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.420   661.279    
    SLICE_X30Y167        FDCE (Setup_fdce_C_D)        0.109   661.388    vram111/draw_initial_image.lower_bound_j_reg[31]
  -------------------------------------------------------------------
                         required time                        661.388    
                         arrival time                        -672.824    
  -------------------------------------------------------------------
                         slack                                -11.436    

Slack (VIOLATED) :        -11.364ns  (required time - arrival time)
  Source:                 debouncer4/Q3_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/draw_initial_image.lower_bound_j_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        7.483ns  (logic 4.365ns (58.336%)  route 3.118ns (41.664%))
  Logic Levels:           20  (CARRY4=17 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 661.703 - 660.022 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 665.226 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624   665.226    debouncer4/CLK
    SLICE_X37Y144        FDRE                                         r  debouncer4/Q3_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDRE (Prop_fdre_C_Q)         0.456   665.682 r  debouncer4/Q3_reg_replica/Q
                         net (fo=9, routed)           1.000   666.682    vram4/Q3_repN_alias
    SLICE_X37Y141        LUT4 (Prop_lut4_I2_O)        0.124   666.806 r  vram4/draw_initial_image.upper_bound_j[0]_i_12__2/O
                         net (fo=1, routed)           0.000   666.806    vram4/draw_initial_image.upper_bound_j[0]_i_12__2_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   667.204 r  vram4/draw_initial_image.upper_bound_j_reg[0]_i_7__1/CO[3]
                         net (fo=1, routed)           0.000   667.204    vram4/draw_initial_image.upper_bound_j_reg[0]_i_7__1_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.318 r  vram4/draw_initial_image.upper_bound_j_reg[4]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.318    vram4/draw_initial_image.upper_bound_j_reg[4]_i_6__1_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.432 r  vram4/draw_initial_image.upper_bound_j_reg[8]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.432    vram4/draw_initial_image.upper_bound_j_reg[8]_i_6__1_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.546 r  vram4/draw_initial_image.upper_bound_j_reg[12]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.546    vram4/draw_initial_image.upper_bound_j_reg[12]_i_6__1_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.660 r  vram4/draw_initial_image.upper_bound_j_reg[16]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.660    vram4/draw_initial_image.upper_bound_j_reg[16]_i_6__1_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.774 r  vram4/draw_initial_image.upper_bound_j_reg[20]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.774    vram4/draw_initial_image.upper_bound_j_reg[20]_i_6__1_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.888 r  vram4/draw_initial_image.upper_bound_j_reg[24]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.888    vram4/draw_initial_image.upper_bound_j_reg[24]_i_6__1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   668.222 f  vram4/draw_initial_image.upper_bound_j_reg[28]_i_6__1/O[1]
                         net (fo=3, routed)           0.757   668.979    vram4/upper_bound_j[29]
    SLICE_X39Y146        LUT2 (Prop_lut2_I0_O)        0.303   669.282 r  vram4/draw_initial_image.lower_bound_j[0]_i_12__1/O
                         net (fo=1, routed)           0.000   669.282    vram4/draw_initial_image.lower_bound_j[0]_i_12__1_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   669.680 r  vram4/draw_initial_image.lower_bound_j_reg[0]_i_7__1/CO[3]
                         net (fo=34, routed)          1.027   670.707    debouncer1/draw_initial_image.upper_bound_j_reg[3][0]
    SLICE_X39Y148        LUT3 (Prop_lut3_I0_O)        0.124   670.831 r  debouncer1/draw_initial_image.lower_bound_j[0]_i_2__1/O
                         net (fo=1, routed)           0.334   671.165    vram4/draw_initial_image.lower_bound_j_reg[3]_0[0]
    SLICE_X39Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   671.691 r  vram4/draw_initial_image.lower_bound_j_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   671.691    vram4/draw_initial_image.lower_bound_j_reg[0]_i_1__1_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.805 r  vram4/draw_initial_image.lower_bound_j_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   671.805    vram4/draw_initial_image.lower_bound_j_reg[4]_i_1__1_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.919 r  vram4/draw_initial_image.lower_bound_j_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   671.919    vram4/draw_initial_image.lower_bound_j_reg[8]_i_1__1_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.033 r  vram4/draw_initial_image.lower_bound_j_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   672.033    vram4/draw_initial_image.lower_bound_j_reg[12]_i_1__1_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.147 r  vram4/draw_initial_image.lower_bound_j_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   672.147    vram4/draw_initial_image.lower_bound_j_reg[16]_i_1__1_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.261 r  vram4/draw_initial_image.lower_bound_j_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   672.261    vram4/draw_initial_image.lower_bound_j_reg[20]_i_1__1_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.375 r  vram4/draw_initial_image.lower_bound_j_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   672.375    vram4/draw_initial_image.lower_bound_j_reg[24]_i_1__1_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   672.709 r  vram4/draw_initial_image.lower_bound_j_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000   672.709    vram4/draw_initial_image.lower_bound_j_reg[28]_i_1__1_n_6
    SLICE_X39Y157        FDCE                                         r  vram4/draw_initial_image.lower_bound_j_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.678   661.703    vram4/clk_out1
    SLICE_X39Y157        FDCE                                         r  vram4/draw_initial_image.lower_bound_j_reg[29]/C
                         clock pessimism              0.000   661.703    
                         clock uncertainty           -0.420   661.283    
    SLICE_X39Y157        FDCE (Setup_fdce_C_D)        0.062   661.345    vram4/draw_initial_image.lower_bound_j_reg[29]
  -------------------------------------------------------------------
                         required time                        661.345    
                         arrival time                        -672.709    
  -------------------------------------------------------------------
                         slack                                -11.364    

Slack (VIOLATED) :        -11.360ns  (required time - arrival time)
  Source:                 debouncer2/Q2_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/draw_initial_image.lower_bound_j_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        7.334ns  (logic 4.464ns (60.867%)  route 2.870ns (39.133%))
  Logic Levels:           20  (CARRY4=17 LUT2=2 LUT4=1)
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 661.699 - 660.022 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 665.414 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.811   665.414    debouncer2/CLK
    SLICE_X25Y158        FDRE                                         r  debouncer2/Q2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y158        FDRE (Prop_fdre_C_Q)         0.456   665.870 r  debouncer2/Q2_reg_replica_6/Q
                         net (fo=5, routed)           0.689   666.559    vram111/Q2_repN_6_alias
    SLICE_X24Y158        LUT4 (Prop_lut4_I1_O)        0.124   666.683 r  vram111/draw_initial_image.upper_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   666.683    vram111/draw_initial_image.upper_bound_j[0]_i_13_n_0
    SLICE_X24Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   667.233 r  vram111/draw_initial_image.upper_bound_j_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   667.233    vram111/draw_initial_image.upper_bound_j_reg[0]_i_7_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.347 r  vram111/draw_initial_image.upper_bound_j_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.347    vram111/draw_initial_image.upper_bound_j_reg[4]_i_6_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.461 r  vram111/draw_initial_image.upper_bound_j_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.461    vram111/draw_initial_image.upper_bound_j_reg[8]_i_6_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.575 r  vram111/draw_initial_image.upper_bound_j_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.575    vram111/draw_initial_image.upper_bound_j_reg[12]_i_6_n_0
    SLICE_X24Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.689 r  vram111/draw_initial_image.upper_bound_j_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.689    vram111/draw_initial_image.upper_bound_j_reg[16]_i_6_n_0
    SLICE_X24Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.803 r  vram111/draw_initial_image.upper_bound_j_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.803    vram111/draw_initial_image.upper_bound_j_reg[20]_i_6_n_0
    SLICE_X24Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.917 r  vram111/draw_initial_image.upper_bound_j_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.917    vram111/draw_initial_image.upper_bound_j_reg[24]_i_6_n_0
    SLICE_X24Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   668.251 f  vram111/draw_initial_image.upper_bound_j_reg[28]_i_6/O[1]
                         net (fo=3, routed)           0.798   669.049    vram111/upper_bound_j[29]
    SLICE_X29Y161        LUT2 (Prop_lut2_I0_O)        0.303   669.352 r  vram111/draw_initial_image.lower_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   669.352    vram111/draw_initial_image.lower_bound_j[0]_i_13_n_0
    SLICE_X29Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   669.750 r  vram111/draw_initial_image.lower_bound_j_reg[0]_i_7/CO[3]
                         net (fo=34, routed)          0.763   670.513    debouncer3/draw_initial_image.lower_bound_j_reg[3][0]
    SLICE_X29Y162        LUT2 (Prop_lut2_I0_O)        0.124   670.637 r  debouncer3/draw_initial_image.lower_bound_j[0]_i_2/O
                         net (fo=1, routed)           0.620   671.257    debouncer2/draw_initial_image.lower_bound_j_reg[3]_0[0]
    SLICE_X30Y160        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   671.807 r  debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.807    debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1_n_0
    SLICE_X30Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   671.924 r  debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.924    debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1_n_0
    SLICE_X30Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.041 r  debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.041    debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1_n_0
    SLICE_X30Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.158 r  debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.158    debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1_n_0
    SLICE_X30Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.275 r  debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.275    debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1_n_0
    SLICE_X30Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.392 r  debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.392    debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1_n_0
    SLICE_X30Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.509 r  debouncer2/draw_initial_image.lower_bound_j_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.509    debouncer2/draw_initial_image.lower_bound_j_reg[24]_i_1_n_0
    SLICE_X30Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   672.748 r  debouncer2/draw_initial_image.lower_bound_j_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   672.748    vram111/draw_initial_image.lower_bound_j_reg[31]_0[2]
    SLICE_X30Y167        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.674   661.699    vram111/clk_out1
    SLICE_X30Y167        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[30]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.420   661.279    
    SLICE_X30Y167        FDCE (Setup_fdce_C_D)        0.109   661.388    vram111/draw_initial_image.lower_bound_j_reg[30]
  -------------------------------------------------------------------
                         required time                        661.388    
                         arrival time                        -672.748    
  -------------------------------------------------------------------
                         slack                                -11.360    

Slack (VIOLATED) :        -11.343ns  (required time - arrival time)
  Source:                 debouncer4/Q3_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/draw_initial_image.lower_bound_j_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        7.462ns  (logic 4.344ns (58.219%)  route 3.118ns (41.781%))
  Logic Levels:           20  (CARRY4=17 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 661.703 - 660.022 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 665.226 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.624   665.226    debouncer4/CLK
    SLICE_X37Y144        FDRE                                         r  debouncer4/Q3_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDRE (Prop_fdre_C_Q)         0.456   665.682 r  debouncer4/Q3_reg_replica/Q
                         net (fo=9, routed)           1.000   666.682    vram4/Q3_repN_alias
    SLICE_X37Y141        LUT4 (Prop_lut4_I2_O)        0.124   666.806 r  vram4/draw_initial_image.upper_bound_j[0]_i_12__2/O
                         net (fo=1, routed)           0.000   666.806    vram4/draw_initial_image.upper_bound_j[0]_i_12__2_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   667.204 r  vram4/draw_initial_image.upper_bound_j_reg[0]_i_7__1/CO[3]
                         net (fo=1, routed)           0.000   667.204    vram4/draw_initial_image.upper_bound_j_reg[0]_i_7__1_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.318 r  vram4/draw_initial_image.upper_bound_j_reg[4]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.318    vram4/draw_initial_image.upper_bound_j_reg[4]_i_6__1_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.432 r  vram4/draw_initial_image.upper_bound_j_reg[8]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.432    vram4/draw_initial_image.upper_bound_j_reg[8]_i_6__1_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.546 r  vram4/draw_initial_image.upper_bound_j_reg[12]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.546    vram4/draw_initial_image.upper_bound_j_reg[12]_i_6__1_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.660 r  vram4/draw_initial_image.upper_bound_j_reg[16]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.660    vram4/draw_initial_image.upper_bound_j_reg[16]_i_6__1_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.774 r  vram4/draw_initial_image.upper_bound_j_reg[20]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.774    vram4/draw_initial_image.upper_bound_j_reg[20]_i_6__1_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.888 r  vram4/draw_initial_image.upper_bound_j_reg[24]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000   667.888    vram4/draw_initial_image.upper_bound_j_reg[24]_i_6__1_n_0
    SLICE_X37Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   668.222 f  vram4/draw_initial_image.upper_bound_j_reg[28]_i_6__1/O[1]
                         net (fo=3, routed)           0.757   668.979    vram4/upper_bound_j[29]
    SLICE_X39Y146        LUT2 (Prop_lut2_I0_O)        0.303   669.282 r  vram4/draw_initial_image.lower_bound_j[0]_i_12__1/O
                         net (fo=1, routed)           0.000   669.282    vram4/draw_initial_image.lower_bound_j[0]_i_12__1_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   669.680 r  vram4/draw_initial_image.lower_bound_j_reg[0]_i_7__1/CO[3]
                         net (fo=34, routed)          1.027   670.707    debouncer1/draw_initial_image.upper_bound_j_reg[3][0]
    SLICE_X39Y148        LUT3 (Prop_lut3_I0_O)        0.124   670.831 r  debouncer1/draw_initial_image.lower_bound_j[0]_i_2__1/O
                         net (fo=1, routed)           0.334   671.165    vram4/draw_initial_image.lower_bound_j_reg[3]_0[0]
    SLICE_X39Y150        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   671.691 r  vram4/draw_initial_image.lower_bound_j_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   671.691    vram4/draw_initial_image.lower_bound_j_reg[0]_i_1__1_n_0
    SLICE_X39Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.805 r  vram4/draw_initial_image.lower_bound_j_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   671.805    vram4/draw_initial_image.lower_bound_j_reg[4]_i_1__1_n_0
    SLICE_X39Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.919 r  vram4/draw_initial_image.lower_bound_j_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   671.919    vram4/draw_initial_image.lower_bound_j_reg[8]_i_1__1_n_0
    SLICE_X39Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.033 r  vram4/draw_initial_image.lower_bound_j_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   672.033    vram4/draw_initial_image.lower_bound_j_reg[12]_i_1__1_n_0
    SLICE_X39Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.147 r  vram4/draw_initial_image.lower_bound_j_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   672.147    vram4/draw_initial_image.lower_bound_j_reg[16]_i_1__1_n_0
    SLICE_X39Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.261 r  vram4/draw_initial_image.lower_bound_j_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   672.261    vram4/draw_initial_image.lower_bound_j_reg[20]_i_1__1_n_0
    SLICE_X39Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.375 r  vram4/draw_initial_image.lower_bound_j_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000   672.375    vram4/draw_initial_image.lower_bound_j_reg[24]_i_1__1_n_0
    SLICE_X39Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   672.688 r  vram4/draw_initial_image.lower_bound_j_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000   672.688    vram4/draw_initial_image.lower_bound_j_reg[28]_i_1__1_n_4
    SLICE_X39Y157        FDCE                                         r  vram4/draw_initial_image.lower_bound_j_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.678   661.703    vram4/clk_out1
    SLICE_X39Y157        FDCE                                         r  vram4/draw_initial_image.lower_bound_j_reg[31]/C
                         clock pessimism              0.000   661.703    
                         clock uncertainty           -0.420   661.283    
    SLICE_X39Y157        FDCE (Setup_fdce_C_D)        0.062   661.345    vram4/draw_initial_image.lower_bound_j_reg[31]
  -------------------------------------------------------------------
                         required time                        661.345    
                         arrival time                        -672.688    
  -------------------------------------------------------------------
                         slack                                -11.343    

Slack (VIOLATED) :        -11.340ns  (required time - arrival time)
  Source:                 debouncer2/Q2_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/draw_initial_image.lower_bound_j_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        7.314ns  (logic 4.444ns (60.760%)  route 2.870ns (39.240%))
  Logic Levels:           20  (CARRY4=17 LUT2=2 LUT4=1)
  Clock Path Skew:        -3.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 661.699 - 660.022 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 665.414 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.811   665.414    debouncer2/CLK
    SLICE_X25Y158        FDRE                                         r  debouncer2/Q2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y158        FDRE (Prop_fdre_C_Q)         0.456   665.870 r  debouncer2/Q2_reg_replica_6/Q
                         net (fo=5, routed)           0.689   666.559    vram111/Q2_repN_6_alias
    SLICE_X24Y158        LUT4 (Prop_lut4_I1_O)        0.124   666.683 r  vram111/draw_initial_image.upper_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   666.683    vram111/draw_initial_image.upper_bound_j[0]_i_13_n_0
    SLICE_X24Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   667.233 r  vram111/draw_initial_image.upper_bound_j_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   667.233    vram111/draw_initial_image.upper_bound_j_reg[0]_i_7_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.347 r  vram111/draw_initial_image.upper_bound_j_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.347    vram111/draw_initial_image.upper_bound_j_reg[4]_i_6_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.461 r  vram111/draw_initial_image.upper_bound_j_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.461    vram111/draw_initial_image.upper_bound_j_reg[8]_i_6_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.575 r  vram111/draw_initial_image.upper_bound_j_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.575    vram111/draw_initial_image.upper_bound_j_reg[12]_i_6_n_0
    SLICE_X24Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.689 r  vram111/draw_initial_image.upper_bound_j_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.689    vram111/draw_initial_image.upper_bound_j_reg[16]_i_6_n_0
    SLICE_X24Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.803 r  vram111/draw_initial_image.upper_bound_j_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.803    vram111/draw_initial_image.upper_bound_j_reg[20]_i_6_n_0
    SLICE_X24Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.917 r  vram111/draw_initial_image.upper_bound_j_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.917    vram111/draw_initial_image.upper_bound_j_reg[24]_i_6_n_0
    SLICE_X24Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   668.251 f  vram111/draw_initial_image.upper_bound_j_reg[28]_i_6/O[1]
                         net (fo=3, routed)           0.798   669.049    vram111/upper_bound_j[29]
    SLICE_X29Y161        LUT2 (Prop_lut2_I0_O)        0.303   669.352 r  vram111/draw_initial_image.lower_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   669.352    vram111/draw_initial_image.lower_bound_j[0]_i_13_n_0
    SLICE_X29Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   669.750 r  vram111/draw_initial_image.lower_bound_j_reg[0]_i_7/CO[3]
                         net (fo=34, routed)          0.763   670.513    debouncer3/draw_initial_image.lower_bound_j_reg[3][0]
    SLICE_X29Y162        LUT2 (Prop_lut2_I0_O)        0.124   670.637 r  debouncer3/draw_initial_image.lower_bound_j[0]_i_2/O
                         net (fo=1, routed)           0.620   671.257    debouncer2/draw_initial_image.lower_bound_j_reg[3]_0[0]
    SLICE_X30Y160        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   671.807 r  debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.807    debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1_n_0
    SLICE_X30Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   671.924 r  debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.924    debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1_n_0
    SLICE_X30Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.041 r  debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.041    debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1_n_0
    SLICE_X30Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.158 r  debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.158    debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1_n_0
    SLICE_X30Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.275 r  debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.275    debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1_n_0
    SLICE_X30Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.392 r  debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.392    debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1_n_0
    SLICE_X30Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.509 r  debouncer2/draw_initial_image.lower_bound_j_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.509    debouncer2/draw_initial_image.lower_bound_j_reg[24]_i_1_n_0
    SLICE_X30Y167        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   672.728 r  debouncer2/draw_initial_image.lower_bound_j_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   672.728    vram111/draw_initial_image.lower_bound_j_reg[31]_0[0]
    SLICE_X30Y167        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.674   661.699    vram111/clk_out1
    SLICE_X30Y167        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[28]/C
                         clock pessimism              0.000   661.699    
                         clock uncertainty           -0.420   661.279    
    SLICE_X30Y167        FDCE (Setup_fdce_C_D)        0.109   661.388    vram111/draw_initial_image.lower_bound_j_reg[28]
  -------------------------------------------------------------------
                         required time                        661.388    
                         arrival time                        -672.728    
  -------------------------------------------------------------------
                         slack                                -11.340    

Slack (VIOLATED) :        -11.326ns  (required time - arrival time)
  Source:                 debouncer2/Q2_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/draw_initial_image.lower_bound_j_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        7.301ns  (logic 4.431ns (60.690%)  route 2.870ns (39.310%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT4=1)
  Clock Path Skew:        -3.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 661.700 - 660.022 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 665.414 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.811   665.414    debouncer2/CLK
    SLICE_X25Y158        FDRE                                         r  debouncer2/Q2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y158        FDRE (Prop_fdre_C_Q)         0.456   665.870 r  debouncer2/Q2_reg_replica_6/Q
                         net (fo=5, routed)           0.689   666.559    vram111/Q2_repN_6_alias
    SLICE_X24Y158        LUT4 (Prop_lut4_I1_O)        0.124   666.683 r  vram111/draw_initial_image.upper_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   666.683    vram111/draw_initial_image.upper_bound_j[0]_i_13_n_0
    SLICE_X24Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   667.233 r  vram111/draw_initial_image.upper_bound_j_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   667.233    vram111/draw_initial_image.upper_bound_j_reg[0]_i_7_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.347 r  vram111/draw_initial_image.upper_bound_j_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.347    vram111/draw_initial_image.upper_bound_j_reg[4]_i_6_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.461 r  vram111/draw_initial_image.upper_bound_j_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.461    vram111/draw_initial_image.upper_bound_j_reg[8]_i_6_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.575 r  vram111/draw_initial_image.upper_bound_j_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.575    vram111/draw_initial_image.upper_bound_j_reg[12]_i_6_n_0
    SLICE_X24Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.689 r  vram111/draw_initial_image.upper_bound_j_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.689    vram111/draw_initial_image.upper_bound_j_reg[16]_i_6_n_0
    SLICE_X24Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.803 r  vram111/draw_initial_image.upper_bound_j_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.803    vram111/draw_initial_image.upper_bound_j_reg[20]_i_6_n_0
    SLICE_X24Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.917 r  vram111/draw_initial_image.upper_bound_j_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.917    vram111/draw_initial_image.upper_bound_j_reg[24]_i_6_n_0
    SLICE_X24Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   668.251 f  vram111/draw_initial_image.upper_bound_j_reg[28]_i_6/O[1]
                         net (fo=3, routed)           0.798   669.049    vram111/upper_bound_j[29]
    SLICE_X29Y161        LUT2 (Prop_lut2_I0_O)        0.303   669.352 r  vram111/draw_initial_image.lower_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   669.352    vram111/draw_initial_image.lower_bound_j[0]_i_13_n_0
    SLICE_X29Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   669.750 r  vram111/draw_initial_image.lower_bound_j_reg[0]_i_7/CO[3]
                         net (fo=34, routed)          0.763   670.513    debouncer3/draw_initial_image.lower_bound_j_reg[3][0]
    SLICE_X29Y162        LUT2 (Prop_lut2_I0_O)        0.124   670.637 r  debouncer3/draw_initial_image.lower_bound_j[0]_i_2/O
                         net (fo=1, routed)           0.620   671.257    debouncer2/draw_initial_image.lower_bound_j_reg[3]_0[0]
    SLICE_X30Y160        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   671.807 r  debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.807    debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1_n_0
    SLICE_X30Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   671.924 r  debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.924    debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1_n_0
    SLICE_X30Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.041 r  debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.041    debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1_n_0
    SLICE_X30Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.158 r  debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.158    debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1_n_0
    SLICE_X30Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.275 r  debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.275    debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1_n_0
    SLICE_X30Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.392 r  debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.392    debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1_n_0
    SLICE_X30Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   672.715 r  debouncer2/draw_initial_image.lower_bound_j_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   672.715    vram111/draw_initial_image.lower_bound_j_reg[27]_0[1]
    SLICE_X30Y166        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.675   661.700    vram111/clk_out1
    SLICE_X30Y166        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[25]/C
                         clock pessimism              0.000   661.700    
                         clock uncertainty           -0.420   661.280    
    SLICE_X30Y166        FDCE (Setup_fdce_C_D)        0.109   661.389    vram111/draw_initial_image.lower_bound_j_reg[25]
  -------------------------------------------------------------------
                         required time                        661.389    
                         arrival time                        -672.715    
  -------------------------------------------------------------------
                         slack                                -11.326    

Slack (VIOLATED) :        -11.318ns  (required time - arrival time)
  Source:                 debouncer2/Q2_reg_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/draw_initial_image.lower_bound_j_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        7.293ns  (logic 4.423ns (60.647%)  route 2.870ns (39.353%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT4=1)
  Clock Path Skew:        -3.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 661.700 - 660.022 ) 
    Source Clock Delay      (SCD):    5.414ns = ( 665.414 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.811   665.414    debouncer2/CLK
    SLICE_X25Y158        FDRE                                         r  debouncer2/Q2_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y158        FDRE (Prop_fdre_C_Q)         0.456   665.870 r  debouncer2/Q2_reg_replica_6/Q
                         net (fo=5, routed)           0.689   666.559    vram111/Q2_repN_6_alias
    SLICE_X24Y158        LUT4 (Prop_lut4_I1_O)        0.124   666.683 r  vram111/draw_initial_image.upper_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   666.683    vram111/draw_initial_image.upper_bound_j[0]_i_13_n_0
    SLICE_X24Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   667.233 r  vram111/draw_initial_image.upper_bound_j_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   667.233    vram111/draw_initial_image.upper_bound_j_reg[0]_i_7_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.347 r  vram111/draw_initial_image.upper_bound_j_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.347    vram111/draw_initial_image.upper_bound_j_reg[4]_i_6_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.461 r  vram111/draw_initial_image.upper_bound_j_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.461    vram111/draw_initial_image.upper_bound_j_reg[8]_i_6_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.575 r  vram111/draw_initial_image.upper_bound_j_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.575    vram111/draw_initial_image.upper_bound_j_reg[12]_i_6_n_0
    SLICE_X24Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.689 r  vram111/draw_initial_image.upper_bound_j_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.689    vram111/draw_initial_image.upper_bound_j_reg[16]_i_6_n_0
    SLICE_X24Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.803 r  vram111/draw_initial_image.upper_bound_j_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.803    vram111/draw_initial_image.upper_bound_j_reg[20]_i_6_n_0
    SLICE_X24Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.917 r  vram111/draw_initial_image.upper_bound_j_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.000   667.917    vram111/draw_initial_image.upper_bound_j_reg[24]_i_6_n_0
    SLICE_X24Y165        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   668.251 f  vram111/draw_initial_image.upper_bound_j_reg[28]_i_6/O[1]
                         net (fo=3, routed)           0.798   669.049    vram111/upper_bound_j[29]
    SLICE_X29Y161        LUT2 (Prop_lut2_I0_O)        0.303   669.352 r  vram111/draw_initial_image.lower_bound_j[0]_i_13/O
                         net (fo=1, routed)           0.000   669.352    vram111/draw_initial_image.lower_bound_j[0]_i_13_n_0
    SLICE_X29Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   669.750 r  vram111/draw_initial_image.lower_bound_j_reg[0]_i_7/CO[3]
                         net (fo=34, routed)          0.763   670.513    debouncer3/draw_initial_image.lower_bound_j_reg[3][0]
    SLICE_X29Y162        LUT2 (Prop_lut2_I0_O)        0.124   670.637 r  debouncer3/draw_initial_image.lower_bound_j[0]_i_2/O
                         net (fo=1, routed)           0.620   671.257    debouncer2/draw_initial_image.lower_bound_j_reg[3]_0[0]
    SLICE_X30Y160        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   671.807 r  debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.807    debouncer2/draw_initial_image.lower_bound_j_reg[0]_i_1_n_0
    SLICE_X30Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   671.924 r  debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   671.924    debouncer2/draw_initial_image.lower_bound_j_reg[4]_i_1_n_0
    SLICE_X30Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.041 r  debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.041    debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1_n_0
    SLICE_X30Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.158 r  debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.158    debouncer2/draw_initial_image.lower_bound_j_reg[12]_i_1_n_0
    SLICE_X30Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.275 r  debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.275    debouncer2/draw_initial_image.lower_bound_j_reg[16]_i_1_n_0
    SLICE_X30Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   672.392 r  debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   672.392    debouncer2/draw_initial_image.lower_bound_j_reg[20]_i_1_n_0
    SLICE_X30Y166        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   672.707 r  debouncer2/draw_initial_image.lower_bound_j_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   672.707    vram111/draw_initial_image.lower_bound_j_reg[27]_0[3]
    SLICE_X30Y166        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.675   661.700    vram111/clk_out1
    SLICE_X30Y166        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[27]/C
                         clock pessimism              0.000   661.700    
                         clock uncertainty           -0.420   661.280    
    SLICE_X30Y166        FDCE (Setup_fdce_C_D)        0.109   661.389    vram111/draw_initial_image.lower_bound_j_reg[27]
  -------------------------------------------------------------------
                         required time                        661.389    
                         arrival time                        -672.707    
  -------------------------------------------------------------------
                         slack                                -11.318    

Slack (VIOLATED) :        -11.304ns  (required time - arrival time)
  Source:                 debouncer4/Q3_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram2/draw_initial_image.upper_bound_j_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        7.249ns  (logic 4.864ns (67.102%)  route 2.385ns (32.898%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 661.527 - 660.022 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 665.225 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.623   665.225    debouncer4/CLK
    SLICE_X39Y146        FDRE                                         r  debouncer4/Q3_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.456   665.681 r  debouncer4/Q3_reg_replica_1/Q
                         net (fo=7, routed)           0.613   666.294    debouncer4/Q3_repN_1
    SLICE_X41Y146        LUT4 (Prop_lut4_I3_O)        0.124   666.418 r  debouncer4/draw_initial_image.upper_bound_j[0]_i_13__2/O
                         net (fo=1, routed)           0.000   666.418    vram2/draw_initial_image.upper_bound_j[0]_i_6__2_0[0]
    SLICE_X41Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   666.950 r  vram2/draw_initial_image.upper_bound_j_reg[0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   666.950    vram2/draw_initial_image.upper_bound_j_reg[0]_i_8__2_n_0
    SLICE_X41Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.064 r  vram2/draw_initial_image.upper_bound_j_reg[4]_i_7__2/CO[3]
                         net (fo=1, routed)           0.000   667.064    vram2/draw_initial_image.upper_bound_j_reg[4]_i_7__2_n_0
    SLICE_X41Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.178 r  vram2/draw_initial_image.upper_bound_j_reg[8]_i_7__2/CO[3]
                         net (fo=1, routed)           0.000   667.178    vram2/draw_initial_image.upper_bound_j_reg[8]_i_7__2_n_0
    SLICE_X41Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.292 r  vram2/draw_initial_image.upper_bound_j_reg[12]_i_7__2/CO[3]
                         net (fo=1, routed)           0.001   667.293    vram2/draw_initial_image.upper_bound_j_reg[12]_i_7__2_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.407 r  vram2/draw_initial_image.upper_bound_j_reg[16]_i_7__2/CO[3]
                         net (fo=1, routed)           0.000   667.407    vram2/draw_initial_image.upper_bound_j_reg[16]_i_7__2_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   667.741 f  vram2/draw_initial_image.upper_bound_j_reg[20]_i_7__2/O[1]
                         net (fo=3, routed)           0.864   668.605    vram2/upper_bound_j[21]
    SLICE_X40Y145        LUT2 (Prop_lut2_I0_O)        0.303   668.908 r  vram2/draw_initial_image.lower_bound_j[0]_i_28__0/O
                         net (fo=1, routed)           0.000   668.908    vram2/draw_initial_image.lower_bound_j[0]_i_28__0_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   669.458 r  vram2/draw_initial_image.lower_bound_j_reg[0]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000   669.458    vram2/draw_initial_image.lower_bound_j_reg[0]_i_10__1_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   669.686 r  vram2/draw_initial_image.lower_bound_j_reg[0]_i_7__2/CO[2]
                         net (fo=34, routed)          0.907   670.593    vram2/draw_initial_image.upper_bound_j_reg[29]_0[0]
    SLICE_X43Y141        LUT6 (Prop_lut6_I1_O)        0.313   670.906 r  vram2/draw_initial_image.upper_bound_j[0]_i_5__2/O
                         net (fo=1, routed)           0.000   670.906    debouncer4/draw_initial_image.upper_bound_j_reg[3]_0[1]
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   671.456 r  debouncer4/draw_initial_image.upper_bound_j_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   671.456    debouncer4/draw_initial_image.upper_bound_j_reg[0]_i_1__2_n_0
    SLICE_X43Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.570 r  debouncer4/draw_initial_image.upper_bound_j_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   671.570    debouncer4/draw_initial_image.upper_bound_j_reg[4]_i_1__2_n_0
    SLICE_X43Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.684 r  debouncer4/draw_initial_image.upper_bound_j_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   671.684    debouncer4/draw_initial_image.upper_bound_j_reg[8]_i_1__2_n_0
    SLICE_X43Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.798 r  debouncer4/draw_initial_image.upper_bound_j_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   671.798    debouncer4/draw_initial_image.upper_bound_j_reg[12]_i_1__2_n_0
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.912 r  debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   671.912    debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__2_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.026 r  debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   672.026    debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__2_n_0
    SLICE_X43Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.140 r  debouncer4/draw_initial_image.upper_bound_j_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   672.140    debouncer4/draw_initial_image.upper_bound_j_reg[24]_i_1__2_n_0
    SLICE_X43Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   672.474 r  debouncer4/draw_initial_image.upper_bound_j_reg[28]_i_1__2/O[1]
                         net (fo=1, routed)           0.000   672.474    vram2/draw_initial_image.upper_bound_j_reg[31]_1[1]
    SLICE_X43Y148        FDCE                                         r  vram2/draw_initial_image.upper_bound_j_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.503   661.527    vram2/clk_out1
    SLICE_X43Y148        FDCE                                         r  vram2/draw_initial_image.upper_bound_j_reg[29]/C
                         clock pessimism              0.000   661.527    
                         clock uncertainty           -0.420   661.108    
    SLICE_X43Y148        FDCE (Setup_fdce_C_D)        0.062   661.170    vram2/draw_initial_image.upper_bound_j_reg[29]
  -------------------------------------------------------------------
                         required time                        661.170    
                         arrival time                        -672.474    
  -------------------------------------------------------------------
                         slack                                -11.304    

Slack (VIOLATED) :        -11.283ns  (required time - arrival time)
  Source:                 debouncer4/Q3_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram2/draw_initial_image.upper_bound_j_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        7.228ns  (logic 4.843ns (67.006%)  route 2.385ns (32.994%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 661.527 - 660.022 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 665.225 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.623   665.225    debouncer4/CLK
    SLICE_X39Y146        FDRE                                         r  debouncer4/Q3_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.456   665.681 r  debouncer4/Q3_reg_replica_1/Q
                         net (fo=7, routed)           0.613   666.294    debouncer4/Q3_repN_1
    SLICE_X41Y146        LUT4 (Prop_lut4_I3_O)        0.124   666.418 r  debouncer4/draw_initial_image.upper_bound_j[0]_i_13__2/O
                         net (fo=1, routed)           0.000   666.418    vram2/draw_initial_image.upper_bound_j[0]_i_6__2_0[0]
    SLICE_X41Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   666.950 r  vram2/draw_initial_image.upper_bound_j_reg[0]_i_8__2/CO[3]
                         net (fo=1, routed)           0.000   666.950    vram2/draw_initial_image.upper_bound_j_reg[0]_i_8__2_n_0
    SLICE_X41Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.064 r  vram2/draw_initial_image.upper_bound_j_reg[4]_i_7__2/CO[3]
                         net (fo=1, routed)           0.000   667.064    vram2/draw_initial_image.upper_bound_j_reg[4]_i_7__2_n_0
    SLICE_X41Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.178 r  vram2/draw_initial_image.upper_bound_j_reg[8]_i_7__2/CO[3]
                         net (fo=1, routed)           0.000   667.178    vram2/draw_initial_image.upper_bound_j_reg[8]_i_7__2_n_0
    SLICE_X41Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.292 r  vram2/draw_initial_image.upper_bound_j_reg[12]_i_7__2/CO[3]
                         net (fo=1, routed)           0.001   667.293    vram2/draw_initial_image.upper_bound_j_reg[12]_i_7__2_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   667.407 r  vram2/draw_initial_image.upper_bound_j_reg[16]_i_7__2/CO[3]
                         net (fo=1, routed)           0.000   667.407    vram2/draw_initial_image.upper_bound_j_reg[16]_i_7__2_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   667.741 f  vram2/draw_initial_image.upper_bound_j_reg[20]_i_7__2/O[1]
                         net (fo=3, routed)           0.864   668.605    vram2/upper_bound_j[21]
    SLICE_X40Y145        LUT2 (Prop_lut2_I0_O)        0.303   668.908 r  vram2/draw_initial_image.lower_bound_j[0]_i_28__0/O
                         net (fo=1, routed)           0.000   668.908    vram2/draw_initial_image.lower_bound_j[0]_i_28__0_n_0
    SLICE_X40Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   669.458 r  vram2/draw_initial_image.lower_bound_j_reg[0]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000   669.458    vram2/draw_initial_image.lower_bound_j_reg[0]_i_10__1_n_0
    SLICE_X40Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   669.686 r  vram2/draw_initial_image.lower_bound_j_reg[0]_i_7__2/CO[2]
                         net (fo=34, routed)          0.907   670.593    vram2/draw_initial_image.upper_bound_j_reg[29]_0[0]
    SLICE_X43Y141        LUT6 (Prop_lut6_I1_O)        0.313   670.906 r  vram2/draw_initial_image.upper_bound_j[0]_i_5__2/O
                         net (fo=1, routed)           0.000   670.906    debouncer4/draw_initial_image.upper_bound_j_reg[3]_0[1]
    SLICE_X43Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   671.456 r  debouncer4/draw_initial_image.upper_bound_j_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   671.456    debouncer4/draw_initial_image.upper_bound_j_reg[0]_i_1__2_n_0
    SLICE_X43Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.570 r  debouncer4/draw_initial_image.upper_bound_j_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   671.570    debouncer4/draw_initial_image.upper_bound_j_reg[4]_i_1__2_n_0
    SLICE_X43Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.684 r  debouncer4/draw_initial_image.upper_bound_j_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   671.684    debouncer4/draw_initial_image.upper_bound_j_reg[8]_i_1__2_n_0
    SLICE_X43Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.798 r  debouncer4/draw_initial_image.upper_bound_j_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   671.798    debouncer4/draw_initial_image.upper_bound_j_reg[12]_i_1__2_n_0
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   671.912 r  debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   671.912    debouncer4/draw_initial_image.upper_bound_j_reg[16]_i_1__2_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.026 r  debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   672.026    debouncer4/draw_initial_image.upper_bound_j_reg[20]_i_1__2_n_0
    SLICE_X43Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   672.140 r  debouncer4/draw_initial_image.upper_bound_j_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000   672.140    debouncer4/draw_initial_image.upper_bound_j_reg[24]_i_1__2_n_0
    SLICE_X43Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   672.453 r  debouncer4/draw_initial_image.upper_bound_j_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000   672.453    vram2/draw_initial_image.upper_bound_j_reg[31]_1[3]
    SLICE_X43Y148        FDCE                                         r  vram2/draw_initial_image.upper_bound_j_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.503   661.527    vram2/clk_out1
    SLICE_X43Y148        FDCE                                         r  vram2/draw_initial_image.upper_bound_j_reg[31]/C
                         clock pessimism              0.000   661.527    
                         clock uncertainty           -0.420   661.108    
    SLICE_X43Y148        FDCE (Setup_fdce_C_D)        0.062   661.170    vram2/draw_initial_image.upper_bound_j_reg[31]
  -------------------------------------------------------------------
                         required time                        661.170    
                         arrival time                        -672.453    
  -------------------------------------------------------------------
                         slack                                -11.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 debouncer4/Q3_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram2/draw_initial_image.lower_bound_j_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.251ns (70.918%)  route 0.103ns (29.082%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.645     1.565    debouncer4/CLK
    SLICE_X41Y150        FDRE                                         r  debouncer4/Q3_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  debouncer4/Q3_reg_replica_4/Q
                         net (fo=64, routed)          0.103     1.809    debouncer4/Q3_repN_4
    SLICE_X40Y150        LUT5 (Prop_lut5_I1_O)        0.045     1.854 r  debouncer4/draw_initial_image.lower_bound_j[0]_i_5__2/O
                         net (fo=1, routed)           0.000     1.854    debouncer4/draw_initial_image.lower_bound_j[0]_i_5__2_n_0
    SLICE_X40Y150        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.919 r  debouncer4/draw_initial_image.lower_bound_j_reg[0]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.919    vram2/draw_initial_image.lower_bound_j_reg[3]_0[1]
    SLICE_X40Y150        FDCE                                         r  vram2/draw_initial_image.lower_bound_j_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.923     0.925    vram2/clk_out1
    SLICE_X40Y150        FDCE                                         r  vram2/draw_initial_image.lower_bound_j_reg[1]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.420     1.345    
    SLICE_X40Y150        FDCE (Hold_fdce_C_D)         0.105     1.450    vram2/draw_initial_image.lower_bound_j_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 debouncer4/Q3_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram2/draw_initial_image.lower_bound_j_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.256ns (71.125%)  route 0.104ns (28.875%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.645     1.565    debouncer4/CLK
    SLICE_X41Y150        FDRE                                         r  debouncer4/Q3_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  debouncer4/Q3_reg_replica_4/Q
                         net (fo=64, routed)          0.104     1.810    vram2/Q3_repN_4_alias
    SLICE_X40Y150        LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  vram2/draw_initial_image.lower_bound_j[0]_i_6__2/O
                         net (fo=1, routed)           0.000     1.855    debouncer4/draw_initial_image.lower_bound_j_reg[3]_2[0]
    SLICE_X40Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.925 r  debouncer4/draw_initial_image.lower_bound_j_reg[0]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.925    vram2/draw_initial_image.lower_bound_j_reg[3]_0[0]
    SLICE_X40Y150        FDCE                                         r  vram2/draw_initial_image.lower_bound_j_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.923     0.925    vram2/clk_out1
    SLICE_X40Y150        FDCE                                         r  vram2/draw_initial_image.lower_bound_j_reg[0]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.420     1.345    
    SLICE_X40Y150        FDCE (Hold_fdce_C_D)         0.105     1.450    vram2/draw_initial_image.lower_bound_j_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 debouncer4/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram3/draw_initial_image.lower_bound_j_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.251ns (53.232%)  route 0.221ns (46.768%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.566     1.485    debouncer4/CLK
    SLICE_X32Y148        FDRE                                         r  debouncer4/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  debouncer4/Q3_reg/Q
                         net (fo=20, routed)          0.221     1.847    vram3/Q3
    SLICE_X33Y150        LUT5 (Prop_lut5_I2_O)        0.045     1.892 r  vram3/draw_initial_image.lower_bound_j[12]_i_4__0/O
                         net (fo=1, routed)           0.000     1.892    vram3/draw_initial_image.lower_bound_j[12]_i_4__0_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.957 r  vram3/draw_initial_image.lower_bound_j_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.957    vram3/draw_initial_image.lower_bound_j_reg[12]_i_1__0_n_6
    SLICE_X33Y150        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.925     0.927    vram3/clk_out1
    SLICE_X33Y150        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[13]/C
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.420     1.347    
    SLICE_X33Y150        FDCE (Hold_fdce_C_D)         0.105     1.452    vram3/draw_initial_image.lower_bound_j_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 debouncer2/Q2_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/draw_initial_image.lower_bound_j_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.256ns (60.893%)  route 0.164ns (39.107%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.646     1.566    debouncer2/CLK
    SLICE_X31Y161        FDRE                                         r  debouncer2/Q2_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  debouncer2/Q2_reg_replica_4/Q
                         net (fo=32, routed)          0.164     1.871    debouncer2/Q2_repN_4
    SLICE_X30Y162        LUT5 (Prop_lut5_I2_O)        0.045     1.916 r  debouncer2/draw_initial_image.lower_bound_j[8]_i_5/O
                         net (fo=1, routed)           0.000     1.916    debouncer2/draw_initial_image.lower_bound_j[8]_i_5_n_0
    SLICE_X30Y162        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.986 r  debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    vram111/draw_initial_image.lower_bound_j_reg[11]_0[0]
    SLICE_X30Y162        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.920     0.922    vram111/clk_out1
    SLICE_X30Y162        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[8]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.420     1.342    
    SLICE_X30Y162        FDCE (Hold_fdce_C_D)         0.134     1.476    vram111/draw_initial_image.lower_bound_j_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 debouncer4/Q2_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/draw_initial_image.lower_bound_j_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.251ns (52.189%)  route 0.230ns (47.811%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.563     1.482    debouncer4/CLK
    SLICE_X41Y149        FDRE                                         r  debouncer4/Q2_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  debouncer4/Q2_reg_replica_4/Q
                         net (fo=64, routed)          0.230     1.853    vram4/Q2_repN_4_alias
    SLICE_X39Y150        LUT5 (Prop_lut5_I2_O)        0.045     1.898 r  vram4/draw_initial_image.lower_bound_j[0]_i_5__1/O
                         net (fo=1, routed)           0.000     1.898    vram4/draw_initial_image.lower_bound_j[0]_i_5__1_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  vram4/draw_initial_image.lower_bound_j_reg[0]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.963    vram4/draw_initial_image.lower_bound_j_reg[0]_i_1__1_n_6
    SLICE_X39Y150        FDCE                                         r  vram4/draw_initial_image.lower_bound_j_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.923     0.925    vram4/clk_out1
    SLICE_X39Y150        FDCE                                         r  vram4/draw_initial_image.lower_bound_j_reg[1]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.420     1.345    
    SLICE_X39Y150        FDCE (Hold_fdce_C_D)         0.105     1.450    vram4/draw_initial_image.lower_bound_j_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 debouncer4/Q3_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/draw_initial_image.lower_bound_j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.333%)  route 0.150ns (37.667%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.645     1.565    debouncer4/CLK
    SLICE_X41Y150        FDRE                                         r  debouncer4/Q3_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  debouncer4/Q3_reg_replica_4/Q
                         net (fo=64, routed)          0.150     1.856    vram4/Q3_repN_4_alias
    SLICE_X39Y150        LUT5 (Prop_lut5_I1_O)        0.045     1.901 r  vram4/draw_initial_image.lower_bound_j[0]_i_3__1/O
                         net (fo=1, routed)           0.000     1.901    vram4/draw_initial_image.lower_bound_j[0]_i_3__1_n_0
    SLICE_X39Y150        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.964 r  vram4/draw_initial_image.lower_bound_j_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.964    vram4/draw_initial_image.lower_bound_j_reg[0]_i_1__1_n_4
    SLICE_X39Y150        FDCE                                         r  vram4/draw_initial_image.lower_bound_j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.923     0.925    vram4/clk_out1
    SLICE_X39Y150        FDCE                                         r  vram4/draw_initial_image.lower_bound_j_reg[3]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.420     1.345    
    SLICE_X39Y150        FDCE (Hold_fdce_C_D)         0.105     1.450    vram4/draw_initial_image.lower_bound_j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 debouncer2/Q3_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram3/draw_initial_image.lower_bound_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.249ns (61.517%)  route 0.156ns (38.483%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.648     1.568    debouncer2/CLK
    SLICE_X22Y161        FDRE                                         r  debouncer2/Q3_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y161        FDRE (Prop_fdre_C_Q)         0.141     1.709 r  debouncer2/Q3_reg_replica_5/Q
                         net (fo=32, routed)          0.156     1.865    debouncer2/Q3_repN_5
    SLICE_X21Y161        LUT5 (Prop_lut5_I2_O)        0.045     1.910 r  debouncer2/draw_initial_image.lower_bound_i[8]_i_2/O
                         net (fo=1, routed)           0.000     1.910    debouncer2/draw_initial_image.lower_bound_i[8]_i_2_n_0
    SLICE_X21Y161        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.973 r  debouncer2/draw_initial_image.lower_bound_i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    vram3/draw_initial_image.lower_bound_i_reg[11]_0[3]
    SLICE_X21Y161        FDCE                                         r  vram3/draw_initial_image.lower_bound_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.926     0.928    vram3/clk_out1
    SLICE_X21Y161        FDCE                                         r  vram3/draw_initial_image.lower_bound_i_reg[11]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.420     1.348    
    SLICE_X21Y161        FDCE (Hold_fdce_C_D)         0.105     1.453    vram3/draw_initial_image.lower_bound_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 debouncer2/Q2_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/draw_initial_image.lower_bound_j_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.250ns (57.998%)  route 0.181ns (42.002%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.646     1.566    debouncer2/CLK
    SLICE_X31Y161        FDRE                                         r  debouncer2/Q2_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y161        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  debouncer2/Q2_reg_replica_4/Q
                         net (fo=32, routed)          0.181     1.888    debouncer2/Q2_repN_4
    SLICE_X30Y162        LUT5 (Prop_lut5_I2_O)        0.045     1.933 r  debouncer2/draw_initial_image.lower_bound_j[8]_i_2/O
                         net (fo=1, routed)           0.000     1.933    debouncer2/draw_initial_image.lower_bound_j[8]_i_2_n_0
    SLICE_X30Y162        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.997 r  debouncer2/draw_initial_image.lower_bound_j_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.997    vram111/draw_initial_image.lower_bound_j_reg[11]_0[3]
    SLICE_X30Y162        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.920     0.922    vram111/clk_out1
    SLICE_X30Y162        FDCE                                         r  vram111/draw_initial_image.lower_bound_j_reg[11]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.420     1.342    
    SLICE_X30Y162        FDCE (Hold_fdce_C_D)         0.134     1.476    vram111/draw_initial_image.lower_bound_j_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 debouncer4/Q2_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram3/draw_initial_image.lower_bound_j_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.252ns (51.271%)  route 0.240ns (48.729%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.566     1.485    debouncer4/CLK
    SLICE_X32Y148        FDRE                                         r  debouncer4/Q2_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y148        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  debouncer4/Q2_reg_replica_5/Q
                         net (fo=20, routed)          0.240     1.866    vram3/Q2_repN_5_alias
    SLICE_X33Y150        LUT5 (Prop_lut5_I3_O)        0.045     1.911 r  vram3/draw_initial_image.lower_bound_j[12]_i_3__0/O
                         net (fo=1, routed)           0.000     1.911    vram3/draw_initial_image.lower_bound_j[12]_i_3__0_n_0
    SLICE_X33Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.977 r  vram3/draw_initial_image.lower_bound_j_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.977    vram3/draw_initial_image.lower_bound_j_reg[12]_i_1__0_n_5
    SLICE_X33Y150        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.925     0.927    vram3/clk_out1
    SLICE_X33Y150        FDCE                                         r  vram3/draw_initial_image.lower_bound_j_reg[14]/C
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.420     1.347    
    SLICE_X33Y150        FDCE (Hold_fdce_C_D)         0.105     1.452    vram3/draw_initial_image.lower_bound_j_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 debouncer2/Q3_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/draw_initial_image.lower_bound_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.251ns (60.806%)  route 0.162ns (39.194%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.650     1.570    debouncer2/CLK
    SLICE_X21Y154        FDRE                                         r  debouncer2/Q3_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  debouncer2/Q3_reg_replica_3/Q
                         net (fo=33, routed)          0.162     1.873    vram4/Q3_repN_3_alias
    SLICE_X18Y155        LUT5 (Prop_lut5_I1_O)        0.045     1.918 r  vram4/draw_initial_image.lower_bound_i[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.918    vram4/draw_initial_image.lower_bound_i[0]_i_5__0_n_0
    SLICE_X18Y155        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.983 r  vram4/draw_initial_image.lower_bound_i_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.983    vram4/draw_initial_image.lower_bound_i_reg[0]_i_1__0_n_6
    SLICE_X18Y155        FDPE                                         r  vram4/draw_initial_image.lower_bound_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.928     0.930    vram4/clk_out1
    SLICE_X18Y155        FDPE                                         r  vram4/draw_initial_image.lower_bound_i_reg[1]/C
                         clock pessimism              0.000     0.930    
                         clock uncertainty            0.420     1.350    
    SLICE_X18Y155        FDPE (Hold_fdpe_C_D)         0.105     1.455    vram4/draw_initial_image.lower_bound_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :         7695  Failing Endpoints,  Worst Slack       -8.834ns,  Total Violation   -60030.317ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.834ns  (required time - arrival time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/memory_reg[34][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        4.515ns  (logic 0.718ns (15.904%)  route 3.797ns (84.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 661.694 - 660.022 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 665.232 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630   665.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419   665.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.827   666.478    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.299   666.777 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.969   669.747    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X58Y192        FDCE                                         f  vram111/memory_reg[34][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669   661.694    vram111/clk_out1
    SLICE_X58Y192        FDCE                                         r  vram111/memory_reg[34][8]/C
                         clock pessimism              0.000   661.694    
                         clock uncertainty           -0.420   661.274    
    SLICE_X58Y192        FDCE (Recov_fdce_C_CLR)     -0.361   660.913    vram111/memory_reg[34][8]
  -------------------------------------------------------------------
                         required time                        660.913    
                         arrival time                        -669.747    
  -------------------------------------------------------------------
                         slack                                 -8.834    

Slack (VIOLATED) :        -8.817ns  (required time - arrival time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/memory_reg[32][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        4.454ns  (logic 0.718ns (16.121%)  route 3.736ns (83.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 661.694 - 660.022 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 665.232 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630   665.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419   665.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.827   666.478    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.299   666.777 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.909   669.686    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X59Y191        FDCE                                         f  vram111/memory_reg[32][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669   661.694    vram111/clk_out1
    SLICE_X59Y191        FDCE                                         r  vram111/memory_reg[32][6]/C
                         clock pessimism              0.000   661.694    
                         clock uncertainty           -0.420   661.274    
    SLICE_X59Y191        FDCE (Recov_fdce_C_CLR)     -0.405   660.869    vram111/memory_reg[32][6]
  -------------------------------------------------------------------
                         required time                        660.869    
                         arrival time                        -669.686    
  -------------------------------------------------------------------
                         slack                                 -8.817    

Slack (VIOLATED) :        -8.817ns  (required time - arrival time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/memory_reg[35][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        4.454ns  (logic 0.718ns (16.121%)  route 3.736ns (83.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 661.694 - 660.022 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 665.232 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630   665.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419   665.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.827   666.478    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.299   666.777 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.909   669.686    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X59Y191        FDCE                                         f  vram111/memory_reg[35][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669   661.694    vram111/clk_out1
    SLICE_X59Y191        FDCE                                         r  vram111/memory_reg[35][7]/C
                         clock pessimism              0.000   661.694    
                         clock uncertainty           -0.420   661.274    
    SLICE_X59Y191        FDCE (Recov_fdce_C_CLR)     -0.405   660.869    vram111/memory_reg[35][7]
  -------------------------------------------------------------------
                         required time                        660.869    
                         arrival time                        -669.686    
  -------------------------------------------------------------------
                         slack                                 -8.817    

Slack (VIOLATED) :        -8.817ns  (required time - arrival time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/memory_reg[35][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        4.454ns  (logic 0.718ns (16.121%)  route 3.736ns (83.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 661.694 - 660.022 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 665.232 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630   665.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419   665.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.827   666.478    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.299   666.777 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.909   669.686    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X59Y191        FDCE                                         f  vram111/memory_reg[35][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669   661.694    vram111/clk_out1
    SLICE_X59Y191        FDCE                                         r  vram111/memory_reg[35][8]/C
                         clock pessimism              0.000   661.694    
                         clock uncertainty           -0.420   661.274    
    SLICE_X59Y191        FDCE (Recov_fdce_C_CLR)     -0.405   660.869    vram111/memory_reg[35][8]
  -------------------------------------------------------------------
                         required time                        660.869    
                         arrival time                        -669.686    
  -------------------------------------------------------------------
                         slack                                 -8.817    

Slack (VIOLATED) :        -8.792ns  (required time - arrival time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/memory_reg[33][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        4.515ns  (logic 0.718ns (15.904%)  route 3.797ns (84.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 661.694 - 660.022 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 665.232 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630   665.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419   665.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.827   666.478    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.299   666.777 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.969   669.747    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X58Y192        FDCE                                         f  vram111/memory_reg[33][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669   661.694    vram111/clk_out1
    SLICE_X58Y192        FDCE                                         r  vram111/memory_reg[33][6]/C
                         clock pessimism              0.000   661.694    
                         clock uncertainty           -0.420   661.274    
    SLICE_X58Y192        FDCE (Recov_fdce_C_CLR)     -0.319   660.955    vram111/memory_reg[33][6]
  -------------------------------------------------------------------
                         required time                        660.955    
                         arrival time                        -669.747    
  -------------------------------------------------------------------
                         slack                                 -8.792    

Slack (VIOLATED) :        -8.773ns  (required time - arrival time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/memory_reg[34][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        4.454ns  (logic 0.718ns (16.121%)  route 3.736ns (83.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 661.694 - 660.022 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 665.232 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630   665.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419   665.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.827   666.478    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.299   666.777 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.909   669.686    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X58Y191        FDCE                                         f  vram111/memory_reg[34][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669   661.694    vram111/clk_out1
    SLICE_X58Y191        FDCE                                         r  vram111/memory_reg[34][7]/C
                         clock pessimism              0.000   661.694    
                         clock uncertainty           -0.420   661.274    
    SLICE_X58Y191        FDCE (Recov_fdce_C_CLR)     -0.361   660.913    vram111/memory_reg[34][7]
  -------------------------------------------------------------------
                         required time                        660.913    
                         arrival time                        -669.686    
  -------------------------------------------------------------------
                         slack                                 -8.773    

Slack (VIOLATED) :        -8.766ns  (required time - arrival time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/memory_reg[28][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        4.407ns  (logic 0.718ns (16.292%)  route 3.689ns (83.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 661.698 - 660.022 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 665.232 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630   665.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419   665.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.827   666.478    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.299   666.777 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.862   669.639    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X51Y197        FDCE                                         f  vram111/memory_reg[28][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.673   661.698    vram111/clk_out1
    SLICE_X51Y197        FDCE                                         r  vram111/memory_reg[28][2]/C
                         clock pessimism              0.000   661.698    
                         clock uncertainty           -0.420   661.278    
    SLICE_X51Y197        FDCE (Recov_fdce_C_CLR)     -0.405   660.873    vram111/memory_reg[28][2]
  -------------------------------------------------------------------
                         required time                        660.873    
                         arrival time                        -669.639    
  -------------------------------------------------------------------
                         slack                                 -8.766    

Slack (VIOLATED) :        -8.742ns  (required time - arrival time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/memory_reg[40][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        4.374ns  (logic 0.718ns (16.414%)  route 3.656ns (83.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 661.690 - 660.022 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 665.232 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630   665.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419   665.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.827   666.478    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.299   666.777 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.829   669.607    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X52Y196        FDCE                                         f  vram111/memory_reg[40][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.665   661.690    vram111/clk_out1
    SLICE_X52Y196        FDCE                                         r  vram111/memory_reg[40][0]/C
                         clock pessimism              0.000   661.690    
                         clock uncertainty           -0.420   661.270    
    SLICE_X52Y196        FDCE (Recov_fdce_C_CLR)     -0.405   660.865    vram111/memory_reg[40][0]
  -------------------------------------------------------------------
                         required time                        660.865    
                         arrival time                        -669.607    
  -------------------------------------------------------------------
                         slack                                 -8.742    

Slack (VIOLATED) :        -8.742ns  (required time - arrival time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/memory_reg[40][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        4.374ns  (logic 0.718ns (16.414%)  route 3.656ns (83.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 661.690 - 660.022 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 665.232 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630   665.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419   665.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.827   666.478    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.299   666.777 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.829   669.607    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X52Y196        FDCE                                         f  vram111/memory_reg[40][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.665   661.690    vram111/clk_out1
    SLICE_X52Y196        FDCE                                         r  vram111/memory_reg[40][1]/C
                         clock pessimism              0.000   661.690    
                         clock uncertainty           -0.420   661.270    
    SLICE_X52Y196        FDCE (Recov_fdce_C_CLR)     -0.405   660.865    vram111/memory_reg[40][1]
  -------------------------------------------------------------------
                         required time                        660.865    
                         arrival time                        -669.607    
  -------------------------------------------------------------------
                         slack                                 -8.742    

Slack (VIOLATED) :        -8.739ns  (required time - arrival time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram111/memory_reg[20][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.022ns  (clk_out1_clk_wiz_0 rise@660.022ns - sys_clk_pin rise@660.000ns)
  Data Path Delay:        4.373ns  (logic 0.718ns (16.419%)  route 3.655ns (83.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 661.691 - 660.022 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 665.232 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    660.000   660.000 r  
    E3                                                0.000   660.000 r  CLK (IN)
                         net (fo=0)                   0.000   660.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482   661.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025   663.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   663.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630   665.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419   665.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.827   666.478    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.299   666.777 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.828   669.605    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X57Y193        FDCE                                         f  vram111/memory_reg[20][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.022   660.022 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   660.022 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683   661.705    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   658.010 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   659.934    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   660.025 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.666   661.691    vram111/clk_out1
    SLICE_X57Y193        FDCE                                         r  vram111/memory_reg[20][6]/C
                         clock pessimism              0.000   661.691    
                         clock uncertainty           -0.420   661.271    
    SLICE_X57Y193        FDCE (Recov_fdce_C_CLR)     -0.405   660.866    vram111/memory_reg[20][6]
  -------------------------------------------------------------------
                         required time                        660.866    
                         arrival time                        -669.605    
  -------------------------------------------------------------------
                         slack                                 -8.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/draw_initial_image.j_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.227ns (27.420%)  route 0.601ns (72.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.364     1.979    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.099     2.078 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        0.237     2.315    vram4/memory_reg[2][0]_0
    SLICE_X29Y146        FDCE                                         f  vram4/draw_initial_image.j_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.837     0.839    vram4/clk_out1
    SLICE_X29Y146        FDCE                                         r  vram4/draw_initial_image.j_reg[11]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.420     1.259    
    SLICE_X29Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    vram4/draw_initial_image.j_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/draw_initial_image.j_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.227ns (27.420%)  route 0.601ns (72.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.364     1.979    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.099     2.078 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        0.237     2.315    vram4/memory_reg[2][0]_0
    SLICE_X29Y146        FDCE                                         f  vram4/draw_initial_image.j_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.837     0.839    vram4/clk_out1
    SLICE_X29Y146        FDCE                                         r  vram4/draw_initial_image.j_reg[4]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.420     1.259    
    SLICE_X29Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    vram4/draw_initial_image.j_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/draw_initial_image.j_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.227ns (27.420%)  route 0.601ns (72.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.364     1.979    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.099     2.078 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        0.237     2.315    vram4/memory_reg[2][0]_0
    SLICE_X29Y146        FDCE                                         f  vram4/draw_initial_image.j_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.837     0.839    vram4/clk_out1
    SLICE_X29Y146        FDCE                                         r  vram4/draw_initial_image.j_reg[9]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.420     1.259    
    SLICE_X29Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    vram4/draw_initial_image.j_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram3/memory_reg[0][28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.227ns (27.276%)  route 0.605ns (72.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.364     1.979    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.099     2.078 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        0.241     2.320    vram3/memory_reg[4][0]_1
    SLICE_X28Y146        FDCE                                         f  vram3/memory_reg[0][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.837     0.839    vram3/clk_out1
    SLICE_X28Y146        FDCE                                         r  vram3/memory_reg[0][28]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.420     1.259    
    SLICE_X28Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    vram3/memory_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram3/memory_reg[5][26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.227ns (27.276%)  route 0.605ns (72.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.364     1.979    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.099     2.078 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        0.241     2.320    vram3/memory_reg[4][0]_1
    SLICE_X28Y146        FDCE                                         f  vram3/memory_reg[5][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.837     0.839    vram3/clk_out1
    SLICE_X28Y146        FDCE                                         r  vram3/memory_reg[5][26]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.420     1.259    
    SLICE_X28Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    vram3/memory_reg[5][26]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/memory_reg[14][14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.227ns (27.276%)  route 0.605ns (72.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.364     1.979    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.099     2.078 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        0.241     2.320    vram4/memory_reg[2][0]_0
    SLICE_X28Y146        FDCE                                         f  vram4/memory_reg[14][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.837     0.839    vram4/clk_out1
    SLICE_X28Y146        FDCE                                         r  vram4/memory_reg[14][14]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.420     1.259    
    SLICE_X28Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    vram4/memory_reg[14][14]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/memory_reg[14][20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.227ns (27.276%)  route 0.605ns (72.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.364     1.979    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.099     2.078 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        0.241     2.320    vram4/memory_reg[2][0]_0
    SLICE_X28Y146        FDCE                                         f  vram4/memory_reg[14][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.837     0.839    vram4/clk_out1
    SLICE_X28Y146        FDCE                                         r  vram4/memory_reg[14][20]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.420     1.259    
    SLICE_X28Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    vram4/memory_reg[14][20]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/memory_reg[14][30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.227ns (27.276%)  route 0.605ns (72.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.364     1.979    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.099     2.078 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        0.241     2.320    vram4/memory_reg[2][0]_0
    SLICE_X28Y146        FDCE                                         f  vram4/memory_reg[14][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.837     0.839    vram4/clk_out1
    SLICE_X28Y146        FDCE                                         r  vram4/memory_reg[14][30]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.420     1.259    
    SLICE_X28Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    vram4/memory_reg[14][30]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/memory_reg[14][48]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.227ns (27.276%)  route 0.605ns (72.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.364     1.979    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.099     2.078 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        0.241     2.320    vram4/memory_reg[2][0]_0
    SLICE_X28Y146        FDCE                                         f  vram4/memory_reg[14][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.837     0.839    vram4/clk_out1
    SLICE_X28Y146        FDCE                                         r  vram4/memory_reg[14][48]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.420     1.259    
    SLICE_X28Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    vram4/memory_reg[14][48]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram4/memory_reg[14][76]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.227ns (27.276%)  route 0.605ns (72.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          0.364     1.979    vram111/memory_reg[7][0]_0[0]
    SLICE_X28Y146        LUT2 (Prop_lut2_I1_O)        0.099     2.078 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        0.241     2.320    vram4/memory_reg[2][0]_0
    SLICE_X28Y146        FDCE                                         f  vram4/memory_reg[14][76]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.837     0.839    vram4/clk_out1
    SLICE_X28Y146        FDCE                                         r  vram4/memory_reg[14][76]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.420     1.259    
    SLICE_X28Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.167    vram4/memory_reg[14][76]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.152    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLRSelect[0]
                            (input port)
  Destination:            CLR_UE_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.281ns  (logic 1.493ns (34.866%)  route 2.788ns (65.134%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  CLRSelect[0] (IN)
                         net (fo=0)                   0.000     0.000    CLRSelect[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  CLRSelect_IBUF[0]_inst/O
                         net (fo=1, routed)           2.788     4.281    CLRSelect_IBUF[0]
    SLICE_X12Y124        LDCE                                         r  CLR_UE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLRSelect[1]
                            (input port)
  Destination:            CLR_UE_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.054ns  (logic 1.497ns (36.933%)  route 2.557ns (63.067%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  CLRSelect[1] (IN)
                         net (fo=0)                   0.000     0.000    CLRSelect[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLRSelect_IBUF[1]_inst/O
                         net (fo=1, routed)           2.557     4.054    CLRSelect_IBUF[1]
    SLICE_X12Y124        LDCE                                         r  CLR_UE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMGSelect[1]
                            (input port)
  Destination:            Img_UE_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.023ns  (logic 1.485ns (36.915%)  route 2.538ns (63.085%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  IMGSelect[1] (IN)
                         net (fo=0)                   0.000     0.000    IMGSelect[1]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  IMGSelect_IBUF[1]_inst/O
                         net (fo=1, routed)           2.538     4.023    IMGSelect_IBUF[1]
    SLICE_X8Y136         LDCE                                         r  Img_UE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMGSelect[0]
                            (input port)
  Destination:            Img_UE_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.004ns  (logic 1.480ns (36.955%)  route 2.524ns (63.045%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  IMGSelect[0] (IN)
                         net (fo=0)                   0.000     0.000    IMGSelect[0]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  IMGSelect_IBUF[0]_inst/O
                         net (fo=1, routed)           2.524     4.004    IMGSelect_IBUF[0]
    SLICE_X8Y136         LDCE                                         r  Img_UE_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IMGSelect[0]
                            (input port)
  Destination:            Img_UE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.339ns  (logic 0.247ns (18.484%)  route 1.091ns (81.516%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  IMGSelect[0] (IN)
                         net (fo=0)                   0.000     0.000    IMGSelect[0]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  IMGSelect_IBUF[0]_inst/O
                         net (fo=1, routed)           1.091     1.339    IMGSelect_IBUF[0]
    SLICE_X8Y136         LDCE                                         r  Img_UE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMGSelect[1]
                            (input port)
  Destination:            Img_UE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.339ns  (logic 0.253ns (18.890%)  route 1.086ns (81.110%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  IMGSelect[1] (IN)
                         net (fo=0)                   0.000     0.000    IMGSelect[1]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  IMGSelect_IBUF[1]_inst/O
                         net (fo=1, routed)           1.086     1.339    IMGSelect_IBUF[1]
    SLICE_X8Y136         LDCE                                         r  Img_UE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLRSelect[1]
                            (input port)
  Destination:            CLR_UE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.352ns  (logic 0.265ns (19.605%)  route 1.087ns (80.395%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  CLRSelect[1] (IN)
                         net (fo=0)                   0.000     0.000    CLRSelect[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLRSelect_IBUF[1]_inst/O
                         net (fo=1, routed)           1.087     1.352    CLRSelect_IBUF[1]
    SLICE_X12Y124        LDCE                                         r  CLR_UE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLRSelect[0]
                            (input port)
  Destination:            CLR_UE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.260ns (17.784%)  route 1.203ns (82.216%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  CLRSelect[0] (IN)
                         net (fo=0)                   0.000     0.000    CLRSelect[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLRSelect_IBUF[0]_inst/O
                         net (fo=1, routed)           1.203     1.464    CLRSelect_IBUF[0]
    SLICE_X12Y124        LDCE                                         r  CLR_UE_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.185ns (50.500%)  route 4.102ns (49.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.624     1.626    pixel_clk
    SLICE_X14Y133        FDRE                                         r  R_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y133        FDRE (Prop_fdre_C_Q)         0.478     2.104 r  R_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           4.102     6.206    R_reg[3]_lopt_replica_3_1
    C5                   OBUF (Prop_obuf_I_O)         3.707     9.914 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.914    R[2]
    C5                                                                r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 4.070ns (50.114%)  route 4.051ns (49.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.624     1.626    pixel_clk
    SLICE_X14Y133        FDRE                                         r  B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y133        FDRE (Prop_fdre_C_Q)         0.518     2.144 r  B_reg[3]/Q
                         net (fo=1, routed)           4.051     6.195    B_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552     9.747 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.747    B[3]
    D8                                                                r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 4.069ns (50.112%)  route 4.051ns (49.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.623     1.625    pixel_clk
    SLICE_X14Y132        FDRE                                         r  B_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.518     2.143 r  B_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           4.051     6.194    B_reg[3]_lopt_replica_2_1
    C7                   OBUF (Prop_obuf_I_O)         3.551     9.745 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.745    B[1]
    C7                                                                r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.203ns (52.284%)  route 3.836ns (47.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.624     1.626    pixel_clk
    SLICE_X14Y133        FDRE                                         r  R_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y133        FDRE (Prop_fdre_C_Q)         0.478     2.104 r  R_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.836     5.940    R_reg[3]_lopt_replica_2_1
    B4                   OBUF (Prop_obuf_I_O)         3.725     9.665 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.665    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.016ns  (logic 4.065ns (50.710%)  route 3.951ns (49.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.624     1.626    pixel_clk
    SLICE_X14Y133        FDRE                                         r  B_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y133        FDRE (Prop_fdre_C_Q)         0.518     2.144 r  B_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.951     6.095    B_reg[3]_lopt_replica_1
    B7                   OBUF (Prop_obuf_I_O)         3.547     9.642 r  B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.642    B[0]
    B7                                                                r  B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.874ns  (logic 4.001ns (50.805%)  route 3.874ns (49.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.630     1.632    pixel_clk
    SLICE_X15Y140        FDRE                                         r  G_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.456     2.088 r  G_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.874     5.962    G_reg[3]_lopt_replica_2_1
    A5                   OBUF (Prop_obuf_I_O)         3.545     9.506 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.506    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 4.041ns (51.806%)  route 3.760ns (48.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.623     1.625    pixel_clk
    SLICE_X14Y132        FDRE                                         r  B_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.518     2.143 r  B_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           3.760     5.903    B_reg[3]_lopt_replica_3_1
    D7                   OBUF (Prop_obuf_I_O)         3.523     9.426 r  B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.426    B[2]
    D7                                                                r  B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 4.070ns (52.221%)  route 3.723ns (47.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.624     1.626    pixel_clk
    SLICE_X14Y133        FDRE                                         r  R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y133        FDRE (Prop_fdre_C_Q)         0.518     2.144 r  R_reg[3]/Q
                         net (fo=1, routed)           3.723     5.867    R_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552     9.419 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.419    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 3.994ns (51.506%)  route 3.761ns (48.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.630     1.632    pixel_clk
    SLICE_X15Y140        FDRE                                         r  G_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.456     2.088 r  G_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.761     5.849    G_reg[3]_lopt_replica_1
    C6                   OBUF (Prop_obuf_I_O)         3.538     9.387 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.387    G[0]
    C6                                                                r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.739ns  (logic 4.002ns (51.720%)  route 3.736ns (48.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809     1.809    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.630     1.632    pixel_clk
    SLICE_X15Y140        FDRE                                         r  G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.456     2.088 r  G_reg[3]/Q
                         net (fo=1, routed)           3.736     5.824    G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546     9.371 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.371    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_signal_portmap/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.406ns (77.977%)  route 0.397ns (22.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.596     0.598    video_signal_portmap/clk_out1
    SLICE_X5Y137         FDRE                                         r  video_signal_portmap/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  video_signal_portmap/hsync_reg/Q
                         net (fo=1, routed)           0.397     1.136    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     2.401 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.401    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_signal_portmap/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.407ns (76.250%)  route 0.438ns (23.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.596     0.598    video_signal_portmap/clk_out1
    SLICE_X3Y135         FDRE                                         r  video_signal_portmap/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  video_signal_portmap/vsync_reg/Q
                         net (fo=1, routed)           0.438     1.177    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.443 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.443    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.418ns (58.723%)  route 0.997ns (41.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.566     0.568    pixel_clk
    SLICE_X14Y133        FDRE                                         r  R_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y133        FDRE (Prop_fdre_C_Q)         0.164     0.732 r  R_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.997     1.729    R_reg[3]_lopt_replica_1
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.983 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.983    R[0]
    A3                                                                r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.388ns (56.815%)  route 1.055ns (43.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.570     0.572    pixel_clk
    SLICE_X15Y140        FDRE                                         r  G_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.141     0.713 r  G_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.055     1.768    G_reg[3]_lopt_replica_3_1
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.015 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.015    G[2]
    B6                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.705ns  (logic 1.388ns (51.310%)  route 1.317ns (48.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.570     0.572    pixel_clk
    SLICE_X15Y140        FDRE                                         r  G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.141     0.713 r  G_reg[3]/Q
                         net (fo=1, routed)           1.317     2.030    G_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.277 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.277    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.388ns (51.193%)  route 1.324ns (48.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.565     0.567    pixel_clk
    SLICE_X14Y132        FDRE                                         r  B_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y132        FDRE (Prop_fdre_C_Q)         0.164     0.731 r  B_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.324     2.054    B_reg[3]_lopt_replica_3_1
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.279 r  B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.279    B[2]
    D7                                                                r  B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.380ns (50.837%)  route 1.335ns (49.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.570     0.572    pixel_clk
    SLICE_X15Y140        FDRE                                         r  G_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.141     0.713 r  G_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.335     2.047    G_reg[3]_lopt_replica_1
    C6                   OBUF (Prop_obuf_I_O)         1.239     3.286 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.286    G[0]
    C6                                                                r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.416ns (51.884%)  route 1.313ns (48.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.566     0.568    pixel_clk
    SLICE_X14Y133        FDRE                                         r  R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y133        FDRE (Prop_fdre_C_Q)         0.164     0.732 r  R_reg[3]/Q
                         net (fo=1, routed)           1.313     2.045    R_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.297 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.297    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.386ns (50.137%)  route 1.379ns (49.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.570     0.572    pixel_clk
    SLICE_X15Y140        FDRE                                         r  G_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.141     0.713 r  G_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.379     2.091    G_reg[3]_lopt_replica_2_1
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.337 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.337    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.451ns (51.949%)  route 1.342ns (48.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.566     0.568    pixel_clk
    SLICE_X14Y133        FDRE                                         r  R_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y133        FDRE (Prop_fdre_C_Q)         0.148     0.716 r  R_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.342     2.058    R_reg[3]_lopt_replica_2_1
    B4                   OBUF (Prop_obuf_I_O)         1.303     3.361 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.361    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_divider/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_divider/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.809    26.809    clock_divider/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    clock_divider/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.002 f  clock_divider/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    clock_divider/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_divider/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_divider/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_divider/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.624     0.624    clock_divider/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    clock_divider/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_divider/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    clock_divider/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_divider/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_Stare_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALEGE_CLR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.524ns  (logic 3.991ns (53.048%)  route 3.533ns (46.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630     5.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  FSM_onehot_Stare_reg[2]/Q
                         net (fo=4, routed)           3.533     9.221    ALEGE_CLR_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.756 r  ALEGE_CLR_OBUF_inst/O
                         net (fo=0)                   0.000    12.756    ALEGE_CLR
    K15                                                               r  ALEGE_CLR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFISARE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.514ns  (logic 4.147ns (55.185%)  route 3.367ns (44.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.630     5.232    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.419     5.651 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          3.367     9.019    AFISARE_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.728    12.746 r  AFISARE_OBUF_inst/O
                         net (fo=0)                   0.000    12.746    AFISARE
    J13                                                               r  AFISARE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Stare_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALEGE_IMG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 4.169ns (61.317%)  route 2.630ns (38.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.623     5.225    CLK_IBUF_BUFG
    SLICE_X8Y134         FDCE                                         r  FSM_onehot_Stare_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDCE (Prop_fdce_C_Q)         0.478     5.703 r  FSM_onehot_Stare_reg[1]/Q
                         net (fo=4, routed)           2.630     8.334    ALEGE_IMG_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.691    12.025 r  ALEGE_IMG_OBUF_inst/O
                         net (fo=0)                   0.000    12.025    ALEGE_IMG
    H17                                                               r  ALEGE_IMG (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_Stare_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALEGE_IMG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.422ns (63.168%)  route 0.829ns (36.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.484    CLK_IBUF_BUFG
    SLICE_X8Y134         FDCE                                         r  FSM_onehot_Stare_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDCE (Prop_fdce_C_Q)         0.148     1.632 r  FSM_onehot_Stare_reg[1]/Q
                         net (fo=4, routed)           0.829     2.462    ALEGE_IMG_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.274     3.736 r  ALEGE_IMG_OBUF_inst/O
                         net (fo=0)                   0.000     3.736    ALEGE_IMG
    H17                                                               r  ALEGE_IMG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Stare_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALEGE_CLR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.377ns (53.779%)  route 1.184ns (46.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.141     1.628 r  FSM_onehot_Stare_reg[2]/Q
                         net (fo=4, routed)           1.184     2.812    ALEGE_CLR_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.048 r  ALEGE_CLR_OBUF_inst/O
                         net (fo=0)                   0.000     4.048    ALEGE_CLR
    K15                                                               r  ALEGE_CLR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_Stare_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFISARE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.435ns (55.833%)  route 1.135ns (44.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.568     1.487    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDCE (Prop_fdce_C_Q)         0.128     1.615 r  FSM_onehot_Stare_reg[3]/Q
                         net (fo=19, routed)          1.135     2.751    AFISARE_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.307     4.058 r  AFISARE_OBUF_inst/O
                         net (fo=0)                   0.000     4.058    AFISARE
    J13                                                               r  AFISARE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          7765 Endpoints
Min Delay          7765 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vram111/memory_reg[33][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.467ns  (logic 1.648ns (17.409%)  route 7.819ns (82.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          4.850     6.374    vram111/reset
    SLICE_X28Y146        LUT2 (Prop_lut2_I0_O)        0.124     6.498 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.969     9.467    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X58Y192        FDCE                                         f  vram111/memory_reg[33][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683     1.683    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669     1.672    vram111/clk_out1
    SLICE_X58Y192        FDCE                                         r  vram111/memory_reg[33][6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vram111/memory_reg[34][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.467ns  (logic 1.648ns (17.409%)  route 7.819ns (82.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          4.850     6.374    vram111/reset
    SLICE_X28Y146        LUT2 (Prop_lut2_I0_O)        0.124     6.498 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.969     9.467    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X58Y192        FDCE                                         f  vram111/memory_reg[34][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683     1.683    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669     1.672    vram111/clk_out1
    SLICE_X58Y192        FDCE                                         r  vram111/memory_reg[34][8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vram111/memory_reg[32][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.407ns  (logic 1.648ns (17.521%)  route 7.759ns (82.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          4.850     6.374    vram111/reset
    SLICE_X28Y146        LUT2 (Prop_lut2_I0_O)        0.124     6.498 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.909     9.407    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X59Y191        FDCE                                         f  vram111/memory_reg[32][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683     1.683    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669     1.672    vram111/clk_out1
    SLICE_X59Y191        FDCE                                         r  vram111/memory_reg[32][6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vram111/memory_reg[34][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.407ns  (logic 1.648ns (17.521%)  route 7.759ns (82.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          4.850     6.374    vram111/reset
    SLICE_X28Y146        LUT2 (Prop_lut2_I0_O)        0.124     6.498 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.909     9.407    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X58Y191        FDCE                                         f  vram111/memory_reg[34][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683     1.683    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669     1.672    vram111/clk_out1
    SLICE_X58Y191        FDCE                                         r  vram111/memory_reg[34][6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vram111/memory_reg[34][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.407ns  (logic 1.648ns (17.521%)  route 7.759ns (82.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          4.850     6.374    vram111/reset
    SLICE_X28Y146        LUT2 (Prop_lut2_I0_O)        0.124     6.498 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.909     9.407    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X58Y191        FDCE                                         f  vram111/memory_reg[34][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683     1.683    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669     1.672    vram111/clk_out1
    SLICE_X58Y191        FDCE                                         r  vram111/memory_reg[34][7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vram111/memory_reg[35][7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.407ns  (logic 1.648ns (17.521%)  route 7.759ns (82.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          4.850     6.374    vram111/reset
    SLICE_X28Y146        LUT2 (Prop_lut2_I0_O)        0.124     6.498 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.909     9.407    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X59Y191        FDCE                                         f  vram111/memory_reg[35][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683     1.683    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669     1.672    vram111/clk_out1
    SLICE_X59Y191        FDCE                                         r  vram111/memory_reg[35][7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vram111/memory_reg[35][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.407ns  (logic 1.648ns (17.521%)  route 7.759ns (82.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          4.850     6.374    vram111/reset
    SLICE_X28Y146        LUT2 (Prop_lut2_I0_O)        0.124     6.498 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.909     9.407    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X59Y191        FDCE                                         f  vram111/memory_reg[35][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683     1.683    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.669     1.672    vram111/clk_out1
    SLICE_X59Y191        FDCE                                         r  vram111/memory_reg[35][8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vram111/memory_reg[25][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.360ns  (logic 1.648ns (17.609%)  route 7.712ns (82.391%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          4.850     6.374    vram111/reset
    SLICE_X28Y146        LUT2 (Prop_lut2_I0_O)        0.124     6.498 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.862     9.360    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X50Y197        FDCE                                         f  vram111/memory_reg[25][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683     1.683    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.673     1.676    vram111/clk_out1
    SLICE_X50Y197        FDCE                                         r  vram111/memory_reg[25][2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vram111/memory_reg[26][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.360ns  (logic 1.648ns (17.609%)  route 7.712ns (82.391%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          4.850     6.374    vram111/reset
    SLICE_X28Y146        LUT2 (Prop_lut2_I0_O)        0.124     6.498 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.862     9.360    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X50Y197        FDCE                                         f  vram111/memory_reg[26][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683     1.683    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.673     1.676    vram111/clk_out1
    SLICE_X50Y197        FDCE                                         r  vram111/memory_reg[26][2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vram111/memory_reg[27][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.360ns  (logic 1.648ns (17.609%)  route 7.712ns (82.391%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          4.850     6.374    vram111/reset
    SLICE_X28Y146        LUT2 (Prop_lut2_I0_O)        0.124     6.498 f  vram111/memory[10][80]_i_2__0/O
                         net (fo=7699, routed)        2.862     9.360    vram111/FSM_onehot_Stare_reg[3]
    SLICE_X50Y197        FDCE                                         f  vram111/memory_reg[27][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.683     1.683    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        1.673     1.676    vram111/clk_out1
    SLICE_X50Y197        FDCE                                         r  vram111/memory_reg[27][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Img_UE_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pixel_final_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.223ns (51.506%)  route 0.210ns (48.494%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         LDCE                         0.000     0.000 r  Img_UE_reg[1]/G
    SLICE_X8Y136         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Img_UE_reg[1]/Q
                         net (fo=1, routed)           0.210     0.388    vram2/Q[1]
    SLICE_X13Y136        LUT6 (Prop_lut6_I4_O)        0.045     0.433 r  vram2/pixel_final_i_1/O
                         net (fo=1, routed)           0.000     0.433    vram2_n_201
    SLICE_X13Y136        FDRE                                         r  pixel_final_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.836     0.838    pixel_clk
    SLICE_X13Y136        FDRE                                         r  pixel_final_reg/C

Slack:                    inf
  Source:                 CLR_UE_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            B_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.223ns (34.806%)  route 0.418ns (65.194%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        LDCE                         0.000     0.000 r  CLR_UE_reg[0]/G
    SLICE_X12Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CLR_UE_reg[0]/Q
                         net (fo=2, routed)           0.418     0.596    CLR_UE[0]
    SLICE_X14Y133        LUT2 (Prop_lut2_I0_O)        0.045     0.641 r  B[3]_i_1/O
                         net (fo=4, routed)           0.000     0.641    B[3]_i_1_n_0
    SLICE_X14Y133        FDRE                                         r  B_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.835     0.836    pixel_clk
    SLICE_X14Y133        FDRE                                         r  B_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 CLR_UE_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.223ns (30.093%)  route 0.518ns (69.907%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        LDCE                         0.000     0.000 r  CLR_UE_reg[1]/G
    SLICE_X12Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CLR_UE_reg[1]/Q
                         net (fo=2, routed)           0.356     0.534    CLR_UE[1]
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.045     0.579 r  R[3]_i_1/O
                         net (fo=4, routed)           0.162     0.741    R[3]_i_1_n_0
    SLICE_X14Y133        FDRE                                         r  R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.835     0.836    pixel_clk
    SLICE_X14Y133        FDRE                                         r  R_reg[3]/C

Slack:                    inf
  Source:                 CLR_UE_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.223ns (30.093%)  route 0.518ns (69.907%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        LDCE                         0.000     0.000 r  CLR_UE_reg[1]/G
    SLICE_X12Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CLR_UE_reg[1]/Q
                         net (fo=2, routed)           0.356     0.534    CLR_UE[1]
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.045     0.579 r  R[3]_i_1/O
                         net (fo=4, routed)           0.162     0.741    R[3]_i_1_n_0
    SLICE_X14Y133        FDRE                                         r  R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.835     0.836    pixel_clk
    SLICE_X14Y133        FDRE                                         r  R_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 CLR_UE_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            R_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.223ns (30.093%)  route 0.518ns (69.907%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        LDCE                         0.000     0.000 r  CLR_UE_reg[1]/G
    SLICE_X12Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CLR_UE_reg[1]/Q
                         net (fo=2, routed)           0.356     0.534    CLR_UE[1]
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.045     0.579 r  R[3]_i_1/O
                         net (fo=4, routed)           0.162     0.741    R[3]_i_1_n_0
    SLICE_X14Y133        FDRE                                         r  R_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.835     0.836    pixel_clk
    SLICE_X14Y133        FDRE                                         r  R_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 CLR_UE_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.011%)  route 0.546ns (70.989%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        LDCE                         0.000     0.000 r  CLR_UE_reg[0]/G
    SLICE_X12Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CLR_UE_reg[0]/Q
                         net (fo=2, routed)           0.418     0.596    CLR_UE[0]
    SLICE_X14Y133        LUT2 (Prop_lut2_I0_O)        0.045     0.641 r  B[3]_i_1/O
                         net (fo=4, routed)           0.128     0.769    B[3]_i_1_n_0
    SLICE_X14Y133        FDRE                                         r  B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.835     0.836    pixel_clk
    SLICE_X14Y133        FDRE                                         r  B_reg[3]/C

Slack:                    inf
  Source:                 CLR_UE_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            B_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.223ns (28.956%)  route 0.547ns (71.044%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        LDCE                         0.000     0.000 r  CLR_UE_reg[0]/G
    SLICE_X12Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CLR_UE_reg[0]/Q
                         net (fo=2, routed)           0.418     0.596    CLR_UE[0]
    SLICE_X14Y133        LUT2 (Prop_lut2_I0_O)        0.045     0.641 r  B[3]_i_1/O
                         net (fo=4, routed)           0.129     0.770    B[3]_i_1_n_0
    SLICE_X14Y132        FDRE                                         r  B_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.833     0.835    pixel_clk
    SLICE_X14Y132        FDRE                                         r  B_reg[3]_lopt_replica_3/C

Slack:                    inf
  Source:                 CLR_UE_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            R_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.223ns (27.830%)  route 0.578ns (72.170%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        LDCE                         0.000     0.000 r  CLR_UE_reg[1]/G
    SLICE_X12Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CLR_UE_reg[1]/Q
                         net (fo=2, routed)           0.356     0.534    CLR_UE[1]
    SLICE_X14Y133        LUT3 (Prop_lut3_I1_O)        0.045     0.579 r  R[3]_i_1/O
                         net (fo=4, routed)           0.222     0.801    R[3]_i_1_n_0
    SLICE_X14Y133        FDRE                                         r  R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.835     0.836    pixel_clk
    SLICE_X14Y133        FDRE                                         r  R_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 CLR_UE_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            B_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.223ns (26.854%)  route 0.607ns (73.146%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        LDCE                         0.000     0.000 r  CLR_UE_reg[0]/G
    SLICE_X12Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CLR_UE_reg[0]/Q
                         net (fo=2, routed)           0.418     0.596    CLR_UE[0]
    SLICE_X14Y133        LUT2 (Prop_lut2_I0_O)        0.045     0.641 r  B[3]_i_1/O
                         net (fo=4, routed)           0.190     0.830    B[3]_i_1_n_0
    SLICE_X14Y132        FDRE                                         r  B_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.833     0.835    pixel_clk
    SLICE_X14Y132        FDRE                                         r  B_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 CLR_UE_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.735ns period=13.470ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.664%)  route 0.684ns (75.336%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        LDCE                         0.000     0.000 r  CLR_UE_reg[1]/G
    SLICE_X12Y124        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CLR_UE_reg[1]/Q
                         net (fo=2, routed)           0.356     0.534    CLR_UE[1]
    SLICE_X14Y133        LUT2 (Prop_lut2_I0_O)        0.046     0.580 r  G[3]_i_1/O
                         net (fo=4, routed)           0.328     0.908    G[3]_i_1_n_0
    SLICE_X15Y140        FDRE                                         r  G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.898     0.898    clock_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_divider/inst/clkout1_buf/O
                         net (fo=7813, routed)        0.840     0.842    pixel_clk
    SLICE_X15Y140        FDRE                                         r  G_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_Stare_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.442ns  (logic 1.524ns (28.005%)  route 3.918ns (71.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          3.918     5.442    Reset_IBUF
    SLICE_X11Y142        FDCE                                         f  FSM_onehot_Stare_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.510     4.932    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_Stare_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.442ns  (logic 1.524ns (28.005%)  route 3.918ns (71.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          3.918     5.442    Reset_IBUF
    SLICE_X11Y142        FDCE                                         f  FSM_onehot_Stare_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.510     4.932    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C

Slack:                    inf
  Source:                 imgok
                            (input port)
  Destination:            FSM_onehot_Stare_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 1.629ns (30.415%)  route 3.727ns (69.585%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  imgok (IN)
                         net (fo=0)                   0.000     0.000    imgok
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  imgok_IBUF_inst/O
                         net (fo=3, routed)           2.918     4.395    imgok_IBUF
    SLICE_X8Y134         LUT4 (Prop_lut4_I2_O)        0.152     4.547 r  FSM_onehot_Stare[1]_i_1/O
                         net (fo=1, routed)           0.810     5.356    FSM_onehot_Stare[1]_i_1_n_0
    SLICE_X8Y134         FDCE                                         r  FSM_onehot_Stare_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.502     4.924    CLK_IBUF_BUFG
    SLICE_X8Y134         FDCE                                         r  FSM_onehot_Stare_reg[1]/C

Slack:                    inf
  Source:                 clrok
                            (input port)
  Destination:            FSM_onehot_Stare_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.193ns  (logic 1.646ns (31.699%)  route 3.547ns (68.301%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clrok (IN)
                         net (fo=0)                   0.000     0.000    clrok
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  clrok_IBUF_inst/O
                         net (fo=3, routed)           3.547     5.041    clrok_IBUF
    SLICE_X11Y142        LUT3 (Prop_lut3_I2_O)        0.152     5.193 r  FSM_onehot_Stare[3]_i_1/O
                         net (fo=1, routed)           0.000     5.193    FSM_onehot_Stare[3]_i_1_n_0
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.510     4.932    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C

Slack:                    inf
  Source:                 clrok
                            (input port)
  Destination:            FSM_onehot_Stare_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.165ns  (logic 1.618ns (31.329%)  route 3.547ns (68.671%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clrok (IN)
                         net (fo=0)                   0.000     0.000    clrok
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  clrok_IBUF_inst/O
                         net (fo=3, routed)           3.547     5.041    clrok_IBUF
    SLICE_X11Y142        LUT4 (Prop_lut4_I0_O)        0.124     5.165 r  FSM_onehot_Stare[2]_i_1/O
                         net (fo=1, routed)           0.000     5.165    FSM_onehot_Stare[2]_i_1_n_0
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.510     4.932    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[2]/C

Slack:                    inf
  Source:                 shift_left_nompg
                            (input port)
  Destination:            debouncer2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.878ns  (logic 1.612ns (33.042%)  route 3.266ns (66.958%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  shift_left_nompg (IN)
                         net (fo=0)                   0.000     0.000    shift_left_nompg
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  shift_left_nompg_IBUF_inst/O
                         net (fo=1, routed)           3.266     4.754    debouncer2/shift_left_nompg_IBUF
    SLICE_X34Y116        LUT6 (Prop_lut6_I0_O)        0.124     4.878 r  debouncer2/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     4.878    debouncer2/Q1_i_1__0_n_0
    SLICE_X34Y116        FDRE                                         r  debouncer2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.496     4.918    debouncer2/CLK
    SLICE_X34Y116        FDRE                                         r  debouncer2/Q1_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_Stare_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.524ns (31.940%)  route 3.248ns (68.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          3.248     4.772    Reset_IBUF
    SLICE_X8Y134         FDPE                                         f  FSM_onehot_Stare_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.502     4.924    CLK_IBUF_BUFG
    SLICE_X8Y134         FDPE                                         r  FSM_onehot_Stare_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_Stare_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.524ns (31.940%)  route 3.248ns (68.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          3.248     4.772    Reset_IBUF
    SLICE_X8Y134         FDCE                                         f  FSM_onehot_Stare_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.502     4.924    CLK_IBUF_BUFG
    SLICE_X8Y134         FDCE                                         r  FSM_onehot_Stare_reg[1]/C

Slack:                    inf
  Source:                 shift_right_nompg
                            (input port)
  Destination:            debouncer3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 1.591ns (34.173%)  route 3.066ns (65.827%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  shift_right_nompg (IN)
                         net (fo=0)                   0.000     0.000    shift_right_nompg
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  shift_right_nompg_IBUF_inst/O
                         net (fo=1, routed)           3.066     4.533    debouncer3/shift_right_nompg_IBUF
    SLICE_X8Y130         LUT6 (Prop_lut6_I0_O)        0.124     4.657 r  debouncer3/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     4.657    debouncer3/Q1_i_1__1_n_0
    SLICE_X8Y130         FDRE                                         r  debouncer3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.497     4.919    debouncer3/CLK
    SLICE_X8Y130         FDRE                                         r  debouncer3/Q1_reg/C

Slack:                    inf
  Source:                 shift_down_nompg
                            (input port)
  Destination:            debouncer4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.591ns  (logic 1.604ns (34.935%)  route 2.987ns (65.065%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  shift_down_nompg (IN)
                         net (fo=0)                   0.000     0.000    shift_down_nompg
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  shift_down_nompg_IBUF_inst/O
                         net (fo=1, routed)           2.987     4.467    debouncer4/shift_down_nompg_IBUF
    SLICE_X38Y120        LUT6 (Prop_lut6_I0_O)        0.124     4.591 r  debouncer4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     4.591    debouncer4/Q1_i_1__2_n_0
    SLICE_X38Y120        FDRE                                         r  debouncer4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.491     4.913    debouncer4/CLK
    SLICE_X38Y120        FDRE                                         r  debouncer4/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 incepe
                            (input port)
  Destination:            FSM_onehot_Stare_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.290ns (22.606%)  route 0.994ns (77.394%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  incepe (IN)
                         net (fo=0)                   0.000     0.000    incepe
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  incepe_IBUF_inst/O
                         net (fo=2, routed)           0.994     1.240    incepe_IBUF
    SLICE_X8Y134         LUT2 (Prop_lut2_I1_O)        0.045     1.285 r  FSM_onehot_Stare[0]_i_1/O
                         net (fo=1, routed)           0.000     1.285    FSM_onehot_Stare[0]_i_1_n_0
    SLICE_X8Y134         FDPE                                         r  FSM_onehot_Stare_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.834     1.999    CLK_IBUF_BUFG
    SLICE_X8Y134         FDPE                                         r  FSM_onehot_Stare_reg[0]/C

Slack:                    inf
  Source:                 shift_up_nompg
                            (input port)
  Destination:            debouncer1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.299ns (20.561%)  route 1.154ns (79.439%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  shift_up_nompg (IN)
                         net (fo=0)                   0.000     0.000    shift_up_nompg
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  shift_up_nompg_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.407    debouncer1/shift_up_nompg_IBUF
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.045     1.452 r  debouncer1/Q1_i_1/O
                         net (fo=1, routed)           0.000     1.452    debouncer1/Q1_i_1_n_0
    SLICE_X11Y124        FDRE                                         r  debouncer1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.824     1.989    debouncer1/CLK
    SLICE_X11Y124        FDRE                                         r  debouncer1/Q1_reg/C

Slack:                    inf
  Source:                 imgok
                            (input port)
  Destination:            FSM_onehot_Stare_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.290ns (19.137%)  route 1.225ns (80.863%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  imgok (IN)
                         net (fo=0)                   0.000     0.000    imgok
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  imgok_IBUF_inst/O
                         net (fo=3, routed)           1.225     1.470    imgok_IBUF
    SLICE_X11Y142        LUT4 (Prop_lut4_I3_O)        0.045     1.515 r  FSM_onehot_Stare[2]_i_1/O
                         net (fo=1, routed)           0.000     1.515    FSM_onehot_Stare[2]_i_1_n_0
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.839     2.004    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[2]/C

Slack:                    inf
  Source:                 shift_right_nompg
                            (input port)
  Destination:            debouncer3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.280ns (18.103%)  route 1.269ns (81.897%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  shift_right_nompg (IN)
                         net (fo=0)                   0.000     0.000    shift_right_nompg
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  shift_right_nompg_IBUF_inst/O
                         net (fo=1, routed)           1.269     1.504    debouncer3/shift_right_nompg_IBUF
    SLICE_X8Y130         LUT6 (Prop_lut6_I0_O)        0.045     1.549 r  debouncer3/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     1.549    debouncer3/Q1_i_1__1_n_0
    SLICE_X8Y130         FDRE                                         r  debouncer3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.830     1.995    debouncer3/CLK
    SLICE_X8Y130         FDRE                                         r  debouncer3/Q1_reg/C

Slack:                    inf
  Source:                 shift_down_nompg
                            (input port)
  Destination:            debouncer4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.293ns (17.908%)  route 1.342ns (82.092%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  shift_down_nompg (IN)
                         net (fo=0)                   0.000     0.000    shift_down_nompg
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  shift_down_nompg_IBUF_inst/O
                         net (fo=1, routed)           1.342     1.590    debouncer4/shift_down_nompg_IBUF
    SLICE_X38Y120        LUT6 (Prop_lut6_I0_O)        0.045     1.635 r  debouncer4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     1.635    debouncer4/Q1_i_1__2_n_0
    SLICE_X38Y120        FDRE                                         r  debouncer4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.823     1.988    debouncer4/CLK
    SLICE_X38Y120        FDRE                                         r  debouncer4/Q1_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_Stare_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.292ns (17.740%)  route 1.352ns (82.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          1.352     1.643    Reset_IBUF
    SLICE_X8Y134         FDPE                                         f  FSM_onehot_Stare_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.834     1.999    CLK_IBUF_BUFG
    SLICE_X8Y134         FDPE                                         r  FSM_onehot_Stare_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            FSM_onehot_Stare_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.292ns (17.740%)  route 1.352ns (82.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  Reset_IBUF_inst/O
                         net (fo=11, routed)          1.352     1.643    Reset_IBUF
    SLICE_X8Y134         FDCE                                         f  FSM_onehot_Stare_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.834     1.999    CLK_IBUF_BUFG
    SLICE_X8Y134         FDCE                                         r  FSM_onehot_Stare_reg[1]/C

Slack:                    inf
  Source:                 shift_left_nompg
                            (input port)
  Destination:            debouncer2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.301ns (18.089%)  route 1.361ns (81.911%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  shift_left_nompg (IN)
                         net (fo=0)                   0.000     0.000    shift_left_nompg
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  shift_left_nompg_IBUF_inst/O
                         net (fo=1, routed)           1.361     1.617    debouncer2/shift_left_nompg_IBUF
    SLICE_X34Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.662 r  debouncer2/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     1.662    debouncer2/Q1_i_1__0_n_0
    SLICE_X34Y116        FDRE                                         r  debouncer2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.828     1.993    debouncer2/CLK
    SLICE_X34Y116        FDRE                                         r  debouncer2/Q1_reg/C

Slack:                    inf
  Source:                 incepe
                            (input port)
  Destination:            FSM_onehot_Stare_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.293ns (17.421%)  route 1.391ns (82.579%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  incepe (IN)
                         net (fo=0)                   0.000     0.000    incepe
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  incepe_IBUF_inst/O
                         net (fo=2, routed)           0.998     1.244    incepe_IBUF
    SLICE_X8Y134         LUT4 (Prop_lut4_I1_O)        0.048     1.292 r  FSM_onehot_Stare[1]_i_1/O
                         net (fo=1, routed)           0.393     1.684    FSM_onehot_Stare[1]_i_1_n_0
    SLICE_X8Y134         FDCE                                         r  FSM_onehot_Stare_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.834     1.999    CLK_IBUF_BUFG
    SLICE_X8Y134         FDCE                                         r  FSM_onehot_Stare_reg[1]/C

Slack:                    inf
  Source:                 clrok
                            (input port)
  Destination:            FSM_onehot_Stare_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.746ns  (logic 0.306ns (17.519%)  route 1.440ns (82.481%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clrok (IN)
                         net (fo=0)                   0.000     0.000    clrok
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clrok_IBUF_inst/O
                         net (fo=3, routed)           1.440     1.702    clrok_IBUF
    SLICE_X11Y142        LUT3 (Prop_lut3_I2_O)        0.044     1.746 r  FSM_onehot_Stare[3]_i_1/O
                         net (fo=1, routed)           0.000     1.746    FSM_onehot_Stare[3]_i_1_n_0
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.839     2.004    CLK_IBUF_BUFG
    SLICE_X11Y142        FDCE                                         r  FSM_onehot_Stare_reg[3]/C





