{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 22:59:28 2006 " "Info: Processing started: Thu May 18 22:59:28 2006" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off eMEM -c eMEM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off eMEM -c eMEM --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pClock " "Info: Assuming node \"pClock\" is an undefined clock" {  } { { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 18 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "pClock" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pClock memory eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg17 memory eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_memory_reg17 290.87 MHz 3.438 ns Internal " "Info: Clock \"pClock\" has Internal fmax of 290.87 MHz between source memory \"eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg17\" and destination memory \"eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_memory_reg17\" (period= 3.438 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.875 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg17 1 MEM M4K_X37_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y1; Fanout = 1; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg17'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.875 ns) 2.875 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_memory_reg17 2 MEM M4K_X37_Y1 0 " "Info: 2: + IC(0.000 ns) + CELL(2.875 ns) = 2.875 ns; Loc. = M4K_X37_Y1; Fanout = 0; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_memory_reg17'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.875 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.875 ns 100.00 % " "Info: Total cell delay = 2.875 ns ( 100.00 % )" {  } {  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.875 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.875 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } { 0.000ns 0.000ns } { 0.000ns 2.875ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.894 ns + Shortest memory " "Info: + Shortest clock path from clock \"pClock\" to destination memory is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns pClock 1 CLK PIN_L2 82 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'pClock'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "" { pClock } "NODE_NAME" } "" } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.500 ns) 2.894 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_memory_reg17 2 MEM M4K_X37_Y1 0 " "Info: 2: + IC(1.669 ns) + CELL(0.500 ns) = 2.894 ns; Loc. = M4K_X37_Y1; Fanout = 0; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_memory_reg17'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.169 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns 42.33 % " "Info: Total cell delay = 1.225 ns ( 42.33 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns 57.67 % " "Info: Total interconnect delay = 1.669 ns ( 57.67 % )" {  } {  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.894 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.894 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.500ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.906 ns - Longest memory " "Info: - Longest clock path from clock \"pClock\" to source memory is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns pClock 1 CLK PIN_L2 82 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'pClock'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "" { pClock } "NODE_NAME" } "" } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.512 ns) 2.906 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg17 2 MEM M4K_X37_Y1 1 " "Info: 2: + IC(1.669 ns) + CELL(0.512 ns) = 2.906 ns; Loc. = M4K_X37_Y1; Fanout = 1; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg17'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.181 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns 42.57 % " "Info: Total cell delay = 1.237 ns ( 42.57 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns 57.43 % " "Info: Total interconnect delay = 1.669 ns ( 57.43 % )" {  } {  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.906 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.906 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.512ns } } }  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.894 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.894 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.500ns } } } { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.906 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.906 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.512ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.420 ns + " "Info: + Micro clock to output delay of source is 0.420 ns" {  } { { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.131 ns + " "Info: + Micro setup delay of destination is 0.131 ns" {  } { { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.875 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.875 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } { 0.000ns 0.000ns } { 0.000ns 2.875ns } } } { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.894 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.894 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_memory_reg17 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.500ns } } } { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.906 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.906 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg17 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.512ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg2 pAddress\[4\] pClock 3.657 ns memory " "Info: tsu for memory \"eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg2\" (data pin = \"pAddress\[4\]\", clock pin = \"pClock\") is 3.657 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.432 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns pAddress\[4\] 1 PIN PIN_U1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_U1; Fanout = 3; PIN Node = 'pAddress\[4\]'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "" { pAddress[4] } "NODE_NAME" } "" } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.253 ns) 6.432 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg2 2 MEM M4K_X37_Y1 18 " "Info: 2: + IC(4.945 ns) + CELL(0.253 ns) = 6.432 ns; Loc. = M4K_X37_Y1; Fanout = 18; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg2'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "5.198 ns" { pAddress[4] eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.487 ns 23.12 % " "Info: Total cell delay = 1.487 ns ( 23.12 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.945 ns 76.88 % " "Info: Total interconnect delay = 4.945 ns ( 76.88 % )" {  } {  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "6.432 ns" { pAddress[4] eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.432 ns" { pAddress[4] pAddress[4]~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 } { 0.000ns 0.000ns 4.945ns } { 0.000ns 1.234ns 0.253ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.131 ns + " "Info: + Micro setup delay of destination is 0.131 ns" {  } { { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.906 ns - Shortest memory " "Info: - Shortest clock path from clock \"pClock\" to destination memory is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns pClock 1 CLK PIN_L2 82 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'pClock'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "" { pClock } "NODE_NAME" } "" } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.512 ns) 2.906 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg2 2 MEM M4K_X37_Y1 18 " "Info: 2: + IC(1.669 ns) + CELL(0.512 ns) = 2.906 ns; Loc. = M4K_X37_Y1; Fanout = 18; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg2'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.181 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns 42.57 % " "Info: Total cell delay = 1.237 ns ( 42.57 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns 57.43 % " "Info: Total interconnect delay = 1.669 ns ( 57.43 % )" {  } {  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.906 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.906 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.512ns } } }  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "6.432 ns" { pAddress[4] eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.432 ns" { pAddress[4] pAddress[4]~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 } { 0.000ns 0.000ns 4.945ns } { 0.000ns 1.234ns 0.253ns } } } { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.906 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.906 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg2 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.512ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "pClock pReadData\[11\] eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg0 11.049 ns memory " "Info: tco from clock \"pClock\" to destination pin \"pReadData\[11\]\" through memory \"eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg0\" is 11.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock source 2.906 ns + Longest memory " "Info: + Longest clock path from clock \"pClock\" to source memory is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns pClock 1 CLK PIN_L2 82 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'pClock'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "" { pClock } "NODE_NAME" } "" } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.512 ns) 2.906 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg0 2 MEM M4K_X37_Y1 18 " "Info: 2: + IC(1.669 ns) + CELL(0.512 ns) = 2.906 ns; Loc. = M4K_X37_Y1; Fanout = 18; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg0'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.181 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns 42.57 % " "Info: Total cell delay = 1.237 ns ( 42.57 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns 57.43 % " "Info: Total interconnect delay = 1.669 ns ( 57.43 % )" {  } {  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.906 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.906 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.512ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.420 ns + " "Info: + Micro clock to output delay of source is 0.420 ns" {  } { { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.723 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg0 1 MEM M4K_X37_Y1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y1; Fanout = 18; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_address_reg0'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.069 ns) 3.069 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|q_a\[11\] 2 MEM M4K_X37_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.069 ns) = 3.069 ns; Loc. = M4K_X37_Y1; Fanout = 1; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|q_a\[11\]'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "3.069 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|q_a[11] } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 39 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(2.404 ns) 7.723 ns pReadData\[11\] 3 PIN PIN_W4 0 " "Info: 3: + IC(2.250 ns) + CELL(2.404 ns) = 7.723 ns; Loc. = PIN_W4; Fanout = 0; PIN Node = 'pReadData\[11\]'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "4.654 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|q_a[11] pReadData[11] } "NODE_NAME" } "" } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.473 ns 70.87 % " "Info: Total cell delay = 5.473 ns ( 70.87 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.250 ns 29.13 % " "Info: Total interconnect delay = 2.250 ns ( 29.13 % )" {  } {  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "7.723 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|q_a[11] pReadData[11] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.723 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|q_a[11] pReadData[11] } { 0.000ns 0.000ns 2.250ns } { 0.000ns 3.069ns 2.404ns } } }  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.906 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.906 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.512ns } } } { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "7.723 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|q_a[11] pReadData[11] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.723 ns" { eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_address_reg0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|q_a[11] pReadData[11] } { 0.000ns 0.000ns 2.250ns } { 0.000ns 3.069ns 2.404ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "pControl_in\[0\] pReadData\[31\] 7.819 ns Longest " "Info: Longest tpd from source pin \"pControl_in\[0\]\" to destination pin \"pReadData\[31\]\" is 7.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pControl_in\[0\] 1 PIN PIN_AA3 32 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AA3; Fanout = 32; PIN Node = 'pControl_in\[0\]'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "" { pControl_in[0] } "NODE_NAME" } "" } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.557 ns) + CELL(2.175 ns) 7.819 ns pReadData\[31\] 2 PIN PIN_V6 0 " "Info: 2: + IC(4.557 ns) + CELL(2.175 ns) = 7.819 ns; Loc. = PIN_V6; Fanout = 0; PIN Node = 'pReadData\[31\]'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "6.732 ns" { pControl_in[0] pReadData[31] } "NODE_NAME" } "" } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns 41.72 % " "Info: Total cell delay = 3.262 ns ( 41.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.557 ns 58.28 % " "Info: Total interconnect delay = 4.557 ns ( 58.28 % )" {  } {  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "7.819 ns" { pControl_in[0] pReadData[31] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.819 ns" { pControl_in[0] pControl_in[0]~out0 pReadData[31] } { 0.000ns 0.000ns 4.557ns } { 0.000ns 1.087ns 2.175ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg0 pWriteData\[1\] pClock -2.100 ns memory " "Info: th for memory \"eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg0\" (data pin = \"pWriteData\[1\]\", clock pin = \"pClock\") is -2.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pClock destination 2.906 ns + Longest memory " "Info: + Longest clock path from clock \"pClock\" to destination memory is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns pClock 1 CLK PIN_L2 82 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 82; CLK Node = 'pClock'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "" { pClock } "NODE_NAME" } "" } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.512 ns) 2.906 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg0 2 MEM M4K_X37_Y1 1 " "Info: 2: + IC(1.669 ns) + CELL(0.512 ns) = 2.906 ns; Loc. = M4K_X37_Y1; Fanout = 1; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.181 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns 42.57 % " "Info: Total cell delay = 1.237 ns ( 42.57 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns 57.43 % " "Info: Total interconnect delay = 1.669 ns ( 57.43 % )" {  } {  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.906 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.906 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.512ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.034 ns + " "Info: + Micro hold delay of destination is 0.034 ns" {  } { { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.040 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pWriteData\[1\] 1 PIN PIN_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_Y8; Fanout = 1; PIN Node = 'pWriteData\[1\]'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "" { pWriteData[1] } "NODE_NAME" } "" } } { "eMEM.vhd" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/eMEM.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.710 ns) + CELL(0.243 ns) 5.040 ns eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg0 2 MEM M4K_X37_Y1 1 " "Info: 2: + IC(3.710 ns) + CELL(0.243 ns) = 5.040 ns; Loc. = M4K_X37_Y1; Fanout = 1; MEM Node = 'eDmem:cDmem\|lpm_ram_dq:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_a601:auto_generated\|ram_block1a1~porta_datain_reg0'" {  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "3.953 ns" { pWriteData[1] eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_a601.tdf" "" { Text "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/altsyncram_a601.tdf" 64 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns 26.39 % " "Info: Total cell delay = 1.330 ns ( 26.39 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.710 ns 73.61 % " "Info: Total interconnect delay = 3.710 ns ( 73.61 % )" {  } {  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "5.040 ns" { pWriteData[1] eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.040 ns" { pWriteData[1] pWriteData[1]~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0 } { 0.000ns 0.000ns 3.710ns } { 0.000ns 1.087ns 0.243ns } } }  } 0}  } { { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "2.906 ns" { pClock eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.906 ns" { pClock pClock~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0 } { 0.000ns 0.000ns 1.669ns } { 0.000ns 0.725ns 0.512ns } } } { "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" "" { Report "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM_cmp.qrpt" Compiler "eMEM" "UNKNOWN" "V1" "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/db/eMEM.quartus_db" { Floorplan "D:/Work/Quartus/2006/MIPS/pipeline/step1_stages/MEM/" "" "5.040 ns" { pWriteData[1] eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.040 ns" { pWriteData[1] pWriteData[1]~out0 eDmem:cDmem|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_a601:auto_generated|ram_block1a1~porta_datain_reg0 } { 0.000ns 0.000ns 3.710ns } { 0.000ns 1.087ns 0.243ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 22:59:29 2006 " "Info: Processing ended: Thu May 18 22:59:29 2006" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
