BUG_ON,FUNC_0
EINVAL,VAR_0
SUPER_LP_DIV2_BYPASS,VAR_1
SUPER_STATE_IDLE,VAR_2
SUPER_STATE_MASK,VAR_3
SUPER_STATE_RUN,VAR_4
TEGRA_DIVIDER_2,VAR_5
clk_super_get_parent,FUNC_1
readl_relaxed,FUNC_2
spin_lock_irqsave,FUNC_3
spin_unlock_irqrestore,FUNC_4
super_state,FUNC_5
super_state_to_src_mask,FUNC_6
super_state_to_src_shift,FUNC_7
to_clk_super_mux,FUNC_8
udelay,FUNC_9
writel_relaxed,FUNC_10
clk_super_set_parent,FUNC_11
hw,VAR_6
index,VAR_7
mux,VAR_8
val,VAR_9
state,VAR_10
err,VAR_11
parent_index,VAR_12
shift,VAR_13
flags,VAR_14
