Analysis & Synthesis report for Generator
Thu May 04 20:26:51 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |GeneraterTop|TLV5614_CTRL:dac|chn
 11. Registers Removed During Synthesis
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|altsyncram_64a2:altsyncram1
 14. Source assignments for WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated
 15. Source assignments for WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated
 16. Source assignments for WaveController:ch2_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated
 17. Source assignments for WaveController:ch2_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated
 18. Source assignments for WaveController:ch3_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated
 19. Source assignments for WaveController:ch3_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated
 20. Source assignments for WaveController:ch4_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated
 21. Source assignments for WaveController:ch4_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated
 22. Parameter Settings for User Entity Instance: FSMC_CTRL:fsmc|PLL:pll|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: WaveController:ch1_ctrl
 25. Parameter Settings for User Entity Instance: WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: WaveController:ch2_ctrl
 28. Parameter Settings for User Entity Instance: WaveController:ch2_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: WaveController:ch2_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: WaveController:ch3_ctrl
 31. Parameter Settings for User Entity Instance: WaveController:ch3_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: WaveController:ch3_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: WaveController:ch4_ctrl
 34. Parameter Settings for User Entity Instance: WaveController:ch4_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: WaveController:ch4_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component
 36. Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_mult:Mult1
 37. Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_mult:Mult0
 38. Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_mult:Mult2
 39. Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_mult:Mult1
 40. Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_mult:Mult2
 42. Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_mult:Mult1
 43. Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_mult:Mult2
 45. Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_mult:Mult1
 46. Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_mult:Mult2
 48. Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_divide:Mod2
 49. Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_divide:Mod2
 50. Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_divide:Mod2
 51. Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_divide:Mod2
 52. Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_divide:Mod1
 53. Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_divide:Mod0
 54. Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_divide:Mod1
 55. Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_divide:Mod0
 56. Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_divide:Mod1
 57. Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_divide:Mod0
 58. Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_divide:Mod1
 59. Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_divide:Mod0
 60. Partition Dependent Files
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Partition "sld_hub:auto_hub" Resource Utilization by Entity
 63. Multiplexer Restructuring Statistics (Restructuring Performed)
 64. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 65. Source assignments for sld_signaltap:auto_signaltap_0
 66. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 67. Port Connectivity Checks: "WaveController:ch4_ctrl"
 68. Port Connectivity Checks: "WaveController:ch3_ctrl"
 69. Port Connectivity Checks: "WaveController:ch2_ctrl"
 70. Port Connectivity Checks: "WaveController:ch1_ctrl"
 71. SignalTap II Logic Analyzer Settings
 72. In-System Memory Content Editor Settings
 73. Elapsed Time Per Partition
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 04 20:26:51 2017       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; Generator                                   ;
; Top-level Entity Name              ; GeneraterTop                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; GeneraterTop       ; Generator          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+
; ../src/GeneraterTop.v                                              ; yes             ; User Verilog HDL File                  ; E:/FPGA/Generator2017-04-27/Generator/src/GeneraterTop.v                                                     ;             ;
; ../src/RST_Ctrl.v                                                  ; yes             ; User Verilog HDL File                  ; E:/FPGA/Generator2017-04-27/Generator/src/RST_Ctrl.v                                                         ;             ;
; ../src/WaveController.v                                            ; yes             ; User Verilog HDL File                  ; E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v                                                   ;             ;
; ../src/TLV5614_CTRL.v                                              ; yes             ; User Verilog HDL File                  ; E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v                                                     ;             ;
; ../src/FSMC_CTRL.v                                                 ; yes             ; User Verilog HDL File                  ; E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v                                                        ;             ;
; ../core/SINE_ROM.v                                                 ; yes             ; User Wizard-Generated File             ; E:/FPGA/Generator2017-04-27/Generator/core/SINE_ROM.v                                                        ;             ;
; ../core/TRI_ROM.v                                                  ; yes             ; User Wizard-Generated File             ; E:/FPGA/Generator2017-04-27/Generator/core/TRI_ROM.v                                                         ;             ;
; ../core/FSMC_RAM.v                                                 ; yes             ; User Wizard-Generated File             ; E:/FPGA/Generator2017-04-27/Generator/core/FSMC_RAM.v                                                        ;             ;
; ../core/PLL.v                                                      ; yes             ; User Wizard-Generated File             ; E:/FPGA/Generator2017-04-27/Generator/core/PLL.v                                                             ;             ;
; ../core/FSMC_RAM.mif                                               ; yes             ; User Memory Initialization File        ; E:/FPGA/Generator2017-04-27/Generator/core/FSMC_RAM.mif                                                      ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/altpll.tdf                                                   ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/aglobal150.inc                                               ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                              ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/pll_altpll.v                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/altrom.inc                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/altram.inc                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/altdpram.inc                                                 ;             ;
; db/altsyncram_9rj1.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_9rj1.tdf                                             ;             ;
; db/altsyncram_64a2.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_64a2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;             ;
; db/altsyncram_16a1.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_16a1.tdf                                             ;             ;
; ../core/Sinewave.mif                                               ; yes             ; Auto-Found Memory Initialization File  ; E:/FPGA/Generator2017-04-27/Generator/core/Sinewave.mif                                                      ;             ;
; db/altsyncram_13a1.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_13a1.tdf                                             ;             ;
; ../core/Triwave.mif                                                ; yes             ; Auto-Found Memory Initialization File  ; E:/FPGA/Generator2017-04-27/Generator/core/Triwave.mif                                                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/dffeea.inc                                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                 ;             ;
; db/sld_ela_trigger_flow_sel_hs31.tdf                               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/sld_ela_trigger_flow_sel_hs31.tdf                               ;             ;
; db/sld_reserved_generator_auto_signaltap_0_flow_mgr_c90c.v         ; yes             ; Encrypted Auto-Generated Megafunction  ; E:/FPGA/Generator2017-04-27/Generator/prj/db/sld_reserved_generator_auto_signaltap_0_flow_mgr_c90c.v         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                       ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_gap_detector.vhd                                         ;             ;
; db/altsyncram_b124.tdf                                             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_b124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/altsyncram.inc                                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/muxlut.inc                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/bypassff.inc                                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/altshift.inc                                                 ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/declut.inc                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                              ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                      ;             ;
; db/cntr_qgi.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/cntr_qgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                  ; altera_sld  ;
; db/ip/sldeadc5d3b/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File               ; E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File               ; E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File               ; E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File               ; E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File               ; E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                 ; d:/quartus/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                 ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/multcore.inc                                                 ;             ;
; db/mult_mbt.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/mult_mbt.tdf                                                    ;             ;
; db/mult_kbt.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/mult_kbt.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                               ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/abs_divider.inc                                              ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                           ; d:/quartus/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                          ;             ;
; db/lpm_divide_dcm.tdf                                              ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/lpm_divide_dcm.tdf                                              ;             ;
; db/sign_div_unsign_2nh.tdf                                         ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/sign_div_unsign_2nh.tdf                                         ;             ;
; db/alt_u_div_o9f.tdf                                               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/alt_u_div_o9f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; E:/FPGA/Generator2017-04-27/Generator/prj/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                    ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                         ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                     ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                           ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                         ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                           ;                    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |GeneraterTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_hs31:auto_generated|sld_reserved_Generator_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                    ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |GeneraterTop|WaveController:ch1_ctrl|SINE_ROM:sine_rom                                                                                                                                                                                                                                                                            ; ../core/SINE_ROM.v ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |GeneraterTop|WaveController:ch1_ctrl|TRI_ROM:tri_rom                                                                                                                                                                                                                                                                              ; ../core/TRI_ROM.v  ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |GeneraterTop|WaveController:ch2_ctrl|SINE_ROM:sine_rom                                                                                                                                                                                                                                                                            ; ../core/SINE_ROM.v ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |GeneraterTop|WaveController:ch2_ctrl|TRI_ROM:tri_rom                                                                                                                                                                                                                                                                              ; ../core/TRI_ROM.v  ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |GeneraterTop|WaveController:ch3_ctrl|SINE_ROM:sine_rom                                                                                                                                                                                                                                                                            ; ../core/SINE_ROM.v ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |GeneraterTop|WaveController:ch3_ctrl|TRI_ROM:tri_rom                                                                                                                                                                                                                                                                              ; ../core/TRI_ROM.v  ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |GeneraterTop|WaveController:ch4_ctrl|SINE_ROM:sine_rom                                                                                                                                                                                                                                                                            ; ../core/SINE_ROM.v ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |GeneraterTop|WaveController:ch4_ctrl|TRI_ROM:tri_rom                                                                                                                                                                                                                                                                              ; ../core/TRI_ROM.v  ;
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |GeneraterTop|FSMC_CTRL:fsmc|PLL:pll                                                                                                                                                                                                                                                                                               ; ../core/PLL.v      ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram                                                                                                                                                                                                                                                                                          ; ../core/FSMC_RAM.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; no          ; No relevant changes     ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                               ;
+-------------------------+-------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy               ; File Name               ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------+-------------------------+-------------------+----------+----------------------------------+----------------------------------+
; WaveController:ch1_ctrl ; ../src/WaveController.v ; Project Directory ; Checksum ; ddb69fc3bb3b64f7bf8e2e7ab825b4b3 ; 02fe70ca8b265c20bf5c2bb6c454a262 ;
; WaveController:ch2_ctrl ; ../src/WaveController.v ; Project Directory ; Checksum ; ddb69fc3bb3b64f7bf8e2e7ab825b4b3 ; 02fe70ca8b265c20bf5c2bb6c454a262 ;
; WaveController:ch3_ctrl ; ../src/WaveController.v ; Project Directory ; Checksum ; ddb69fc3bb3b64f7bf8e2e7ab825b4b3 ; 02fe70ca8b265c20bf5c2bb6c454a262 ;
; WaveController:ch4_ctrl ; ../src/WaveController.v ; Project Directory ; Checksum ; ddb69fc3bb3b64f7bf8e2e7ab825b4b3 ; 02fe70ca8b265c20bf5c2bb6c454a262 ;
+-------------------------+-------------------------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                   ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |GeneraterTop                                                          ; 1634 (1)          ; 512 (0)      ; 132096      ; 36           ; 12      ; 12        ; 0    ; 0            ; |GeneraterTop                                                                                                                                                                         ; work         ;
;    |FSMC_CTRL:fsmc|                                                    ; 225 (149)         ; 195 (151)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|FSMC_CTRL:fsmc                                                                                                                                                          ; work         ;
;       |FSMC_RAM:ram|                                                   ; 76 (0)            ; 44 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 76 (0)            ; 44 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_9rj1:auto_generated|                           ; 76 (0)            ; 44 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated                                                                              ; work         ;
;                |altsyncram_64a2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|altsyncram_64a2:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 76 (52)           ; 44 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |PLL:pll|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|FSMC_CTRL:fsmc|PLL:pll                                                                                                                                                  ; work         ;
;          |altpll:altpll_component|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|FSMC_CTRL:fsmc|PLL:pll|altpll:altpll_component                                                                                                                          ; work         ;
;             |PLL_altpll:auto_generated|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|FSMC_CTRL:fsmc|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                ; work         ;
;    |RST_Ctrl:res_ctrl|                                                 ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|RST_Ctrl:res_ctrl                                                                                                                                                       ; work         ;
;    |TLV5614_CTRL:dac|                                                  ; 173 (173)         ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|TLV5614_CTRL:dac                                                                                                                                                        ; work         ;
;    |WaveController:ch1_ctrl|                                           ; 332 (201)         ; 76 (76)      ; 32000       ; 9            ; 3       ; 3         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl                                                                                                                                                 ; work         ;
;       |SINE_ROM:sine_rom|                                              ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|SINE_ROM:sine_rom                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component                                                                                               ; work         ;
;             |altsyncram_16a1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated                                                                ; work         ;
;       |TRI_ROM:tri_rom|                                                ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|TRI_ROM:tri_rom                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component                                                                                                 ; work         ;
;             |altsyncram_13a1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated                                                                  ; work         ;
;       |lpm_divide:Mod0|                                                ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod0                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_divide:Mod1|                                                ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod1                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_divide:Mod2|                                                ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod2                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_mult:Mult0|                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_mult:Mult0                                                                                                                                  ; work         ;
;          |mult_mbt:auto_generated|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_mult:Mult0|mult_mbt:auto_generated                                                                                                          ; work         ;
;       |lpm_mult:Mult1|                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_mult:Mult1                                                                                                                                  ; work         ;
;          |mult_mbt:auto_generated|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_mult:Mult1|mult_mbt:auto_generated                                                                                                          ; work         ;
;       |lpm_mult:Mult2|                                                 ; 5 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_mult:Mult2                                                                                                                                  ; work         ;
;          |mult_kbt:auto_generated|                                     ; 5 (5)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch1_ctrl|lpm_mult:Mult2|mult_kbt:auto_generated                                                                                                          ; work         ;
;    |WaveController:ch2_ctrl|                                           ; 298 (167)         ; 45 (45)      ; 32000       ; 9            ; 3       ; 3         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl                                                                                                                                                 ; work         ;
;       |SINE_ROM:sine_rom|                                              ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|SINE_ROM:sine_rom                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component                                                                                               ; work         ;
;             |altsyncram_16a1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated                                                                ; work         ;
;       |TRI_ROM:tri_rom|                                                ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|TRI_ROM:tri_rom                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component                                                                                                 ; work         ;
;             |altsyncram_13a1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated                                                                  ; work         ;
;       |lpm_divide:Mod0|                                                ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod0                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_divide:Mod1|                                                ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod1                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_divide:Mod2|                                                ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod2                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_mult:Mult0|                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_mult:Mult0                                                                                                                                  ; work         ;
;          |mult_mbt:auto_generated|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_mult:Mult0|mult_mbt:auto_generated                                                                                                          ; work         ;
;       |lpm_mult:Mult1|                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_mult:Mult1                                                                                                                                  ; work         ;
;          |mult_mbt:auto_generated|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_mult:Mult1|mult_mbt:auto_generated                                                                                                          ; work         ;
;       |lpm_mult:Mult2|                                                 ; 5 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_mult:Mult2                                                                                                                                  ; work         ;
;          |mult_kbt:auto_generated|                                     ; 5 (5)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch2_ctrl|lpm_mult:Mult2|mult_kbt:auto_generated                                                                                                          ; work         ;
;    |WaveController:ch3_ctrl|                                           ; 297 (166)         ; 45 (45)      ; 32000       ; 9            ; 3       ; 3         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl                                                                                                                                                 ; work         ;
;       |SINE_ROM:sine_rom|                                              ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|SINE_ROM:sine_rom                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component                                                                                               ; work         ;
;             |altsyncram_16a1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated                                                                ; work         ;
;       |TRI_ROM:tri_rom|                                                ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|TRI_ROM:tri_rom                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component                                                                                                 ; work         ;
;             |altsyncram_13a1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated                                                                  ; work         ;
;       |lpm_divide:Mod0|                                                ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod0                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_divide:Mod1|                                                ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod1                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_divide:Mod2|                                                ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod2                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_mult:Mult0|                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_mult:Mult0                                                                                                                                  ; work         ;
;          |mult_mbt:auto_generated|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_mult:Mult0|mult_mbt:auto_generated                                                                                                          ; work         ;
;       |lpm_mult:Mult1|                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_mult:Mult1                                                                                                                                  ; work         ;
;          |mult_mbt:auto_generated|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_mult:Mult1|mult_mbt:auto_generated                                                                                                          ; work         ;
;       |lpm_mult:Mult2|                                                 ; 5 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_mult:Mult2                                                                                                                                  ; work         ;
;          |mult_kbt:auto_generated|                                     ; 5 (5)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch3_ctrl|lpm_mult:Mult2|mult_kbt:auto_generated                                                                                                          ; work         ;
;    |WaveController:ch4_ctrl|                                           ; 303 (172)         ; 45 (45)      ; 32000       ; 9            ; 3       ; 3         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl                                                                                                                                                 ; work         ;
;       |SINE_ROM:sine_rom|                                              ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|SINE_ROM:sine_rom                                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component                                                                                               ; work         ;
;             |altsyncram_16a1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated                                                                ; work         ;
;       |TRI_ROM:tri_rom|                                                ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|TRI_ROM:tri_rom                                                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component                                                                                                 ; work         ;
;             |altsyncram_13a1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 16000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated                                                                  ; work         ;
;       |lpm_divide:Mod0|                                                ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod0                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod0|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_divide:Mod1|                                                ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod1                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 39 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_divide:Mod2|                                                ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod2                                                                                                                                 ; work         ;
;          |lpm_divide_dcm:auto_generated|                               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated                                                                                                   ; work         ;
;             |sign_div_unsign_2nh:divider|                              ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                       ; work         ;
;                |alt_u_div_o9f:divider|                                 ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_divide:Mod2|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                 ; work         ;
;       |lpm_mult:Mult0|                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_mult:Mult0                                                                                                                                  ; work         ;
;          |mult_mbt:auto_generated|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_mult:Mult0|mult_mbt:auto_generated                                                                                                          ; work         ;
;       |lpm_mult:Mult1|                                                 ; 6 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_mult:Mult1                                                                                                                                  ; work         ;
;          |mult_mbt:auto_generated|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_mult:Mult1|mult_mbt:auto_generated                                                                                                          ; work         ;
;       |lpm_mult:Mult2|                                                 ; 5 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_mult:Mult2                                                                                                                                  ; work         ;
;          |mult_kbt:auto_generated|                                     ; 5 (5)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |GeneraterTop|WaveController:ch4_ctrl|lpm_mult:Mult2|mult_kbt:auto_generated                                                                                                          ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |GeneraterTop|TLV5614_CTRL:dac|chn ;
+--------+--------+--------+--------+----------------+
; Name   ; chn.11 ; chn.10 ; chn.01 ; chn.00         ;
+--------+--------+--------+--------+----------------+
; chn.00 ; 0      ; 0      ; 0      ; 0              ;
; chn.01 ; 0      ; 0      ; 1      ; 1              ;
; chn.10 ; 0      ; 1      ; 0      ; 1              ;
; chn.11 ; 1      ; 0      ; 0      ; 1              ;
+--------+--------+--------+--------+----------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+--------------------------------------------+--------------------------------------------------+
; Register name                              ; Reason for Removal                               ;
+--------------------------------------------+--------------------------------------------------+
; WaveController:ch4_ctrl|dac_data[12,13]    ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch3_ctrl|dac_data[12..14]   ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch2_ctrl|dac_data[12,13,15] ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch1_ctrl|dac_data[12..15]   ; Stuck at GND due to stuck port data_in           ;
; TLV5614_CTRL:dac|dac_cnt[6..9]             ; Stuck at GND due to stuck port data_in           ;
; TLV5614_CTRL:dac|CTRL_Word[13]             ; Merged with TLV5614_CTRL:dac|CTRL_Word[12]       ;
; TLV5614_CTRL:dac|ch2_data[13,15]           ; Merged with TLV5614_CTRL:dac|ch2_data[12]        ;
; TLV5614_CTRL:dac|ch4_data[15]              ; Merged with TLV5614_CTRL:dac|ch4_data[14]        ;
; WaveController:ch4_ctrl|dac_data[15]       ; Merged with WaveController:ch4_ctrl|dac_data[14] ;
; WaveController:ch2_ctrl|rand_num[15]       ; Merged with WaveController:ch1_ctrl|rand_num[15] ;
; WaveController:ch3_ctrl|rand_num[15]       ; Merged with WaveController:ch1_ctrl|rand_num[15] ;
; WaveController:ch4_ctrl|rand_num[15]       ; Merged with WaveController:ch1_ctrl|rand_num[15] ;
; WaveController:ch2_ctrl|rand_num[14]       ; Merged with WaveController:ch1_ctrl|rand_num[14] ;
; WaveController:ch3_ctrl|rand_num[14]       ; Merged with WaveController:ch1_ctrl|rand_num[14] ;
; WaveController:ch4_ctrl|rand_num[14]       ; Merged with WaveController:ch1_ctrl|rand_num[14] ;
; WaveController:ch2_ctrl|rand_num[13]       ; Merged with WaveController:ch1_ctrl|rand_num[13] ;
; WaveController:ch3_ctrl|rand_num[13]       ; Merged with WaveController:ch1_ctrl|rand_num[13] ;
; WaveController:ch4_ctrl|rand_num[13]       ; Merged with WaveController:ch1_ctrl|rand_num[13] ;
; WaveController:ch2_ctrl|rand_num[12]       ; Merged with WaveController:ch1_ctrl|rand_num[12] ;
; WaveController:ch3_ctrl|rand_num[12]       ; Merged with WaveController:ch1_ctrl|rand_num[12] ;
; WaveController:ch4_ctrl|rand_num[12]       ; Merged with WaveController:ch1_ctrl|rand_num[12] ;
; WaveController:ch2_ctrl|rand_num[11]       ; Merged with WaveController:ch1_ctrl|rand_num[11] ;
; WaveController:ch3_ctrl|rand_num[11]       ; Merged with WaveController:ch1_ctrl|rand_num[11] ;
; WaveController:ch4_ctrl|rand_num[11]       ; Merged with WaveController:ch1_ctrl|rand_num[11] ;
; WaveController:ch2_ctrl|rand_num[10]       ; Merged with WaveController:ch1_ctrl|rand_num[10] ;
; WaveController:ch3_ctrl|rand_num[10]       ; Merged with WaveController:ch1_ctrl|rand_num[10] ;
; WaveController:ch4_ctrl|rand_num[10]       ; Merged with WaveController:ch1_ctrl|rand_num[10] ;
; WaveController:ch2_ctrl|rand_num[9]        ; Merged with WaveController:ch1_ctrl|rand_num[9]  ;
; WaveController:ch3_ctrl|rand_num[9]        ; Merged with WaveController:ch1_ctrl|rand_num[9]  ;
; WaveController:ch4_ctrl|rand_num[9]        ; Merged with WaveController:ch1_ctrl|rand_num[9]  ;
; WaveController:ch2_ctrl|rand_num[8]        ; Merged with WaveController:ch1_ctrl|rand_num[8]  ;
; WaveController:ch3_ctrl|rand_num[8]        ; Merged with WaveController:ch1_ctrl|rand_num[8]  ;
; WaveController:ch4_ctrl|rand_num[8]        ; Merged with WaveController:ch1_ctrl|rand_num[8]  ;
; WaveController:ch2_ctrl|rand_num[7]        ; Merged with WaveController:ch1_ctrl|rand_num[7]  ;
; WaveController:ch3_ctrl|rand_num[7]        ; Merged with WaveController:ch1_ctrl|rand_num[7]  ;
; WaveController:ch4_ctrl|rand_num[7]        ; Merged with WaveController:ch1_ctrl|rand_num[7]  ;
; WaveController:ch2_ctrl|rand_num[6]        ; Merged with WaveController:ch1_ctrl|rand_num[6]  ;
; WaveController:ch3_ctrl|rand_num[6]        ; Merged with WaveController:ch1_ctrl|rand_num[6]  ;
; WaveController:ch4_ctrl|rand_num[6]        ; Merged with WaveController:ch1_ctrl|rand_num[6]  ;
; WaveController:ch2_ctrl|rand_num[5]        ; Merged with WaveController:ch1_ctrl|rand_num[5]  ;
; WaveController:ch3_ctrl|rand_num[5]        ; Merged with WaveController:ch1_ctrl|rand_num[5]  ;
; WaveController:ch4_ctrl|rand_num[5]        ; Merged with WaveController:ch1_ctrl|rand_num[5]  ;
; WaveController:ch2_ctrl|rand_num[4]        ; Merged with WaveController:ch1_ctrl|rand_num[4]  ;
; WaveController:ch3_ctrl|rand_num[4]        ; Merged with WaveController:ch1_ctrl|rand_num[4]  ;
; WaveController:ch4_ctrl|rand_num[4]        ; Merged with WaveController:ch1_ctrl|rand_num[4]  ;
; WaveController:ch2_ctrl|rand_num[3]        ; Merged with WaveController:ch1_ctrl|rand_num[3]  ;
; WaveController:ch3_ctrl|rand_num[3]        ; Merged with WaveController:ch1_ctrl|rand_num[3]  ;
; WaveController:ch4_ctrl|rand_num[3]        ; Merged with WaveController:ch1_ctrl|rand_num[3]  ;
; WaveController:ch2_ctrl|rand_num[2]        ; Merged with WaveController:ch1_ctrl|rand_num[2]  ;
; WaveController:ch3_ctrl|rand_num[2]        ; Merged with WaveController:ch1_ctrl|rand_num[2]  ;
; WaveController:ch4_ctrl|rand_num[2]        ; Merged with WaveController:ch1_ctrl|rand_num[2]  ;
; WaveController:ch2_ctrl|rand_num[1]        ; Merged with WaveController:ch1_ctrl|rand_num[1]  ;
; WaveController:ch3_ctrl|rand_num[1]        ; Merged with WaveController:ch1_ctrl|rand_num[1]  ;
; WaveController:ch4_ctrl|rand_num[1]        ; Merged with WaveController:ch1_ctrl|rand_num[1]  ;
; WaveController:ch2_ctrl|rand_num[0]        ; Merged with WaveController:ch1_ctrl|rand_num[0]  ;
; WaveController:ch3_ctrl|rand_num[0]        ; Merged with WaveController:ch1_ctrl|rand_num[0]  ;
; WaveController:ch4_ctrl|rand_num[0]        ; Merged with WaveController:ch1_ctrl|rand_num[0]  ;
; TLV5614_CTRL:dac|ch1_data[13..15]          ; Merged with TLV5614_CTRL:dac|ch1_data[12]        ;
; TLV5614_CTRL:dac|ch3_data[13,14]           ; Merged with TLV5614_CTRL:dac|ch3_data[12]        ;
; TLV5614_CTRL:dac|ch4_data[13]              ; Merged with TLV5614_CTRL:dac|ch4_data[12]        ;
; WaveController:ch4_ctrl|c_square_p[10]     ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch1_ctrl|c_square_p[10]     ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch2_ctrl|c_square_p[10]     ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch3_ctrl|c_square_p[10]     ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch4_ctrl|sine_addr[10]      ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch4_ctrl|tri_addr[10]       ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch1_ctrl|sine_addr[10]      ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch1_ctrl|tri_addr[10]       ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch2_ctrl|sine_addr[10]      ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch2_ctrl|tri_addr[10]       ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch3_ctrl|sine_addr[10]      ; Stuck at GND due to stuck port data_in           ;
; WaveController:ch3_ctrl|tri_addr[10]       ; Stuck at GND due to stuck port data_in           ;
; FSMC_CTRL:fsmc|addr[6,7]                   ; Merged with FSMC_CTRL:fsmc|addr[5]               ;
; TLV5614_CTRL:dac|chn~2                     ; Lost fanout                                      ;
; TLV5614_CTRL:dac|chn~3                     ; Lost fanout                                      ;
; WaveController:ch2_ctrl|clk_cnt[15]        ; Merged with WaveController:ch1_ctrl|clk_cnt[15]  ;
; WaveController:ch3_ctrl|clk_cnt[15]        ; Merged with WaveController:ch1_ctrl|clk_cnt[15]  ;
; WaveController:ch4_ctrl|clk_cnt[15]        ; Merged with WaveController:ch1_ctrl|clk_cnt[15]  ;
; WaveController:ch2_ctrl|clk_cnt[14]        ; Merged with WaveController:ch1_ctrl|clk_cnt[14]  ;
; WaveController:ch3_ctrl|clk_cnt[14]        ; Merged with WaveController:ch1_ctrl|clk_cnt[14]  ;
; WaveController:ch4_ctrl|clk_cnt[14]        ; Merged with WaveController:ch1_ctrl|clk_cnt[14]  ;
; WaveController:ch2_ctrl|clk_cnt[13]        ; Merged with WaveController:ch1_ctrl|clk_cnt[13]  ;
; WaveController:ch3_ctrl|clk_cnt[13]        ; Merged with WaveController:ch1_ctrl|clk_cnt[13]  ;
; WaveController:ch4_ctrl|clk_cnt[13]        ; Merged with WaveController:ch1_ctrl|clk_cnt[13]  ;
; WaveController:ch2_ctrl|clk_cnt[12]        ; Merged with WaveController:ch1_ctrl|clk_cnt[12]  ;
; WaveController:ch3_ctrl|clk_cnt[12]        ; Merged with WaveController:ch1_ctrl|clk_cnt[12]  ;
; WaveController:ch4_ctrl|clk_cnt[12]        ; Merged with WaveController:ch1_ctrl|clk_cnt[12]  ;
; WaveController:ch2_ctrl|clk_cnt[11]        ; Merged with WaveController:ch1_ctrl|clk_cnt[11]  ;
; WaveController:ch3_ctrl|clk_cnt[11]        ; Merged with WaveController:ch1_ctrl|clk_cnt[11]  ;
; WaveController:ch4_ctrl|clk_cnt[11]        ; Merged with WaveController:ch1_ctrl|clk_cnt[11]  ;
; WaveController:ch2_ctrl|clk_cnt[10]        ; Merged with WaveController:ch1_ctrl|clk_cnt[10]  ;
; WaveController:ch3_ctrl|clk_cnt[10]        ; Merged with WaveController:ch1_ctrl|clk_cnt[10]  ;
; WaveController:ch4_ctrl|clk_cnt[10]        ; Merged with WaveController:ch1_ctrl|clk_cnt[10]  ;
; WaveController:ch2_ctrl|clk_cnt[9]         ; Merged with WaveController:ch1_ctrl|clk_cnt[9]   ;
; WaveController:ch3_ctrl|clk_cnt[9]         ; Merged with WaveController:ch1_ctrl|clk_cnt[9]   ;
; WaveController:ch4_ctrl|clk_cnt[9]         ; Merged with WaveController:ch1_ctrl|clk_cnt[9]   ;
; WaveController:ch2_ctrl|clk_cnt[8]         ; Merged with WaveController:ch1_ctrl|clk_cnt[8]   ;
; WaveController:ch3_ctrl|clk_cnt[8]         ; Merged with WaveController:ch1_ctrl|clk_cnt[8]   ;
; WaveController:ch4_ctrl|clk_cnt[8]         ; Merged with WaveController:ch1_ctrl|clk_cnt[8]   ;
; WaveController:ch2_ctrl|clk_cnt[7]         ; Merged with WaveController:ch1_ctrl|clk_cnt[7]   ;
; WaveController:ch3_ctrl|clk_cnt[7]         ; Merged with WaveController:ch1_ctrl|clk_cnt[7]   ;
; WaveController:ch4_ctrl|clk_cnt[7]         ; Merged with WaveController:ch1_ctrl|clk_cnt[7]   ;
; WaveController:ch2_ctrl|clk_cnt[6]         ; Merged with WaveController:ch1_ctrl|clk_cnt[6]   ;
; WaveController:ch3_ctrl|clk_cnt[6]         ; Merged with WaveController:ch1_ctrl|clk_cnt[6]   ;
; WaveController:ch4_ctrl|clk_cnt[6]         ; Merged with WaveController:ch1_ctrl|clk_cnt[6]   ;
; WaveController:ch2_ctrl|clk_cnt[5]         ; Merged with WaveController:ch1_ctrl|clk_cnt[5]   ;
; WaveController:ch3_ctrl|clk_cnt[5]         ; Merged with WaveController:ch1_ctrl|clk_cnt[5]   ;
; WaveController:ch4_ctrl|clk_cnt[5]         ; Merged with WaveController:ch1_ctrl|clk_cnt[5]   ;
; WaveController:ch2_ctrl|clk_cnt[4]         ; Merged with WaveController:ch1_ctrl|clk_cnt[4]   ;
; WaveController:ch3_ctrl|clk_cnt[4]         ; Merged with WaveController:ch1_ctrl|clk_cnt[4]   ;
; WaveController:ch4_ctrl|clk_cnt[4]         ; Merged with WaveController:ch1_ctrl|clk_cnt[4]   ;
; WaveController:ch2_ctrl|clk_cnt[3]         ; Merged with WaveController:ch1_ctrl|clk_cnt[3]   ;
; WaveController:ch3_ctrl|clk_cnt[3]         ; Merged with WaveController:ch1_ctrl|clk_cnt[3]   ;
; WaveController:ch4_ctrl|clk_cnt[3]         ; Merged with WaveController:ch1_ctrl|clk_cnt[3]   ;
; WaveController:ch2_ctrl|clk_cnt[2]         ; Merged with WaveController:ch1_ctrl|clk_cnt[2]   ;
; WaveController:ch3_ctrl|clk_cnt[2]         ; Merged with WaveController:ch1_ctrl|clk_cnt[2]   ;
; WaveController:ch4_ctrl|clk_cnt[2]         ; Merged with WaveController:ch1_ctrl|clk_cnt[2]   ;
; WaveController:ch2_ctrl|clk_cnt[1]         ; Merged with WaveController:ch1_ctrl|clk_cnt[1]   ;
; WaveController:ch3_ctrl|clk_cnt[1]         ; Merged with WaveController:ch1_ctrl|clk_cnt[1]   ;
; WaveController:ch4_ctrl|clk_cnt[1]         ; Merged with WaveController:ch1_ctrl|clk_cnt[1]   ;
; WaveController:ch2_ctrl|clk_cnt[0]         ; Merged with WaveController:ch1_ctrl|clk_cnt[0]   ;
; WaveController:ch3_ctrl|clk_cnt[0]         ; Merged with WaveController:ch1_ctrl|clk_cnt[0]   ;
; WaveController:ch4_ctrl|clk_cnt[0]         ; Merged with WaveController:ch1_ctrl|clk_cnt[0]   ;
; Total Number of Removed Registers = 139    ;                                                  ;
+--------------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |GeneraterTop|WaveController:ch2_ctrl|clk_cnt[11]                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |GeneraterTop|WaveController:ch3_ctrl|clk_cnt[12]                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |GeneraterTop|WaveController:ch4_ctrl|clk_cnt[8]                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |GeneraterTop|WaveController:ch1_ctrl|clk_cnt[11]                                                                                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |GeneraterTop|TLV5614_CTRL:dac|CTRL_Word[9]                                                                                                                                                           ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 256:1              ; 3 bits    ; 510 LEs       ; 12 LEs               ; 498 LEs                ; Yes        ; |GeneraterTop|WaveController:ch2_ctrl|dac_data[0]                                                                                                                                                     ;
; 256:1              ; 3 bits    ; 510 LEs       ; 12 LEs               ; 498 LEs                ; Yes        ; |GeneraterTop|WaveController:ch3_ctrl|dac_data[1]                                                                                                                                                     ;
; 256:1              ; 3 bits    ; 510 LEs       ; 12 LEs               ; 498 LEs                ; Yes        ; |GeneraterTop|WaveController:ch4_ctrl|dac_data[2]                                                                                                                                                     ;
; 256:1              ; 3 bits    ; 510 LEs       ; 12 LEs               ; 498 LEs                ; Yes        ; |GeneraterTop|WaveController:ch1_ctrl|dac_data[0]                                                                                                                                                     ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 24 LEs               ; 1344 LEs               ; Yes        ; |GeneraterTop|WaveController:ch2_ctrl|dac_data[9]                                                                                                                                                     ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 24 LEs               ; 1344 LEs               ; Yes        ; |GeneraterTop|WaveController:ch3_ctrl|dac_data[4]                                                                                                                                                     ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 24 LEs               ; 1344 LEs               ; Yes        ; |GeneraterTop|WaveController:ch4_ctrl|dac_data[9]                                                                                                                                                     ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 24 LEs               ; 1344 LEs               ; Yes        ; |GeneraterTop|WaveController:ch1_ctrl|dac_data[4]                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |GeneraterTop|TLV5614_CTRL:dac|chn.01                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|altsyncram_64a2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WaveController:ch2_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WaveController:ch2_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WaveController:ch3_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WaveController:ch3_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WaveController:ch4_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WaveController:ch4_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSMC_CTRL:fsmc|PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------------+
; Parameter Name                ; Value                 ; Type                                ;
+-------------------------------+-----------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                             ;
; PLL_TYPE                      ; AUTO                  ; Untyped                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 40000                 ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                             ;
; LOCK_HIGH                     ; 1                     ; Untyped                             ;
; LOCK_LOW                      ; 1                     ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                             ;
; SKIP_VCO                      ; OFF                   ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                             ;
; BANDWIDTH                     ; 0                     ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                             ;
; DOWN_SPREAD                   ; 0                     ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                             ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                             ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                             ;
; CLK0_MULTIPLY_BY              ; 4                     ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                             ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                             ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                             ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                             ;
; DPA_DIVIDER                   ; 0                     ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                             ;
; VCO_MIN                       ; 0                     ; Untyped                             ;
; VCO_MAX                       ; 0                     ; Untyped                             ;
; VCO_CENTER                    ; 0                     ; Untyped                             ;
; PFD_MIN                       ; 0                     ; Untyped                             ;
; PFD_MAX                       ; 0                     ; Untyped                             ;
; M_INITIAL                     ; 0                     ; Untyped                             ;
; M                             ; 0                     ; Untyped                             ;
; N                             ; 1                     ; Untyped                             ;
; M2                            ; 1                     ; Untyped                             ;
; N2                            ; 1                     ; Untyped                             ;
; SS                            ; 1                     ; Untyped                             ;
; C0_HIGH                       ; 0                     ; Untyped                             ;
; C1_HIGH                       ; 0                     ; Untyped                             ;
; C2_HIGH                       ; 0                     ; Untyped                             ;
; C3_HIGH                       ; 0                     ; Untyped                             ;
; C4_HIGH                       ; 0                     ; Untyped                             ;
; C5_HIGH                       ; 0                     ; Untyped                             ;
; C6_HIGH                       ; 0                     ; Untyped                             ;
; C7_HIGH                       ; 0                     ; Untyped                             ;
; C8_HIGH                       ; 0                     ; Untyped                             ;
; C9_HIGH                       ; 0                     ; Untyped                             ;
; C0_LOW                        ; 0                     ; Untyped                             ;
; C1_LOW                        ; 0                     ; Untyped                             ;
; C2_LOW                        ; 0                     ; Untyped                             ;
; C3_LOW                        ; 0                     ; Untyped                             ;
; C4_LOW                        ; 0                     ; Untyped                             ;
; C5_LOW                        ; 0                     ; Untyped                             ;
; C6_LOW                        ; 0                     ; Untyped                             ;
; C7_LOW                        ; 0                     ; Untyped                             ;
; C8_LOW                        ; 0                     ; Untyped                             ;
; C9_LOW                        ; 0                     ; Untyped                             ;
; C0_INITIAL                    ; 0                     ; Untyped                             ;
; C1_INITIAL                    ; 0                     ; Untyped                             ;
; C2_INITIAL                    ; 0                     ; Untyped                             ;
; C3_INITIAL                    ; 0                     ; Untyped                             ;
; C4_INITIAL                    ; 0                     ; Untyped                             ;
; C5_INITIAL                    ; 0                     ; Untyped                             ;
; C6_INITIAL                    ; 0                     ; Untyped                             ;
; C7_INITIAL                    ; 0                     ; Untyped                             ;
; C8_INITIAL                    ; 0                     ; Untyped                             ;
; C9_INITIAL                    ; 0                     ; Untyped                             ;
; C0_MODE                       ; BYPASS                ; Untyped                             ;
; C1_MODE                       ; BYPASS                ; Untyped                             ;
; C2_MODE                       ; BYPASS                ; Untyped                             ;
; C3_MODE                       ; BYPASS                ; Untyped                             ;
; C4_MODE                       ; BYPASS                ; Untyped                             ;
; C5_MODE                       ; BYPASS                ; Untyped                             ;
; C6_MODE                       ; BYPASS                ; Untyped                             ;
; C7_MODE                       ; BYPASS                ; Untyped                             ;
; C8_MODE                       ; BYPASS                ; Untyped                             ;
; C9_MODE                       ; BYPASS                ; Untyped                             ;
; C0_PH                         ; 0                     ; Untyped                             ;
; C1_PH                         ; 0                     ; Untyped                             ;
; C2_PH                         ; 0                     ; Untyped                             ;
; C3_PH                         ; 0                     ; Untyped                             ;
; C4_PH                         ; 0                     ; Untyped                             ;
; C5_PH                         ; 0                     ; Untyped                             ;
; C6_PH                         ; 0                     ; Untyped                             ;
; C7_PH                         ; 0                     ; Untyped                             ;
; C8_PH                         ; 0                     ; Untyped                             ;
; C9_PH                         ; 0                     ; Untyped                             ;
; L0_HIGH                       ; 1                     ; Untyped                             ;
; L1_HIGH                       ; 1                     ; Untyped                             ;
; G0_HIGH                       ; 1                     ; Untyped                             ;
; G1_HIGH                       ; 1                     ; Untyped                             ;
; G2_HIGH                       ; 1                     ; Untyped                             ;
; G3_HIGH                       ; 1                     ; Untyped                             ;
; E0_HIGH                       ; 1                     ; Untyped                             ;
; E1_HIGH                       ; 1                     ; Untyped                             ;
; E2_HIGH                       ; 1                     ; Untyped                             ;
; E3_HIGH                       ; 1                     ; Untyped                             ;
; L0_LOW                        ; 1                     ; Untyped                             ;
; L1_LOW                        ; 1                     ; Untyped                             ;
; G0_LOW                        ; 1                     ; Untyped                             ;
; G1_LOW                        ; 1                     ; Untyped                             ;
; G2_LOW                        ; 1                     ; Untyped                             ;
; G3_LOW                        ; 1                     ; Untyped                             ;
; E0_LOW                        ; 1                     ; Untyped                             ;
; E1_LOW                        ; 1                     ; Untyped                             ;
; E2_LOW                        ; 1                     ; Untyped                             ;
; E3_LOW                        ; 1                     ; Untyped                             ;
; L0_INITIAL                    ; 1                     ; Untyped                             ;
; L1_INITIAL                    ; 1                     ; Untyped                             ;
; G0_INITIAL                    ; 1                     ; Untyped                             ;
; G1_INITIAL                    ; 1                     ; Untyped                             ;
; G2_INITIAL                    ; 1                     ; Untyped                             ;
; G3_INITIAL                    ; 1                     ; Untyped                             ;
; E0_INITIAL                    ; 1                     ; Untyped                             ;
; E1_INITIAL                    ; 1                     ; Untyped                             ;
; E2_INITIAL                    ; 1                     ; Untyped                             ;
; E3_INITIAL                    ; 1                     ; Untyped                             ;
; L0_MODE                       ; BYPASS                ; Untyped                             ;
; L1_MODE                       ; BYPASS                ; Untyped                             ;
; G0_MODE                       ; BYPASS                ; Untyped                             ;
; G1_MODE                       ; BYPASS                ; Untyped                             ;
; G2_MODE                       ; BYPASS                ; Untyped                             ;
; G3_MODE                       ; BYPASS                ; Untyped                             ;
; E0_MODE                       ; BYPASS                ; Untyped                             ;
; E1_MODE                       ; BYPASS                ; Untyped                             ;
; E2_MODE                       ; BYPASS                ; Untyped                             ;
; E3_MODE                       ; BYPASS                ; Untyped                             ;
; L0_PH                         ; 0                     ; Untyped                             ;
; L1_PH                         ; 0                     ; Untyped                             ;
; G0_PH                         ; 0                     ; Untyped                             ;
; G1_PH                         ; 0                     ; Untyped                             ;
; G2_PH                         ; 0                     ; Untyped                             ;
; G3_PH                         ; 0                     ; Untyped                             ;
; E0_PH                         ; 0                     ; Untyped                             ;
; E1_PH                         ; 0                     ; Untyped                             ;
; E2_PH                         ; 0                     ; Untyped                             ;
; E3_PH                         ; 0                     ; Untyped                             ;
; M_PH                          ; 0                     ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                             ;
; CLK0_COUNTER                  ; G0                    ; Untyped                             ;
; CLK1_COUNTER                  ; G0                    ; Untyped                             ;
; CLK2_COUNTER                  ; G0                    ; Untyped                             ;
; CLK3_COUNTER                  ; G0                    ; Untyped                             ;
; CLK4_COUNTER                  ; G0                    ; Untyped                             ;
; CLK5_COUNTER                  ; G0                    ; Untyped                             ;
; CLK6_COUNTER                  ; E0                    ; Untyped                             ;
; CLK7_COUNTER                  ; E1                    ; Untyped                             ;
; CLK8_COUNTER                  ; E2                    ; Untyped                             ;
; CLK9_COUNTER                  ; E3                    ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                             ;
; M_TIME_DELAY                  ; 0                     ; Untyped                             ;
; N_TIME_DELAY                  ; 0                     ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                             ;
; VCO_POST_SCALE                ; 0                     ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                             ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                             ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                             ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                             ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                             ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                      ;
+-------------------------------+-----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; FSMC_RAM.mif         ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_9rj1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch1_ctrl ;
+----------------+------------+----------------------------------------+
; Parameter Name ; Value      ; Type                                   ;
+----------------+------------+----------------------------------------+
; idleMode       ; 00000000   ; Unsigned Binary                        ;
; sineWave       ; 00000001   ; Unsigned Binary                        ;
; triWave        ; 00000010   ; Unsigned Binary                        ;
; squareWave     ; 00000011   ; Unsigned Binary                        ;
; DC_Mode        ; 00000100   ; Unsigned Binary                        ;
; noiseMode      ; 00000101   ; Unsigned Binary                        ;
; BufNum         ; 1111101000 ; Unsigned Binary                        ;
+----------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 1000                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; ../core/Sinewave.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_16a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 1000                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; ../core/Triwave.mif  ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_13a1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch2_ctrl ;
+----------------+------------+----------------------------------------+
; Parameter Name ; Value      ; Type                                   ;
+----------------+------------+----------------------------------------+
; idleMode       ; 00000000   ; Unsigned Binary                        ;
; sineWave       ; 00000001   ; Unsigned Binary                        ;
; triWave        ; 00000010   ; Unsigned Binary                        ;
; squareWave     ; 00000011   ; Unsigned Binary                        ;
; DC_Mode        ; 00000100   ; Unsigned Binary                        ;
; noiseMode      ; 00000101   ; Unsigned Binary                        ;
; BufNum         ; 1111101000 ; Unsigned Binary                        ;
+----------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch2_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 1000                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; ../core/Sinewave.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_16a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch2_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 1000                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; ../core/Triwave.mif  ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_13a1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch3_ctrl ;
+----------------+------------+----------------------------------------+
; Parameter Name ; Value      ; Type                                   ;
+----------------+------------+----------------------------------------+
; idleMode       ; 00000000   ; Unsigned Binary                        ;
; sineWave       ; 00000001   ; Unsigned Binary                        ;
; triWave        ; 00000010   ; Unsigned Binary                        ;
; squareWave     ; 00000011   ; Unsigned Binary                        ;
; DC_Mode        ; 00000100   ; Unsigned Binary                        ;
; noiseMode      ; 00000101   ; Unsigned Binary                        ;
; BufNum         ; 1111101000 ; Unsigned Binary                        ;
+----------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch3_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 1000                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; ../core/Sinewave.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_16a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch3_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 1000                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; ../core/Triwave.mif  ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_13a1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch4_ctrl ;
+----------------+------------+----------------------------------------+
; Parameter Name ; Value      ; Type                                   ;
+----------------+------------+----------------------------------------+
; idleMode       ; 00000000   ; Unsigned Binary                        ;
; sineWave       ; 00000001   ; Unsigned Binary                        ;
; triWave        ; 00000010   ; Unsigned Binary                        ;
; squareWave     ; 00000011   ; Unsigned Binary                        ;
; DC_Mode        ; 00000100   ; Unsigned Binary                        ;
; noiseMode      ; 00000101   ; Unsigned Binary                        ;
; BufNum         ; 1111101000 ; Unsigned Binary                        ;
+----------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch4_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 1000                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; ../core/Sinewave.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_16a1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WaveController:ch4_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 1000                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; ../core/Triwave.mif  ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_13a1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 23           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 31           ; Untyped                 ;
; LPM_WIDTHR                                     ; 31           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 23           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 31           ; Untyped                 ;
; LPM_WIDTHR                                     ; 31           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 23           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 31           ; Untyped                 ;
; LPM_WIDTHR                                     ; 31           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 24           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 23           ; Untyped                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                 ;
; LPM_WIDTHP                                     ; 31           ; Untyped                 ;
; LPM_WIDTHR                                     ; 31           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch3_ctrl|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch4_ctrl|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch2_ctrl|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WaveController:ch1_ctrl|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                   ;
+-----------------------------------------------------------+--------------------+---------+----------------------------------+
; File                                                      ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc                     ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal150.inc                    ; Quartus II Install ; work    ; 09e97ce26a1e3148bc4c3828c116bf62 ;
; libraries/megafunctions/altdpram.inc                      ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altpll.tdf                        ; Quartus II Install ; work    ; 0173386e43ec8a229232d6afcc6d989e ;
; libraries/megafunctions/altram.inc                        ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                        ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf                    ; Quartus II Install ; work    ; 4edf702f4e4e41f3560563dbedf53384 ;
; libraries/megafunctions/cycloneii_pll.inc                 ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/lpm_decode.inc                    ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc                       ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ; Quartus II Install ; work    ; faabd492052dd538e30d2950fe57e297 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ; Quartus II Install ; work    ; 154952a3a2584426b43bcbf6bb31327a ;
; libraries/megafunctions/sld_mod_ram_rom.vhd               ; Quartus II Install ; work    ; e03a1790331fca2f8e0c682c000e01dd ;
; libraries/megafunctions/sld_rom_sr.vhd                    ; Quartus II Install ; work    ; 66787095db89cdac399d2ed09d833b71 ;
; libraries/megafunctions/stratix_pll.inc                   ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratix_ram_block.inc             ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/megafunctions/stratixii_pll.inc                 ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; ../core/FSMC_RAM.v                                        ; Project Directory  ; work    ; 6d13043ffcaae6495ed338e62a9fb8b4 ;
; ../core/PLL.v                                             ; Project Directory  ; work    ; 44545c905cdd281aff9aa1ea1c23f51a ;
; ../core/SINE_ROM.v                                        ; Project Directory  ; work    ; e5bd430bb55300b95c6f3f72e296762a ;
; ../core/Sinewave.mif                                      ; Project Directory  ; work    ; 7a2435bbbc129180d5ac3c5fe4b701ee ;
; ../core/TRI_ROM.v                                         ; Project Directory  ; work    ; e11a27887e638fe994d8b6b5d4ead3a7 ;
; ../core/Triwave.mif                                       ; Project Directory  ; work    ; e1dcd2733a3eb4085140dad9be061517 ;
; db/altsyncram_13a1.tdf                                    ; Project Directory  ; work    ; 2395bfa53edddba0739ef407d47e8ed8 ;
; db/altsyncram_16a1.tdf                                    ; Project Directory  ; work    ; b160826875c41ee75bfa091784fdce79 ;
; db/altsyncram_64a2.tdf                                    ; Project Directory  ; work    ; 9b9a3fc53adbd1d5435cd502ab4ff28f ;
; db/altsyncram_9rj1.tdf                                    ; Project Directory  ; work    ; 6b4b16f48bcb74ed3ec843c44ea4cec5 ;
; db/pll_altpll.v                                           ; Project Directory  ; work    ; 60147e8e17e5128ad119da977e6e6a66 ;
; ../src/FSMC_CTRL.v                                        ; Project Directory  ; work    ; e6c9a8e3c1ade58da0e123dde1c171fa ;
; ../src/GeneraterTop.v                                     ; Project Directory  ; work    ; 82fefa31ac9f3341ac337885f39f9233 ;
; ../src/RST_Ctrl.v                                         ; Project Directory  ; work    ; 706534af0435597d48428bdadf03f7f5 ;
; ../src/TLV5614_CTRL.v                                     ; Project Directory  ; work    ; 83e619f2d7bbab0136db338a6acb4e3b ;
; ../src/WaveController.v                                   ; Project Directory  ; work    ; 02fe70ca8b265c20bf5c2bb6c454a262 ;
+-----------------------------------------------------------+--------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 55                          ;
; cycloneiii_ff         ; 512                         ;
;     CLR               ; 93                          ;
;     ENA               ; 40                          ;
;     ENA CLR           ; 306                         ;
;     ENA CLR SLD       ; 9                           ;
;     ENA SCLR          ; 5                           ;
;     plain             ; 59                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1634                        ;
;     arith             ; 516                         ;
;         2 data inputs ; 208                         ;
;         3 data inputs ; 308                         ;
;     normal            ; 1118                        ;
;         0 data inputs ; 45                          ;
;         1 data inputs ; 70                          ;
;         2 data inputs ; 327                         ;
;         3 data inputs ; 109                         ;
;         4 data inputs ; 567                         ;
; cycloneiii_mac_mult   ; 24                          ;
; cycloneiii_mac_out    ; 24                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 10.60                       ;
; Average LUT depth     ; 4.50                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |GeneraterTop                                                                                       ; 113 (0)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 113 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|sld_hub:auto_hub                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 112 (0)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 112 (1)           ; 80 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 111 (0)           ; 75 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 111 (73)          ; 75 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |GeneraterTop|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 96                                       ;
; cycloneiii_ff         ; 80                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 113                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 105                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 27                                       ;
;         4 data inputs ; 47                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.76                                     ;
+-----------------------+------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                    ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 53                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 53                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 175                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                               ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_Generator_auto_signaltap_0_flow_mgr_c90c                                                                                                                           ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 53                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_mode                      ; PORT                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Port Connectivity Checks: "WaveController:ch4_ctrl" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; Channel ; Input ; Info     ; Stuck at VCC           ;
+---------+-------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "WaveController:ch3_ctrl" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; Channel[1] ; Input ; Info     ; Stuck at VCC        ;
; Channel[0] ; Input ; Info     ; Stuck at GND        ;
+------------+-------+----------+---------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "WaveController:ch2_ctrl" ;
+------------+-------+----------+---------------------+
; Port       ; Type  ; Severity ; Details             ;
+------------+-------+----------+---------------------+
; Channel[1] ; Input ; Info     ; Stuck at GND        ;
; Channel[0] ; Input ; Info     ; Stuck at VCC        ;
+------------+-------+----------+---------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "WaveController:ch1_ctrl" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; Channel ; Input ; Info     ; Stuck at GND           ;
+---------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 53                  ; 53               ; 2048         ; 1        ; input port             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; 0              ; ram0        ; 16    ; 256   ; Read/Write ; FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu May 04 20:25:37 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10238): Verilog Module Declaration warning at GeneraterTop.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "GeneraterTop"
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/src/generatertop.v
    Info (12023): Found entity 1: GeneraterTop
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/src/rst_ctrl.v
    Info (12023): Found entity 1: RST_Ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/src/wavecontroller.v
    Info (12023): Found entity 1: WaveController
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/src/tlv5614_ctrl.v
    Info (12023): Found entity 1: TLV5614_CTRL
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/src/fsmc_ctrl.v
    Info (12023): Found entity 1: FSMC_CTRL
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/core/sine_rom.v
    Info (12023): Found entity 1: SINE_ROM
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/core/tri_rom.v
    Info (12023): Found entity 1: TRI_ROM
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/core/fsmc_ram.v
    Info (12023): Found entity 1: FSMC_RAM
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/core/pll.v
    Info (12023): Found entity 1: PLL
Info (12127): Elaborating entity "GeneraterTop" for the top level hierarchy
Info (12128): Elaborating entity "RST_Ctrl" for hierarchy "RST_Ctrl:res_ctrl"
Info (12128): Elaborating entity "FSMC_CTRL" for hierarchy "FSMC_CTRL:fsmc"
Info (12128): Elaborating entity "PLL" for hierarchy "FSMC_CTRL:fsmc|PLL:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "FSMC_CTRL:fsmc|PLL:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "FSMC_CTRL:fsmc|PLL:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "FSMC_CTRL:fsmc|PLL:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "FSMC_CTRL:fsmc|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "FSMC_RAM" for hierarchy "FSMC_CTRL:fsmc|FSMC_RAM:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "FSMC_RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9rj1.tdf
    Info (12023): Found entity 1: altsyncram_9rj1
Info (12128): Elaborating entity "altsyncram_9rj1" for hierarchy "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_64a2.tdf
    Info (12023): Found entity 1: altsyncram_64a2
Info (12128): Elaborating entity "altsyncram_64a2" for hierarchy "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|altsyncram_64a2:altsyncram1"
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (16) in the Memory Initialization File "E:/FPGA/Generator2017-04-27/Generator/core/FSMC_RAM.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987568"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "TLV5614_CTRL" for hierarchy "TLV5614_CTRL:dac"
Info (12128): Elaborating entity "WaveController" for hierarchy "WaveController:ch1_ctrl"
Warning (10036): Verilog HDL or VHDL warning at WaveController.v(101): object "l_da_data" assigned a value but never read
Info (12128): Elaborating entity "SINE_ROM" for hierarchy "WaveController:ch1_ctrl|SINE_ROM:sine_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../core/Sinewave.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_16a1.tdf
    Info (12023): Found entity 1: altsyncram_16a1
Info (12128): Elaborating entity "altsyncram_16a1" for hierarchy "WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated"
Info (12128): Elaborating entity "TRI_ROM" for hierarchy "WaveController:ch1_ctrl|TRI_ROM:tri_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../core/Triwave.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_13a1.tdf
    Info (12023): Found entity 1: altsyncram_13a1
Info (12128): Elaborating entity "altsyncram_13a1" for hierarchy "WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_hs31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_hs31
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_generator_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_Generator_auto_signaltap_0_flow_mgr_c90c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b124.tdf
    Info (12023): Found entity 1: altsyncram_b124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf
    Info (12023): Found entity 1: cntr_qgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.05.04.20:26:31 Progress: Loading sldeadc5d3b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12208): 2 design partitions do not require synthesis
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Info (278001): Inferred 24 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch3_ctrl|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch3_ctrl|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch3_ctrl|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch4_ctrl|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch4_ctrl|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch4_ctrl|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch2_ctrl|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch2_ctrl|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch2_ctrl|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch1_ctrl|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch1_ctrl|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "WaveController:ch1_ctrl|Mult2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch3_ctrl|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch4_ctrl|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch2_ctrl|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch1_ctrl|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch3_ctrl|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch3_ctrl|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch4_ctrl|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch4_ctrl|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch2_ctrl|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch2_ctrl|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch1_ctrl|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "WaveController:ch1_ctrl|Mod0"
Info (12130): Elaborated megafunction instantiation "WaveController:ch3_ctrl|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "WaveController:ch3_ctrl|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf
    Info (12023): Found entity 1: mult_mbt
Info (12130): Elaborated megafunction instantiation "WaveController:ch3_ctrl|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "WaveController:ch3_ctrl|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "23"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf
    Info (12023): Found entity 1: mult_kbt
Info (12130): Elaborated megafunction instantiation "WaveController:ch3_ctrl|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "WaveController:ch3_ctrl|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dcm.tdf
    Info (12023): Found entity 1: lpm_divide_dcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf
    Info (12023): Found entity 1: alt_u_div_o9f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13014): Ignored 204 buffer(s)
    Info (13019): Ignored 204 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DAC_PD" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 2045 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 12 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1809 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 36 DSP elements
Info (144001): Generated suppressed messages file E:/FPGA/Generator2017-04-27/Generator/prj/output_files/Generator.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 796 megabytes
    Info: Processing ended: Thu May 04 20:26:52 2017
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:01:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FPGA/Generator2017-04-27/Generator/prj/output_files/Generator.map.smsg.


