<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:20.255+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46' consists of the following:&#x9;'fadd' operation ('add36_3', syr2k_no_taffo.c:57) [102]  (12.9 ns)&#xA;&#x9;bus write operation ('gmem_addr_4_write_ln57', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) [105]  (14.6 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1016.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:14.855+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (27.457ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-871.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:14.843+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('gmem_addr_23_resp', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) and bus request operation ('gmem_load_19_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:14.804+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_23_resp', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) and bus request operation ('gmem_load_19_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:14.709+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_23_resp', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) and bus request operation ('gmem_load_19_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:14.575+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_23_resp', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) and bus request operation ('gmem_load_19_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:14.468+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46' (loop 'VITIS_LOOP_52_3_VITIS_LOOP_54_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_23_resp', syr2k_no_taffo.c:57) on port 'gmem' (syr2k_no_taffo.c:57) and bus request operation ('gmem_load_19_req', syr2k_no_taffo.c:53) on port 'gmem' (syr2k_no_taffo.c:53).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:14.361+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'syr2k_Pipeline_VITIS_LOOP_48_25' consists of the following:&#x9;'fmul' operation ('mul4_3', syr2k_no_taffo.c:50) [35]  (8.46 ns)&#xA;&#x9;bus write operation ('gmem_addr_write_ln50', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50) [38]  (14.6 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1016.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:13.676+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (23.065ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-871.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:13.666+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'syr2k_Pipeline_VITIS_LOOP_48_25' (loop 'VITIS_LOOP_48_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between bus response operation ('gmem_addr_15_resp', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50) and bus request operation ('gmem_load_15_req', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:13.633+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'syr2k_Pipeline_VITIS_LOOP_48_25' (loop 'VITIS_LOOP_48_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus response operation ('gmem_addr_15_resp', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50) and bus request operation ('gmem_load_15_req', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:13.620+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'syr2k_Pipeline_VITIS_LOOP_48_25' (loop 'VITIS_LOOP_48_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('gmem_addr_15_resp', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50) and bus request operation ('gmem_load_15_req', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:13.549+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'syr2k_Pipeline_VITIS_LOOP_48_25' (loop 'VITIS_LOOP_48_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_15_resp', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50) and bus request operation ('gmem_load_15_req', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:13.544+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'syr2k_Pipeline_VITIS_LOOP_48_25' (loop 'VITIS_LOOP_48_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_15_resp', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50) and bus request operation ('gmem_load_15_req', syr2k_no_taffo.c:50) on port 'gmem' (syr2k_no_taffo.c:50).&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="proj_syr2k_no_taffo" solutionName="solution1" date="2024-02-27T22:16:13.538+0100" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
