**Final task to carry out Gate level simulation**


In order to carry out gate level simulation we need to synthesis and successfully must have performed gate level netlist of given design....

The following are the required steps for synthesis to obtain gate level netlist....

![image](https://github.com/IndhumathiMadival/VSDSquadron/assets/160833467/8ccb241c-8129-4019-a098-efc188c260fa)

![image](https://github.com/IndhumathiMadival/VSDSquadron/assets/160833467/25591543-415d-4b55-b474-ae30d20bc47c)

GLS IS DONE...

The following results are obtained on performing simulation 

![image](https://github.com/IndhumathiMadival/VSDSquadron/assets/160833467/4ce2ada0-a8b4-4e4b-b645-b4c121f5ea3f)

ADD OPERATION


![image](https://github.com/IndhumathiMadival/VSDSquadron/assets/160833467/5602b6f8-c031-40aa-9de0-b496ff51cd41)
![image](https://github.com/IndhumathiMadival/VSDSquadron/assets/160833467/cb96b31a-e02e-4d20-8d3c-86464e377a7b)

SUB OPERATION

 ![image](https://github.com/IndhumathiMadival/VSDSquadron/assets/160833467/d6ca19be-5a47-41e3-8755-89cc7b4fad35)

LOGICAL OR OPERATION

![image](https://github.com/IndhumathiMadival/VSDSquadron/assets/160833467/b0d9bde1-a1be-4565-a7a4-f4db56bc70c3)
![image](https://github.com/IndhumathiMadival/VSDSquadron/assets/160833467/5d51c18f-ed94-4b66-a0f8-f817d55c08f7)


LOGICAL AND OPERATION
![image](https://github.com/IndhumathiMadival/VSDSquadron/assets/160833467/5af8597a-a582-40e2-a975-7ab005fdf744)
![image](https://github.com/IndhumathiMadival/VSDSquadron/assets/160833467/ddbb03db-88e3-4c0d-8f99-2d54330fac6c)




















