###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:44:24 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [42] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.485
= Slack Time                    0.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.102 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.155 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.160 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.310 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.386 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.446 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.493 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.547 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.551 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.660 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.908 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.042 | 
     | \tx_core/axi_master /U3246           | S ^ -> Y ^                     | MUX2X1  | 0.280 | 0.857 |   2.483 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [42] ^ |         | 0.280 | 0.001 |   2.485 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [37] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.466
= Slack Time                    0.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.121 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.175 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.179 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.329 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.405 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.466 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.512 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.566 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.570 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.679 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.927 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.061 | 
     | \tx_core/axi_master /U3236           | S ^ -> Y ^                     | MUX2X1  | 0.257 | 0.838 |   2.465 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [37] ^ |         | 0.257 | 0.001 |   2.466 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [48] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.454
= Slack Time                    0.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.133 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.186 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.190 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.340 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.417 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.477 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.523 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.577 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.582 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.690 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.939 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.072 | 
     | \tx_core/axi_master /U3258           | S ^ -> Y ^                     | MUX2X1  | 0.238 | 0.827 |   2.454 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [48] ^ |         | 0.238 | 0.000 |   2.454 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [36] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.451
= Slack Time                    0.449
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.136 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.189 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.193 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.344 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.420 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.480 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.526 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.580 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.585 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.694 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.942 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.075 | 
     | \tx_core/axi_master /U3234           | S ^ -> Y ^                     | MUX2X1  | 0.237 | 0.824 |   2.451 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [36] ^ |         | 0.237 | 0.000 |   2.451 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [39] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.446
= Slack Time                    0.454
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.141 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.194 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.198 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.349 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.425 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.485 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.531 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.585 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.590 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.699 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.947 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.080 | 
     | \tx_core/axi_master /U3240           | S ^ -> Y ^                     | MUX2X1  | 0.236 | 0.819 |   2.446 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [39] ^ |         | 0.236 | 0.001 |   2.446 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [58] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.446
= Slack Time                    0.454
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.141 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.194 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.198 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.349 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.425 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.485 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.532 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.586 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.590 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.699 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.947 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.081 | 
     | \tx_core/axi_master /U3278           | S ^ -> Y ^                     | MUX2X1  | 0.232 | 0.819 |   2.446 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [58] ^ |         | 0.232 | 0.000 |   2.446 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [49] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.446
= Slack Time                    0.454
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.141 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.194 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.199 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.349 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.425 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.485 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.532 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.586 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.590 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.699 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.947 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.081 | 
     | \tx_core/axi_master /U3260           | S ^ -> Y ^                     | MUX2X1  | 0.266 | 0.818 |   2.444 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [49] ^ |         | 0.266 | 0.001 |   2.446 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [41] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.442
= Slack Time                    0.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.145 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.198 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.202 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.353 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.429 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.489 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.536 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.590 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.594 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.703 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.951 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.085 | 
     | \tx_core/axi_master /U3244           | S ^ -> Y ^                     | MUX2X1  | 0.221 | 0.815 |   2.442 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [41] ^ |         | 0.221 | 0.000 |   2.442 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [38] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.441
= Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.146 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.199 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.203 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.353 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.430 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.490 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.536 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.590 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.595 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.703 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.952 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.085 | 
     | \tx_core/axi_master /U3238           | S ^ -> Y ^                     | MUX2X1  | 0.221 | 0.815 |   2.441 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [38] ^ |         | 0.221 | 0.000 |   2.441 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [8]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.440
= Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time            0.689
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                               |         |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RDATA [8] ^          |         | 0.120 |       |   0.689 |    1.149 | 
     | \tx_core/axi_master /U686 | A ^ -> Y v                    | INVX1   | 0.101 | 0.115 |   0.804 |    1.264 | 
     | \tx_core/axi_master /U293 | B v -> Y v                    | OR2X2   | 0.020 | 0.070 |   0.874 |    1.334 | 
     | \tx_core/axi_master /U294 | A v -> Y ^                    | INVX1   | 0.478 | 0.003 |   0.877 |    1.337 | 
     | \tx_core/axi_master /U454 | A ^ -> Y v                    | INVX1   | 0.098 | 0.137 |   1.014 |    1.474 | 
     | \tx_core/axi_master /U455 | A v -> Y ^                    | INVX1   | 0.016 | 0.034 |   1.049 |    1.508 | 
     | \tx_core/axi_master /U106 | A ^ -> Y v                    | NOR2X1  | 0.292 | 0.016 |   1.065 |    1.525 | 
     | \tx_core/axi_master /U474 | B v -> Y v                    | AND2X2  | 0.059 | 0.106 |   1.171 |    1.631 | 
     | \tx_core/axi_master /U475 | A v -> Y ^                    | INVX1   | 0.478 | 0.024 |   1.195 |    1.655 | 
     | \tx_core/axi_master /U855 | C ^ -> Y v                    | NOR3X1  | 0.153 | 0.164 |   1.359 |    1.819 | 
     | \tx_core/axi_master /U227 | A v -> Y ^                    | NAND2X1 | 0.041 | 0.076 |   1.435 |    1.895 | 
     | \tx_core/axi_master /U185 | B ^ -> Y v                    | NOR2X1  | 0.292 | 0.029 |   1.465 |    1.925 | 
     | \tx_core/axi_master /U135 | C v -> Y ^                    | NAND3X1 | 0.267 | 0.240 |   1.705 |    2.165 | 
     | \tx_core/axi_master /U64  | A ^ -> Y v                    | INVX1   | 0.007 | 0.095 |   1.800 |    2.260 | 
     | \tx_core/axi_master /U59  | A v -> Y ^                    | INVX1   | 0.377 | 0.245 |   2.045 |    2.505 | 
     | \tx_core/axi_master /U870 | B ^ -> Y v                    | AOI21X1 | 0.161 | 0.169 |   2.214 |    2.674 | 
     | \tx_core/axi_master /U477 | A v -> Y ^                    | INVX1   | 0.026 | 0.078 |   2.292 |    2.752 | 
     | \tx_core/axi_master /U501 | B ^ -> Y v                    | NOR3X1  | 0.067 | 0.059 |   2.351 |    2.811 | 
     | \tx_core/axi_master /U94  | B v -> Y ^                    | NAND2X1 | 0.113 | 0.087 |   2.438 |    2.898 | 
     |                           | \memif_pcfifo0.f0_wdata [1] ^ |         | 0.113 | 0.002 |   2.440 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [45] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.439
= Slack Time                    0.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.148 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.201 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.205 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.355 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.432 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.492 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.538 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.592 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.597 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.706 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.954 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.087 | 
     | \tx_core/axi_master /U3252           | S ^ -> Y ^                     | MUX2X1  | 0.232 | 0.812 |   2.439 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [45] ^ |         | 0.232 | 0.000 |   2.439 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [47] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.439
= Slack Time                    0.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.148 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.201 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.205 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.355 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.432 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.492 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.538 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.592 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.597 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.706 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.954 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.087 | 
     | \tx_core/axi_master /U3256           | S ^ -> Y ^                     | MUX2X1  | 0.232 | 0.812 |   2.439 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [47] ^ |         | 0.232 | 0.000 |   2.439 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [43] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.436
= Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.151 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.204 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.208 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.359 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.435 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.495 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.541 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.595 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.600 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.709 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.957 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.090 | 
     | \tx_core/axi_master /U3248           | S ^ -> Y ^                     | MUX2X1  | 0.234 | 0.809 |   2.436 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [43] ^ |         | 0.234 | 0.000 |   2.436 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [51] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.435
= Slack Time                    0.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.152 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.205 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.209 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.360 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.436 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.496 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.542 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.596 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.601 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.710 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.958 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.091 | 
     | \tx_core/axi_master /U3264           | S ^ -> Y ^                     | MUX2X1  | 0.227 | 0.808 |   2.435 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [51] ^ |         | 0.227 | 0.000 |   2.435 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [46] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.434
= Slack Time                    0.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.153 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.206 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.210 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.361 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.437 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.497 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.543 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.597 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.602 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.711 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.959 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.092 | 
     | \tx_core/axi_master /U3254           | S ^ -> Y ^                     | MUX2X1  | 0.244 | 0.807 |   2.433 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [46] ^ |         | 0.244 | 0.001 |   2.434 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_wdata [2] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [8]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.433
= Slack Time                    0.467
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.089
     = Beginpoint Arrival Time            0.689
     +-----------------------------------------------------------------------------------------------------------+ 
     |          Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                               |         |       |       |  Time   |   Time   | 
     |----------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                            | \m_r_dch.RDATA [8] ^          |         | 0.120 |       |   0.689 |    1.157 | 
     | \tx_core/axi_master /U686  | A ^ -> Y v                    | INVX1   | 0.101 | 0.115 |   0.804 |    1.271 | 
     | \tx_core/axi_master /U293  | B v -> Y v                    | OR2X2   | 0.020 | 0.070 |   0.874 |    1.341 | 
     | \tx_core/axi_master /U294  | A v -> Y ^                    | INVX1   | 0.478 | 0.003 |   0.877 |    1.345 | 
     | \tx_core/axi_master /U454  | A ^ -> Y v                    | INVX1   | 0.098 | 0.137 |   1.014 |    1.482 | 
     | \tx_core/axi_master /U455  | A v -> Y ^                    | INVX1   | 0.016 | 0.034 |   1.049 |    1.516 | 
     | \tx_core/axi_master /U106  | A ^ -> Y v                    | NOR2X1  | 0.292 | 0.016 |   1.065 |    1.532 | 
     | \tx_core/axi_master /U474  | B v -> Y v                    | AND2X2  | 0.059 | 0.106 |   1.171 |    1.638 | 
     | \tx_core/axi_master /U475  | A v -> Y ^                    | INVX1   | 0.478 | 0.024 |   1.195 |    1.663 | 
     | \tx_core/axi_master /U855  | C ^ -> Y v                    | NOR3X1  | 0.153 | 0.164 |   1.359 |    1.826 | 
     | \tx_core/axi_master /U227  | A v -> Y ^                    | NAND2X1 | 0.041 | 0.076 |   1.435 |    1.903 | 
     | \tx_core/axi_master /U185  | B ^ -> Y v                    | NOR2X1  | 0.292 | 0.029 |   1.465 |    1.932 | 
     | \tx_core/axi_master /U135  | C v -> Y ^                    | NAND3X1 | 0.267 | 0.240 |   1.705 |    2.172 | 
     | \tx_core/axi_master /U64   | A ^ -> Y v                    | INVX1   | 0.007 | 0.095 |   1.800 |    2.267 | 
     | \tx_core/axi_master /U59   | A v -> Y ^                    | INVX1   | 0.377 | 0.245 |   2.045 |    2.513 | 
     | \tx_core/axi_master /U736  | D ^ -> Y v                    | AOI22X1 | 0.108 | 0.123 |   2.168 |    2.635 | 
     | \tx_core/axi_master /U149  | A v -> Y ^                    | INVX2   | 0.111 | 0.098 |   2.265 |    2.733 | 
     | \tx_core/axi_master /U1119 | A ^ -> Y v                    | NOR3X1  | 0.060 | 0.091 |   2.357 |    2.824 | 
     | \tx_core/axi_master /U834  | B v -> Y v                    | AND2X2  | 0.037 | 0.073 |   2.430 |    2.897 | 
     |                            | \memif_pcfifo0.f0_wdata [2] v |         | 0.037 | 0.003 |   2.433 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [63] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.429
= Slack Time                    0.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.158 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.211 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.215 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.366 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.442 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.502 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.549 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.603 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.607 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.716 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.964 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.098 | 
     | \tx_core/axi_master /U3288           | S ^ -> Y ^                     | MUX2X1  | 0.257 | 0.801 |   2.428 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [63] ^ |         | 0.257 | 0.001 |   2.429 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [40] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.426
= Slack Time                    0.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.161 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.214 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.219 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.369 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.445 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.505 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.552 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.606 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.610 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.719 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.967 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.101 | 
     | \tx_core/axi_master /U3242           | S ^ -> Y ^                     | MUX2X1  | 0.247 | 0.799 |   2.425 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [40] ^ |         | 0.247 | 0.001 |   2.426 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [55] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.423
= Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.164 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.217 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.221 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.371 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.448 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.508 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.554 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.608 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.612 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.721 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.970 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.103 | 
     | \tx_core/axi_master /U3272           | S ^ -> Y ^                     | MUX2X1  | 0.254 | 0.796 |   2.422 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [55] ^ |         | 0.254 | 0.001 |   2.423 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [32] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.420
= Slack Time                    0.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.168 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.221 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.225 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.375 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.451 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.512 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.558 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.612 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.616 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.725 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.973 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.107 | 
     | \tx_core/axi_master /U3226           | S ^ -> Y ^                     | MUX2X1  | 0.239 | 0.793 |   2.419 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [32] ^ |         | 0.239 | 0.000 |   2.420 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [62] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.418
= Slack Time                    0.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.169 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.222 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.226 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.377 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.453 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.513 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.559 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.613 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.618 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.727 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.975 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.108 | 
     | \tx_core/axi_master /U3286           | S ^ -> Y ^                     | MUX2X1  | 0.257 | 0.791 |   2.417 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [62] ^ |         | 0.257 | 0.001 |   2.418 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [35] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.413
= Slack Time                    0.487
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.174 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.228 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.232 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.382 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.458 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.519 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.565 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.619 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.623 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.732 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.980 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.114 | 
     | \tx_core/axi_master /U3232           | S ^ -> Y ^                     | MUX2X1  | 0.262 | 0.785 |   2.412 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [35] ^ |         | 0.262 | 0.001 |   2.413 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [52] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.406
= Slack Time                    0.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.181 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.234 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.238 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.389 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.465 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.525 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.571 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.625 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.630 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.739 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.987 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.120 | 
     | \tx_core/axi_master /U3266           | S ^ -> Y ^                     | MUX2X1  | 0.243 | 0.779 |   2.406 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [52] ^ |         | 0.243 | 0.001 |   2.406 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.401
= Slack Time                    0.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            0.720
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                               |         |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RDATA [2] ^          |         | 0.178 |       |   0.720 |    1.219 | 
     | \tx_core/axi_master /U714 | A ^ -> Y v                    | INVX2   | 0.123 | 0.113 |   0.833 |    1.332 | 
     | \tx_core/axi_master /U822 | A v -> Y v                    | XOR2X1  | 0.023 | 0.056 |   0.889 |    1.388 | 
     | \tx_core/axi_master /U170 | A v -> Y ^                    | INVX1   | 0.478 | 0.010 |   0.899 |    1.397 | 
     | \tx_core/axi_master /U171 | A ^ -> Y v                    | NOR2X1  | 0.127 | 0.147 |   1.046 |    1.545 | 
     | \tx_core/axi_master /U238 | A v -> Y v                    | AND2X2  | 0.036 | 0.065 |   1.111 |    1.610 | 
     | \tx_core/axi_master /U442 | A v -> Y ^                    | INVX1   | 0.478 | 0.012 |   1.123 |    1.621 | 
     | \tx_core/axi_master /U443 | A ^ -> Y v                    | INVX1   | 0.101 | 0.139 |   1.262 |    1.760 | 
     | \tx_core/axi_master /U196 | A v -> Y ^                    | NAND2X1 | 0.177 | 0.143 |   1.405 |    1.904 | 
     | \tx_core/axi_master /U160 | A ^ -> Y v                    | INVX1   | 0.007 | 0.073 |   1.478 |    1.977 | 
     | \tx_core/axi_master /U498 | A v -> Y ^                    | INVX1   | 0.478 | 0.003 |   1.481 |    1.979 | 
     | \tx_core/axi_master /U237 | B ^ -> Y v                    | NOR2X1  | 0.292 | 0.139 |   1.620 |    2.119 | 
     | \tx_core/axi_master /U725 | A v -> Y ^                    | NAND3X1 | 0.364 | 0.318 |   1.938 |    2.437 | 
     | \tx_core/axi_master /U130 | A ^ -> Y v                    | AOI21X1 | 0.061 | 0.134 |   2.072 |    2.571 | 
     | \tx_core/axi_master /U485 | A v -> Y ^                    | INVX1   | 0.045 | 0.058 |   2.130 |    2.629 | 
     | \tx_core/axi_master /U222 | A ^ -> Y v                    | NOR2X1  | 0.292 | 0.030 |   2.160 |    2.659 | 
     | \tx_core/axi_master /U195 | A v -> Y ^                    | NAND3X1 | 0.069 | 0.132 |   2.292 |    2.791 | 
     | \tx_core/axi_master /U88  | A ^ -> Y v                    | INVX1   | 0.007 | 0.032 |   2.324 |    2.823 | 
     | \tx_core/axi_master /U499 | A v -> Y ^                    | INVX1   | 0.097 | 0.077 |   2.401 |    2.900 | 
     |                           | \memif_pcfifo1.f0_wdata [1] ^ |         | 0.097 | 0.000 |   2.401 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [44] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.395
= Slack Time                    0.505
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.192 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.245 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.249 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.400 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.476 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.536 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.583 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.637 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.641 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.750 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    1.998 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.132 | 
     | \tx_core/axi_master /U3250           | S ^ -> Y ^                     | MUX2X1  | 0.239 | 0.768 |   2.394 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [44] ^ |         | 0.239 | 0.000 |   2.395 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [60] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.393
= Slack Time                    0.507
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.194 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.247 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.252 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.402 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.478 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.538 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.585 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.639 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.643 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.752 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    2.000 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.134 | 
     | \tx_core/axi_master /U3282           | S ^ -> Y ^                     | MUX2X1  | 0.239 | 0.766 |   2.392 |    2.900 | 
     |                                      | \memif_pdfifo0.f0_wdata [60] ^ |         | 0.239 | 0.000 |   2.393 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_wdata [2] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.347
= Slack Time                    0.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.120
     = Beginpoint Arrival Time            0.720
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                               |         |       |       |  Time   |   Time   | 
     |---------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                           | \m_r_dch.RDATA [2] ^          |         | 0.178 |       |   0.720 |    1.273 | 
     | \tx_core/axi_master /U714 | A ^ -> Y v                    | INVX2   | 0.123 | 0.113 |   0.833 |    1.387 | 
     | \tx_core/axi_master /U822 | A v -> Y v                    | XOR2X1  | 0.023 | 0.056 |   0.889 |    1.442 | 
     | \tx_core/axi_master /U170 | A v -> Y ^                    | INVX1   | 0.478 | 0.010 |   0.899 |    1.452 | 
     | \tx_core/axi_master /U171 | A ^ -> Y v                    | NOR2X1  | 0.127 | 0.147 |   1.046 |    1.599 | 
     | \tx_core/axi_master /U238 | A v -> Y v                    | AND2X2  | 0.036 | 0.065 |   1.111 |    1.664 | 
     | \tx_core/axi_master /U442 | A v -> Y ^                    | INVX1   | 0.478 | 0.012 |   1.123 |    1.676 | 
     | \tx_core/axi_master /U443 | A ^ -> Y v                    | INVX1   | 0.101 | 0.139 |   1.262 |    1.815 | 
     | \tx_core/axi_master /U196 | A v -> Y ^                    | NAND2X1 | 0.177 | 0.143 |   1.405 |    1.959 | 
     | \tx_core/axi_master /U160 | A ^ -> Y v                    | INVX1   | 0.007 | 0.073 |   1.478 |    2.031 | 
     | \tx_core/axi_master /U498 | A v -> Y ^                    | INVX1   | 0.478 | 0.003 |   1.481 |    2.034 | 
     | \tx_core/axi_master /U237 | B ^ -> Y v                    | NOR2X1  | 0.292 | 0.139 |   1.620 |    2.173 | 
     | \tx_core/axi_master /U725 | A v -> Y ^                    | NAND3X1 | 0.364 | 0.318 |   1.938 |    2.491 | 
     | \tx_core/axi_master /U130 | A ^ -> Y v                    | AOI21X1 | 0.061 | 0.134 |   2.072 |    2.625 | 
     | \tx_core/axi_master /U485 | A v -> Y ^                    | INVX1   | 0.045 | 0.058 |   2.130 |    2.683 | 
     | \tx_core/axi_master /U222 | A ^ -> Y v                    | NOR2X1  | 0.292 | 0.030 |   2.160 |    2.713 | 
     | \tx_core/axi_master /U195 | A v -> Y ^                    | NAND3X1 | 0.069 | 0.132 |   2.292 |    2.845 | 
     | \tx_core/axi_master /U234 | B ^ -> Y v                    | NOR2X1  | 0.040 | 0.054 |   2.346 |    2.899 | 
     |                           | \memif_pcfifo1.f0_wdata [2] v |         | 0.040 | 0.001 |   2.347 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [22] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.338
= Slack Time                    0.562
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.226 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.275 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.368 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.466 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.470 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.621 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.735 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.839 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.889 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.940 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.032 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.197 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2978                         | S v -> Y ^                     | MUX2X1  | 0.226 | 0.702 |   2.337 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [22] ^ |         | 0.226 | 0.001 |   2.338 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [17] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.336
= Slack Time                    0.564
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.228 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.276 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.370 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.467 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.472 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.623 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.737 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.841 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.891 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.942 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.034 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.198 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U811                          | S v -> Y ^                     | MUX2X1  | 0.234 | 0.701 |   2.336 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [17] ^ |         | 0.234 | 0.001 |   2.336 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [26] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.326
= Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.239 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.287 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.381 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.478 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.483 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.634 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.748 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.851 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.901 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.953 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.045 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.209 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2983                         | S v -> Y ^                     | MUX2X1  | 0.211 | 0.690 |   2.325 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [26] ^ |         | 0.211 | 0.001 |   2.326 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [18] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.323
= Slack Time                    0.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.241 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.290 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.383 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.481 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.485 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.636 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.751 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.854 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.904 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.955 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.047 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.212 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2971                         | S v -> Y ^                     | MUX2X1  | 0.206 | 0.688 |   2.322 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [18] ^ |         | 0.206 | 0.000 |   2.323 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [24] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.320
= Slack Time                    0.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.244 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.292 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.386 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.483 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.488 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.639 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.753 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.856 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.906 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.958 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.050 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.214 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2981                         | S v -> Y v                     | MUX2X1  | 0.209 | 0.685 |   2.320 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [24] v |         | 0.209 | 0.000 |   2.320 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [31] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.320
= Slack Time                    0.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.245 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.293 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.387 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.484 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.488 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.639 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.754 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.857 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.907 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.958 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.051 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.215 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2989                         | S v -> Y v                     | MUX2X1  | 0.211 | 0.685 |   2.319 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [31] v |         | 0.211 | 0.000 |   2.320 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [19] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.319
= Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.245 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.293 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.387 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.484 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.489 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.640 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.754 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.857 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.907 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.959 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.051 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.215 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2973                         | S v -> Y v                     | MUX2X1  | 0.208 | 0.685 |   2.319 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [19] v |         | 0.208 | 0.000 |   2.319 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [23] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.318
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.246 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.294 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.388 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.485 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.490 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.641 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.755 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.859 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.909 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.960 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.052 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.216 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2980                         | S v -> Y ^                     | MUX2X1  | 0.210 | 0.683 |   2.318 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [23] ^ |         | 0.210 | 0.001 |   2.318 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [14] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.318
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.246 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.295 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.388 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.486 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.490 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.641 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.755 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.859 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.909 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.960 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.052 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.217 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2966                         | S v -> Y ^                     | MUX2X1  | 0.250 | 0.682 |   2.317 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [14] ^ |         | 0.250 | 0.001 |   2.318 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [8] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.318
= Slack Time                    0.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^          |         | 0.082 |       |   0.664 |    1.247 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                    | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.295 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                    | BUFX2   | 0.160 | 0.094 |   0.806 |    1.389 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                    | AND2X1  | 0.010 | 0.097 |   0.904 |    1.486 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                    | INVX1   | 0.478 | 0.005 |   0.908 |    1.490 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                    | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.641 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                    | AND2X2  | 0.142 | 0.114 |   1.173 |    1.756 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                    | INVX8   | 0.091 | 0.103 |   1.277 |    1.859 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                    | INVX4   | 0.056 | 0.050 |   1.327 |    1.909 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                    | BUFX2   | 0.015 | 0.051 |   1.378 |    1.960 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                    | BUFX2   | 0.143 | 0.092 |   1.470 |    2.053 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                    | BUFX4   | 0.425 | 0.164 |   1.635 |    2.217 | 
     | te                                                 |                               |         |       |       |         |          | 
     | \tx_core/axi_master /U2962                         | S v -> Y v                    | MUX2X1  | 0.208 | 0.683 |   2.317 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [8] v |         | 0.208 | 0.000 |   2.318 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [10] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.315
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.249 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.297 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.391 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.488 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.493 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.644 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.758 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.861 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.911 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.963 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.055 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.219 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U874                          | S v -> Y v                     | MUX2X1  | 0.207 | 0.680 |   2.315 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [10] v |         | 0.207 | 0.000 |   2.315 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [29] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.315
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.249 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.297 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.391 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.488 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.493 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.644 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.758 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.862 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.912 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.963 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.055 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.219 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2987                         | S v -> Y v                     | MUX2X1  | 0.205 | 0.680 |   2.315 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [29] v |         | 0.205 | 0.000 |   2.315 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [4] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.312
= Slack Time                    0.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^          |         | 0.082 |       |   0.664 |    1.252 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                    | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.301 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                    | BUFX2   | 0.160 | 0.094 |   0.806 |    1.394 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                    | AND2X1  | 0.010 | 0.097 |   0.904 |    1.492 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                    | INVX1   | 0.478 | 0.005 |   0.908 |    1.496 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                    | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.647 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                    | AND2X2  | 0.142 | 0.114 |   1.173 |    1.762 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                    | INVX8   | 0.091 | 0.103 |   1.277 |    1.865 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                    | INVX4   | 0.056 | 0.050 |   1.327 |    1.915 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                    | BUFX2   | 0.015 | 0.051 |   1.378 |    1.966 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                    | BUFX2   | 0.143 | 0.092 |   1.470 |    2.058 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                    | BUFX4   | 0.425 | 0.164 |   1.635 |    2.223 | 
     | te                                                 |                               |         |       |       |         |          | 
     | \tx_core/axi_master /U2956                         | S v -> Y ^                    | MUX2X1  | 0.252 | 0.676 |   2.310 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [4] ^ |         | 0.252 | 0.001 |   2.312 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [15] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.306
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.258 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.306 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.400 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.498 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.502 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.653 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.767 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.871 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.921 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.972 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.064 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.229 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U808                          | S v -> Y v                     | MUX2X1  | 0.204 | 0.671 |   2.306 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [15] v |         | 0.204 | 0.000 |   2.306 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [1] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.304
= Slack Time                    0.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^          |         | 0.082 |       |   0.664 |    1.260 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                    | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.308 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                    | BUFX2   | 0.160 | 0.094 |   0.806 |    1.402 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                    | AND2X1  | 0.010 | 0.097 |   0.904 |    1.499 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                    | INVX1   | 0.478 | 0.005 |   0.908 |    1.504 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                    | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.655 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                    | AND2X2  | 0.142 | 0.114 |   1.173 |    1.769 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                    | INVX8   | 0.091 | 0.103 |   1.277 |    1.872 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                    | INVX4   | 0.056 | 0.050 |   1.327 |    1.922 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                    | BUFX2   | 0.015 | 0.051 |   1.378 |    1.974 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                    | BUFX2   | 0.143 | 0.092 |   1.470 |    2.066 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                    | BUFX4   | 0.425 | 0.164 |   1.635 |    2.230 | 
     | te                                                 |                               |         |       |       |         |          | 
     | \tx_core/axi_master /U2950                         | S v -> Y ^                    | MUX2X1  | 0.247 | 0.668 |   2.303 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [1] ^ |         | 0.247 | 0.001 |   2.304 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [9] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.303
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^          |         | 0.082 |       |   0.664 |    1.262 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                    | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.310 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                    | BUFX2   | 0.160 | 0.094 |   0.806 |    1.404 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                    | AND2X1  | 0.010 | 0.097 |   0.904 |    1.501 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                    | INVX1   | 0.478 | 0.005 |   0.908 |    1.506 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                    | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.657 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                    | AND2X2  | 0.142 | 0.114 |   1.173 |    1.771 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                    | INVX8   | 0.091 | 0.103 |   1.277 |    1.874 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                    | INVX4   | 0.056 | 0.050 |   1.327 |    1.924 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                    | BUFX2   | 0.015 | 0.051 |   1.378 |    1.976 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                    | BUFX2   | 0.143 | 0.092 |   1.470 |    2.068 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                    | BUFX4   | 0.425 | 0.164 |   1.635 |    2.232 | 
     | te                                                 |                               |         |       |       |         |          | 
     | \tx_core/axi_master /U2963                         | S v -> Y v                    | MUX2X1  | 0.211 | 0.667 |   2.302 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [9] v |         | 0.211 | 0.000 |   2.303 |    2.900 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [16] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.300
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.264 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.312 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.406 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.503 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.508 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.659 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.773 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.877 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.927 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.978 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.070 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.234 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2968                         | S v -> Y ^                     | MUX2X1  | 0.227 | 0.665 |   2.300 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [16] ^ |         | 0.227 | 0.001 |   2.300 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [12] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.298
= Slack Time                    0.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.267 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.315 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.409 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.506 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.511 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.661 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.776 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.879 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.929 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.980 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.073 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.237 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2965                         | S v -> Y v                     | MUX2X1  | 0.206 | 0.663 |   2.297 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [12] v |         | 0.206 | 0.000 |   2.298 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [20] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.292
= Slack Time                    0.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.272 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.321 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.414 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.512 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.516 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.667 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.782 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.885 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.935 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.986 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.078 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.243 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2975                         | S v -> Y v                     | MUX2X1  | 0.205 | 0.657 |   2.292 |    2.900 | 
     |                                                    | \memif_pdfifo2.f0_wdata [20] v |         | 0.205 | 0.000 |   2.292 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [25] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.287
= Slack Time                    0.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \m_r_dch.RID [3] ^             |         | 0.125 |       |   0.687 |    1.300 | 
     | \tx_core/axi_master /U254            | A ^ -> Y v                     | INVX1   | 0.003 | 0.053 |   0.740 |    1.354 | 
     | \tx_core/axi_master /U255            | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   0.744 |    1.358 | 
     | \tx_core/axi_master /U840            | C ^ -> Y v                     | NOR3X1  | 0.116 | 0.150 |   0.895 |    1.508 | 
     | \tx_core/axi_master /FE_OFCC851_n914 | A v -> Y v                     | BUFX4   | 0.052 | 0.076 |   0.971 |    1.584 | 
     | \tx_core/axi_master /U122            | A v -> Y ^                     | NAND2X1 | 0.058 | 0.060 |   1.031 |    1.645 | 
     | \tx_core/axi_master /U562            | A ^ -> Y v                     | INVX1   | 0.034 | 0.046 |   1.078 |    1.691 | 
     | \tx_core/axi_master /U182            | B v -> Y v                     | OR2X2   | 0.013 | 0.054 |   1.132 |    1.745 | 
     | \tx_core/axi_master /U74             | A v -> Y ^                     | INVX1   | 0.478 | 0.004 |   1.136 |    1.749 | 
     | \tx_core/axi_master /U75             | A ^ -> Y ^                     | AND2X2  | 0.226 | 0.109 |   1.245 |    1.858 | 
     | \tx_core/axi_master /U36             | A ^ -> Y v                     | INVX1   | 0.230 | 0.248 |   1.493 |    2.106 | 
     | \tx_core/axi_master /U1161           | A v -> Y ^                     | INVX8   | 0.249 | 0.134 |   1.627 |    2.240 | 
     | \tx_core/axi_master /U3217           | S ^ -> Y ^                     | MUX2X1  | 0.263 | 0.659 |   2.286 |    2.899 | 
     |                                      | \memif_pdfifo0.f0_wdata [25] ^ |         | 0.263 | 0.001 |   2.287 |    2.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [27] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.285
= Slack Time                    0.615
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.279 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.328 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.421 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.519 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.523 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.674 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.789 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.892 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.942 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.993 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.085 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.250 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2984                         | S v -> Y ^                     | MUX2X1  | 0.218 | 0.649 |   2.284 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [27] ^ |         | 0.218 | 0.001 |   2.285 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [28] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.284
= Slack Time                    0.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.280 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.328 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.422 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.519 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.524 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.675 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.789 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.893 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.943 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.994 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.086 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.251 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2985                         | S v -> Y ^                     | MUX2X1  | 0.241 | 0.648 |   2.283 |    2.898 | 
     |                                                    | \memif_pdfifo2.f0_wdata [28] ^ |         | 0.241 | 0.002 |   2.284 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [30] (^) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RRESP [1]           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.900
- Arrival Time                  2.283
= Slack Time                    0.617
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.064
     = Beginpoint Arrival Time            0.664
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RRESP [1] ^           |         | 0.082 |       |   0.664 |    1.281 | 
     | \tx_core/axi_master /U719                          | B ^ -> Y v                     | NOR3X1  | 0.028 | 0.048 |   0.713 |    1.329 | 
     | \tx_core/axi_master /FE_OFC54_n2890                | A v -> Y v                     | BUFX2   | 0.160 | 0.094 |   0.806 |    1.423 | 
     | \tx_core/axi_master /U42                           | B v -> Y v                     | AND2X1  | 0.010 | 0.097 |   0.904 |    1.521 | 
     | \tx_core/axi_master /U347                          | A v -> Y ^                     | INVX1   | 0.478 | 0.005 |   0.908 |    1.525 | 
     | \tx_core/axi_master /U204                          | C ^ -> Y v                     | AOI21X1 | 0.135 | 0.151 |   1.059 |    1.676 | 
     | \tx_core/axi_master /U86                           | A v -> Y v                     | AND2X2  | 0.142 | 0.114 |   1.173 |    1.790 | 
     | \tx_core/axi_master /U817                          | A v -> Y ^                     | INVX8   | 0.091 | 0.103 |   1.277 |    1.894 | 
     | \tx_core/axi_master /U406                          | A ^ -> Y v                     | INVX4   | 0.056 | 0.050 |   1.327 |    1.944 | 
     | \tx_core/axi_master /U741                          | A v -> Y v                     | BUFX2   | 0.015 | 0.051 |   1.378 |    1.995 | 
     | \tx_core/axi_master /U742                          | A v -> Y v                     | BUFX2   | 0.143 | 0.092 |   1.470 |    2.087 | 
     | \tx_core/axi_master /FE_OFC35_memif_pdfifo2_f0_wri | A v -> Y v                     | BUFX4   | 0.425 | 0.164 |   1.635 |    2.252 | 
     | te                                                 |                                |         |       |       |         |          | 
     | \tx_core/axi_master /U2988                         | S v -> Y ^                     | MUX2X1  | 0.220 | 0.648 |   2.282 |    2.899 | 
     |                                                    | \memif_pdfifo2.f0_wdata [30] ^ |         | 0.220 | 0.001 |   2.283 |    2.900 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 

