#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb  1 00:15:00 2020
# Process ID: 10004
# Current directory: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1
# Command line: vivado.exe -log resizer_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source resizer_wrapper.tcl -notrace
# Log file: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1/resizer_wrapper.vdi
# Journal file: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source resizer_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.cache/ip 
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 303.086 ; gain = 21.406
Command: link_design -top resizer_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_axi_dma_0_0/resizer_axi_dma_0_0.dcp' for cell 'resizer_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_axis_dwidth_converter_0_0/resizer_axis_dwidth_converter_0_0.dcp' for cell 'resizer_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_axis_dwidth_converter_1_0/resizer_axis_dwidth_converter_1_0.dcp' for cell 'resizer_i/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_resize_accel_0_0/resizer_resize_accel_0_0.dcp' for cell 'resizer_i/moments_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_processing_system7_0_0/resizer_processing_system7_0_0.dcp' for cell 'resizer_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_rst_ps7_0_100M_0/resizer_rst_ps7_0_100M_0.dcp' for cell 'resizer_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_xbar_0/resizer_xbar_0.dcp' for cell 'resizer_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_pc_0/resizer_auto_pc_0.dcp' for cell 'resizer_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_xbar_1/resizer_xbar_1.dcp' for cell 'resizer_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_pc_1/resizer_auto_pc_1.dcp' for cell 'resizer_i/axi_interconnect_1/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_us_0/resizer_auto_us_0.dcp' for cell 'resizer_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_us_1/resizer_auto_us_1.dcp' for cell 'resizer_i/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 1012 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_axi_dma_0_0/resizer_axi_dma_0_0.xdc] for cell 'resizer_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_axi_dma_0_0/resizer_axi_dma_0_0.xdc] for cell 'resizer_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_processing_system7_0_0/resizer_processing_system7_0_0.xdc] for cell 'resizer_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_processing_system7_0_0/resizer_processing_system7_0_0.xdc] for cell 'resizer_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_rst_ps7_0_100M_0/resizer_rst_ps7_0_100M_0_board.xdc] for cell 'resizer_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_rst_ps7_0_100M_0/resizer_rst_ps7_0_100M_0_board.xdc] for cell 'resizer_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_rst_ps7_0_100M_0/resizer_rst_ps7_0_100M_0.xdc] for cell 'resizer_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_rst_ps7_0_100M_0/resizer_rst_ps7_0_100M_0.xdc] for cell 'resizer_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_axi_dma_0_0/resizer_axi_dma_0_0_clocks.xdc] for cell 'resizer_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_axi_dma_0_0/resizer_axi_dma_0_0_clocks.xdc] for cell 'resizer_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_us_0/resizer_auto_us_0_clocks.xdc] for cell 'resizer_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_us_0/resizer_auto_us_0_clocks.xdc] for cell 'resizer_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_us_1/resizer_auto_us_1_clocks.xdc] for cell 'resizer_i/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/ip/resizer_auto_us_1/resizer_auto_us_1_clocks.xdc] for cell 'resizer_i/axi_interconnect_1/s01_couplers/auto_us/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.988 ; gain = 582.098
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'resizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'resizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'resizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'resizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'resizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'resizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1313.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1313.328 ; gain = 1010.242
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1313.328 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 236c28ec6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1326.777 ; gain = 13.449

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bd41967e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 45 cells and removed 120 cells
INFO: [Opt 31-1021] In phase Retarget, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: 1c5d280f4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1413.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 237 cells and removed 613 cells
INFO: [Opt 31-1021] In phase Constant propagation, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aa5ce2b6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 580 cells
INFO: [Opt 31-1021] In phase Sweep, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1aa5ce2b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1413.922 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 23c944ff3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1413.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23c944ff3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1413.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              45  |             120  |                                             16  |
|  Constant propagation         |             237  |             613  |                                             15  |
|  Sweep                        |               0  |             580  |                                             78  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             16  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1413.922 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23c944ff3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1413.922 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.211 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 164a46ade

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.393 . Memory (MB): peak = 1802.883 ; gain = 0.000
Ending Power Optimization Task | Checksum: 164a46ade

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1802.883 ; gain = 388.961

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 164a46ade

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1802.883 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1802.883 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17d75b565

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1802.883 ; gain = 489.555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1802.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1/resizer_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file resizer_wrapper_drc_opted.rpt -pb resizer_wrapper_drc_opted.pb -rpx resizer_wrapper_drc_opted.rpx
Command: report_drc -file resizer_wrapper_drc_opted.rpt -pb resizer_wrapper_drc_opted.pb -rpx resizer_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1/resizer_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1802.883 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14ebf7c71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1802.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c874827a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b1ed45a2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b1ed45a2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1802.883 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: b1ed45a2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ceffb188

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1802.883 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 9efa2f43

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1802.883 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c80e0570

Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c80e0570

Time (s): cpu = 00:01:09 ; elapsed = 00:00:50 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12b9230f3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1888d12f3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f865b788

Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1912c6a1e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f5424607

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 149f6fa1b

Time (s): cpu = 00:01:29 ; elapsed = 00:01:08 . Memory (MB): peak = 1802.883 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 149f6fa1b

Time (s): cpu = 00:01:29 ; elapsed = 00:01:08 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19f80aa24

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 19f80aa24

Time (s): cpu = 00:01:42 ; elapsed = 00:01:17 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.893. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1bd746411

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1802.883 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1bd746411

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bd746411

Time (s): cpu = 00:01:43 ; elapsed = 00:01:18 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1bd746411

Time (s): cpu = 00:01:43 ; elapsed = 00:01:19 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1802.883 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 133a01ca3

Time (s): cpu = 00:01:43 ; elapsed = 00:01:19 . Memory (MB): peak = 1802.883 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 133a01ca3

Time (s): cpu = 00:01:43 ; elapsed = 00:01:19 . Memory (MB): peak = 1802.883 ; gain = 0.000
Ending Placer Task | Checksum: 53352242

Time (s): cpu = 00:01:43 ; elapsed = 00:01:19 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:22 . Memory (MB): peak = 1802.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1802.883 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1/resizer_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file resizer_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file resizer_wrapper_utilization_placed.rpt -pb resizer_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file resizer_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1802.883 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 420bc616 ConstDB: 0 ShapeSum: 11295c2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 179b263cf

Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 1802.883 ; gain = 0.000
Post Restoration Checksum: NetGraph: c4aefaa0 NumContArr: b503692f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 179b263cf

Time (s): cpu = 00:01:06 ; elapsed = 00:00:55 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 179b263cf

Time (s): cpu = 00:01:06 ; elapsed = 00:00:55 . Memory (MB): peak = 1802.883 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 179b263cf

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1802.883 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19e0b3e0d

Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1802.883 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.903  | TNS=0.000  | WHS=-0.295 | THS=-213.161|

Phase 2 Router Initialization | Checksum: c84dabb1

Time (s): cpu = 00:01:26 ; elapsed = 00:01:09 . Memory (MB): peak = 1819.875 ; gain = 16.992

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17e5a26e5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:15 . Memory (MB): peak = 1819.875 ; gain = 16.992

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1155
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.665  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bf279d33

Time (s): cpu = 00:01:55 ; elapsed = 00:01:27 . Memory (MB): peak = 1819.875 ; gain = 16.992

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.665  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 141856b1c

Time (s): cpu = 00:01:57 ; elapsed = 00:01:29 . Memory (MB): peak = 1819.875 ; gain = 16.992
Phase 4 Rip-up And Reroute | Checksum: 141856b1c

Time (s): cpu = 00:01:57 ; elapsed = 00:01:29 . Memory (MB): peak = 1819.875 ; gain = 16.992

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 141856b1c

Time (s): cpu = 00:01:57 ; elapsed = 00:01:29 . Memory (MB): peak = 1819.875 ; gain = 16.992

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 141856b1c

Time (s): cpu = 00:01:57 ; elapsed = 00:01:29 . Memory (MB): peak = 1819.875 ; gain = 16.992
Phase 5 Delay and Skew Optimization | Checksum: 141856b1c

Time (s): cpu = 00:01:57 ; elapsed = 00:01:29 . Memory (MB): peak = 1819.875 ; gain = 16.992

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f41da6db

Time (s): cpu = 00:01:59 ; elapsed = 00:01:31 . Memory (MB): peak = 1819.875 ; gain = 16.992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.665  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2052678cd

Time (s): cpu = 00:02:00 ; elapsed = 00:01:31 . Memory (MB): peak = 1819.875 ; gain = 16.992
Phase 6 Post Hold Fix | Checksum: 2052678cd

Time (s): cpu = 00:02:00 ; elapsed = 00:01:31 . Memory (MB): peak = 1819.875 ; gain = 16.992

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.80051 %
  Global Horizontal Routing Utilization  = 5.55029 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d5c83f45

Time (s): cpu = 00:02:00 ; elapsed = 00:01:31 . Memory (MB): peak = 1819.875 ; gain = 16.992

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d5c83f45

Time (s): cpu = 00:02:00 ; elapsed = 00:01:31 . Memory (MB): peak = 1819.875 ; gain = 16.992

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e7207ba7

Time (s): cpu = 00:02:03 ; elapsed = 00:01:34 . Memory (MB): peak = 1819.875 ; gain = 16.992

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.665  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e7207ba7

Time (s): cpu = 00:02:03 ; elapsed = 00:01:35 . Memory (MB): peak = 1819.875 ; gain = 16.992
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:03 ; elapsed = 00:01:35 . Memory (MB): peak = 1819.875 ; gain = 16.992

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:10 ; elapsed = 00:01:39 . Memory (MB): peak = 1819.875 ; gain = 16.992
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1819.875 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1819.875 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1819.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1/resizer_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1819.875 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file resizer_wrapper_drc_routed.rpt -pb resizer_wrapper_drc_routed.pb -rpx resizer_wrapper_drc_routed.rpx
Command: report_drc -file resizer_wrapper_drc_routed.rpt -pb resizer_wrapper_drc_routed.pb -rpx resizer_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1/resizer_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1819.875 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file resizer_wrapper_methodology_drc_routed.rpt -pb resizer_wrapper_methodology_drc_routed.pb -rpx resizer_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file resizer_wrapper_methodology_drc_routed.rpt -pb resizer_wrapper_methodology_drc_routed.pb -rpx resizer_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1/resizer_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1858.984 ; gain = 39.109
INFO: [runtcl-4] Executing : report_power -file resizer_wrapper_power_routed.rpt -pb resizer_wrapper_power_summary_routed.pb -rpx resizer_wrapper_power_routed.rpx
Command: report_power -file resizer_wrapper_power_routed.rpt -pb resizer_wrapper_power_summary_routed.pb -rpx resizer_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
108 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1896.289 ; gain = 37.305
INFO: [runtcl-4] Executing : report_route_status -file resizer_wrapper_route_status.rpt -pb resizer_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file resizer_wrapper_timing_summary_routed.rpt -pb resizer_wrapper_timing_summary_routed.pb -rpx resizer_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file resizer_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file resizer_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file resizer_wrapper_bus_skew_routed.rpt -pb resizer_wrapper_bus_skew_routed.pb -rpx resizer_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 00:20:48 2020...
#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb  1 00:23:53 2020
# Process ID: 8980
# Current directory: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1
# Command line: vivado.exe -log resizer_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source resizer_wrapper.tcl -notrace
# Log file: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1/resizer_wrapper.vdi
# Journal file: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source resizer_wrapper.tcl -notrace
Command: open_checkpoint resizer_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 257.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 989 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.711 ; gain = 17.535
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1291.711 ; gain = 17.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1291.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1291.711 ; gain = 1033.961
INFO: [Memdata 28-167] Found XPM memory block resizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the resizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <resizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <resizer_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <resizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <resizer_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force resizer_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__2 input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__5 input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_63_fu_2809_p2 input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_63_fu_2809_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_83_fu_3202_p2 input resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_83_fu_3202_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__0 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__1 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/temp_1_fu_3046_p2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/temp_1_fu_3046_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/temp_fu_2644_p2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/temp_fu_2644_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_120_fu_4906_p2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_120_fu_4906_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_121_fu_4929_p2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_121_fu_4929_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_63_fu_2809_p2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_63_fu_2809_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_83_fu_3202_p2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_83_fu_3202_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_88_fu_5043_p2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_88_fu_5043_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_90_fu_5047_p2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_90_fu_5047_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_92_fu_5051_p2 output resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_92_fu_5051_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U61/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U62/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U63/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U64/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U65/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U66/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U67/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U68/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U69/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U70/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U71/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U72/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U73/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U74/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U75/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U76/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U77/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U78/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U79/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_eOg_U80/resize_accel_mac_eOg_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U86/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U87/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U88/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U89/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U90/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U91/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U92/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U93/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U94/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/resize_accel_mac_fYi_U95/resize_accel_mac_fYi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_234_1_reg_2617_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_234_1_reg_2617_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_234_2_reg_2742_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_234_2_reg_2742_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_237_1_reg_2622_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_237_1_reg_2622_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_237_2_reg_2747_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_237_2_reg_2747_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_253_1_reg_2642_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_253_1_reg_2642_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_253_2_reg_2767_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_253_2_reg_2767_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_255_1_reg_2647_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_255_1_reg_2647_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_255_2_reg_2772_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_255_2_reg_2772_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_269_1_reg_2667_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_269_1_reg_2667_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_269_2_reg_2792_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_269_2_reg_2792_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_271_1_reg_2672_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_271_1_reg_2672_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_271_2_reg_2797_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_271_2_reg_2797_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_285_1_reg_2692_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_285_1_reg_2692_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_285_2_reg_2817_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_285_2_reg_2817_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_287_1_reg_2697_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_287_1_reg_2697_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_287_2_reg_2822_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_287_2_reg_2822_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_301_1_reg_2717_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_301_1_reg_2717_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_301_2_reg_2842_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_301_2_reg_2842_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_303_1_reg_2722_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_303_1_reg_2722_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_303_2_reg_2847_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/grp_CoreProcessDownArea_fu_1808/tmp_303_2_reg_2847_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__0 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__1 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/mul_fu_4837_p2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__1 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__3 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__4 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__5 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/temp_1_fu_3046_p2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/temp_1_fu_3046_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/temp_fu_2644_p2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/temp_fu_2644_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_119_reg_6770_reg__0 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_119_reg_6770_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_120_fu_4906_p2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_120_fu_4906_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_120_reg_6765_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_120_reg_6765_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_120_reg_6765_reg__1 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_120_reg_6765_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_121_fu_4929_p2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_121_fu_4929_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_63_fu_2809_p2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_63_fu_2809_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_83_fu_3202_p2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_83_fu_3202_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_88_fu_5043_p2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_88_fu_5043_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_88_reg_6831_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_88_reg_6831_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_88_reg_6831_reg__1 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_88_reg_6831_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_90_fu_5047_p2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_90_fu_5047_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_90_reg_6841_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_90_reg_6841_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_90_reg_6841_reg__1 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_90_reg_6841_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_92_fu_5051_p2 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_92_fu_5051_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_92_reg_6851_reg multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_92_reg_6851_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_92_reg_6851_reg__1 multiplier stage resizer_i/moments_0/inst/resize_U0/xFresize60_U0/grp_xFResizeAreaDownScal_fu_60/tmp_92_reg_6851_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 146 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./resizer_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Feb  1 00:25:50 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:20 ; elapsed = 00:01:07 . Memory (MB): peak = 1821.965 ; gain = 530.254
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 00:25:51 2020...
