{"vcs1":{"timestamp_begin":1678155557.048713085, "rt":0.37, "ut":0.16, "st":0.09}}
{"vcselab":{"timestamp_begin":1678155557.483179683, "rt":0.39, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1678155557.926154669, "rt":0.20, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678155556.743311105}
{"VCS_COMP_START_TIME": 1678155556.743311105}
{"VCS_COMP_END_TIME": 1678155558.185489314}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338604}}
{"stitch_vcselab": {"peak_mem": 238944}}
