// Seed: 989222894
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  int  id_6;
  wire id_7;
  assign id_5 = 1;
  assign id_3 = ~id_6;
  final disable id_8;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wand id_5
);
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7
  );
endmodule
