<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=x-ua-compatible content="IE=edge"><title>Bringing Cheaper Dual-Core &amp;amp; More Power Efficient High-End Devices | WinkVibe</title><meta name=generator content="Hugo 0.98.0"><meta name=description content="How do you keep increasing performance in a power constrained environment like a smartphone without decreasing battery life? You can design more efficient microarchitectures, but at some point you’ll run out of steam there. You can transition to newer, more power efficient process technologies but even then progress is very difficult to come by. In the past you could rely on either one of these options to deliver lower power consumption, but these days you have to rely on both - and even then it’s potentially not enough."><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cayman/css/normalize.css><link href="https://fonts.googleapis.com/css?family=Open+Sans:400,700" rel=stylesheet type=text/css><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cayman/css/cayman.css><link rel=apple-touch-icon sizes=180x180 href=./apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=./favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=./favicon-16x16.png><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/katex.min.css integrity=sha384-yFRtMMDnQtDRO8rLpMIKrtPCD5jdktao2TV19YiZYWMDkUR5GQZR/NOVTdquEx1j crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/katex.min.js integrity=sha384-9Nhn55MVVN0/4OFx7EE5kpFBPsEMZxKTCnA+4fqDmg12eCTqGi6+BB2LjY8brQxJ crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/contrib/auto-render.min.js integrity=sha384-kWPLUVMOks5AQFrykwIup5lo0m3iMkkHrD0uJ4H5cjeGihAutqP0yW0J6dpFiVkI crossorigin=anonymous onload=renderMathInElement(document.body)></script></head><body><section class=page-header><h1 class=project-name>WinkVibe</h1><h2 class=project-tagline></h2><nav><a href=./index.html class=btn>Blog</a>
<a href=./sitemap.xml class=btn>Sitemap</a>
<a href=./index.xml class=btn>RSS</a></nav></section><section class=main-content><h1>Bringing Cheaper Dual-Core &amp;amp; More Power Efficient High-End Devices</h1><div><strong>Publish date: </strong>2024-08-06</div><p>How do you keep increasing performance in a power constrained environment like a smartphone without decreasing battery life? You can design more efficient microarchitectures, but at some point you’ll run out of steam there. You can transition to newer, more power efficient process technologies but even then progress is very difficult to come by. In the past you could rely on either one of these options to deliver lower power consumption, but these days you have to rely on both - and even then it’s potentially not enough. Heterogeneous multiprocessing is another option available - put a bunch of high performance cores alongside some low performance but low power cores and switch between them as necessary.</p><p class=p1><span class=s1><a href=#>NVIDIA recently revealed</a>&nbsp;it was doing something similar to this with its upcoming Tegra 3 (Kal-El) SoC. NVIDIA outfitted its next-generation SoC with five CPU cores, although only a maximum of four are visible to the OS. If you’re running light tasks (background checking for email, SMS/MMS, twitter updates while your phone is locked) then a single low power Cortex A9 core services those needs while the higher performance A9s remain power gated. Request more of the OS (e.g. unlock your phone and load a webpage) and the low power A9 goes to sleep and the 4 high performance cores wake up.&nbsp;</span></p><p class=p1>While NVIDIA’s solution uses identical cores simply built using different transistors (LP vs. G), the premise doesn’t change if you move to physically different cores. For NVIDIA, ARM didn’t really have a suitable low power core thus it settled on a lower power Cortex A9. Today, ARM is expanding the Cortex family to include a low power core that can either be used by itself or as an ISA-compatible companion core in Cortex A15 based SoCs. It’s called the ARM Cortex A7.</p><h2 class=p1><span class=s1><b>Architecture</b></span></h2><p class=p1><span class=s1>Starting with the Cortex A9, ARM moved to an out-of-order execution core (instructions can be reordered around dependencies for improved parallelism) - a transition that we saw in the x86 space back in the days of the Pentium Pro. The Cortex A15 continues the trend as an OoO core but increases the width of the machine. The Cortex A7 however takes a step back and is another simple in-order core capable of issuing up to two instructions in parallel. This should sound a lot like the Cortex A8, however the A7 is different in a number of areas.</span></p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/4991/ScreenShot2011-10-19at12.30.41PM_575px.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p class=p1><span class=s1>The A8 is a very old design with work originally beginning on the core in 2003. Although ARM offered easily synthesizable versions of the core, in order to hit higher clock speeds you needed to include a lot of custom logic. The custom design requirements on A8 not only lengthened time to market but also increased development costs, limiting the A8’s overall reach. The Cortex A7 on the other hand would have to be fully synthesizable while being able to deliver good performance. ARM could leverage process technology advancements over the past few years to deliver clock speed and competitive power consumption, but it needed a revised architecture to meet the cost and time to market requirements.</span></p><p class=p1><span class=s1>The Cortex A7 features an 8-stage integer pipeline and is capable of dual-issue. Unlike the Cortex A8 however, the A7 cannot dual-issue floating point or NEON instructions. There are other instructions that turn the A7 into a single-issue machine as well. The integer execution cluster is quite similar to the Cortex A8, although the FPU is fully pipelined and more compact than its older brother.&nbsp;</span></p><p class=p1><span class=s1>Limiting issue width for more complex instructions helps keep die size in check, which was a definite goal for the core. ARM claims a single Cortex A7 core will measure only 0.5mm2 on a 28nm process. On an equivalent process node ARM expects customers will be able to implement an A7 in 1/3 - 1/2 the die area of a Cortex A8. As a reference, an A9 core uses about the same (if not a little less) die area as an A8 while an A15 is a bit bigger than both.</span></p><table align=center border=0 cellpadding=0 cellspacing=1 width=575><tbody readability=1><tr class=tgrey><td align=center colspan=10>Architecture Comparison</td></tr><tr class=tlblue><td width=120>&nbsp;</td><td align=center valign=middle width=85>ARM11</td><td align=center valign=middle width=85>ARM Cortex A7</td><td align=center valign=middle width=85>ARM Cortex A8</td><td align=center valign=middle width=85>ARM Cortex A9</td><td align=center valign=middle width=85>Qualcomm Scorpion</td><td align=center valign=middle width=85>Qualcomm Krait</td></tr><tr><td class=tlgrey>Decode</td><td align=center valign=middle>single-issue</td><td align=center valign=middle>partial dual-issue</td><td align=center valign=middle>2-wide</td><td align=center valign=middle>2-wide</td><td align=center valign=middle>2-wide</td><td align=center valign=middle>3-wide</td></tr><tr><td class=tlgrey>Pipeline Depth</td><td align=center valign=middle>8 stages</td><td align=center valign=middle>8 stages</td><td align=center valign=middle>13 stages</td><td align=center valign=middle>8 stages</td><td align=center valign=middle>10 stages</td><td align=center valign=middle>11 stages</td></tr><tr><td class=tlgrey>Out of Order Execution</td><td align=center valign=middle>N</td><td align=center valign=middle>N</td><td align=center valign=middle>N</td><td align=center valign=middle>Y</td><td align=center valign=middle>Partial</td><td align=center valign=middle>Y</td></tr><tr><td class=tlgrey>Pipelined FPU</td><td align=center valign=middle>Y</td><td align=center valign=middle>Y</td><td align=center valign=middle>N</td><td align=center valign=middle>Y</td><td align=center valign=middle>Y</td><td align=center valign=middle>Y</td></tr><tr readability=2><td class=tlgrey>NEON</td><td align=center valign=middle>N/A</td><td align=center valign=middle>Y (64-bit wide)</td><td align=center valign=middle>Y (64-bit wide)</td><td align=center valign=middle>Optional MPE (64-bit wide)</td><td align=center valign=middle>Y (128-bit wide)</td><td align=center valign=middle>Y (128-bit wide)</td></tr><tr><td class=tlgrey>Process Technology</td><td align=center valign=middle>90nm</td><td align=center valign=middle>40nm/28m</td><td align=center valign=middle>65nm/45nm</td><td align=center valign=middle>40nm</td><td align=center valign=middle>40nm</td><td align=center valign=middle>28nm</td></tr><tr><td class=tlgrey>Typical Clock Speeds</td><td align=center valign=middle>412MHz</td><td align=center valign=middle>1.5GHz (28nm)</td><td align=center valign=middle>600MHz/1GHz</td><td align=center valign=middle>1.2GHz</td><td align=center valign=middle>1GHz</td><td align=center valign=middle>1.5GHz</td></tr></tbody></table><p>Despite the limited dual issue capabilities, ARM is hoping for better performance per clock and better overall performance out of the Cortex A7 compared to the Cortex A8. Branch prediction performance is improved partly by using a more modern predictor, and partly because the shallower pipeline lessens the mispredict penalty. The Cortex A7 features better prefetching algorithms to help improve efficiency. ARM also includes a very low latency L2 cache (10 cycles) with its Cortex A7 design, although actual latency can be configured by the partner during implementation.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/4991/ScreenShot2011-10-19at12.30.25PM_575px.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p class=p1><span class=s1>Note that in decoding bound scenarios, the Cortex A7 will offer the same if not lower performance than a Cortex A8 due to its limited dual-issue capabilities. The mildly useful DMIPS/MHz ratings of ARM’s various cores are below:</span></p><table align=center border=0 cellpadding=0 cellspacing=1 width=575><tbody readability=1><tr class=tgrey readability=2><td align=center colspan=10>Estimated Core Performance</td></tr><tr class=tlblue><td width=120>&nbsp;</td><td align=center valign=middle width=85>ARM11</td><td align=center valign=middle width=85>ARM Cortex A7</td><td align=center valign=middle width=85>ARM Cortex A8</td><td align=center valign=middle width=85>ARM Cortex A9</td><td align=center valign=middle width=85>Qualcomm Scorpion</td><td align=center valign=middle width=85>Qualcomm Krait</td></tr><tr><td class=tlgrey>DMIPS/MHz</td><td align=center valign=middle>1.25</td><td align=center valign=middle>1.9</td><td align=center valign=middle>2.0</td><td align=center valign=middle>2.5</td><td align=center valign=middle>2.1</td><td align=center valign=middle>3.3</td></tr></tbody></table><p>The big news is the Cortex A7 is 100% ISA compatible with the Cortex A15, this includes the new virtualization instructions, integer divide support and 40-bit memory addressing. Any code running on an A15 can run on a Cortex A7, just slower. This is a very important feature as it enables SoC vendors to build chips with both Cortex A7 and Cortex A15 cores, switching between them depending on workload requirements. ARM calls this a big.LITTLE configuration.</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZIF6hZBomKulo2KwsL7Tnq9mmWdir7O1zaCgp59dmLWmrc%2BeqWacpZa5pLvRnmSmp6KaerG71p6pZp2Wm7aktcSnq2agmZy1prrDZpuerpmYsrQ%3D</p><footer class=site-footer><span class=site-footer-credits>Made with <a href=https://gohugo.io/>Hugo</a>. © 2022. All rights reserved.</span></footer></section><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://iklan.listspress.com/floating.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://iklan.listspress.com/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>