set verilog_files {\
	clk_40MHz.v\
	vga_controller.v\
	vga_main.v\
}

set clk clk

set top_des_name vga_main

set dont_touch_module_name TSC
