$date
	Sun Oct 23 01:41:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1028749
b111 !
1"
#1028750
b111 &
b111 %
1$
#1028751
0"
#1028754
b10110 &
b10110 %
#1028758
b1011 &
b1011 %
#1028762
b100010 &
b100010 %
#1028766
b10001 &
b10001 %
#1028770
b110100 &
b110100 %
#1028774
b11010 &
b11010 %
#1028778
b1101 &
b1101 %
#1028782
b101000 &
b101000 %
#1028786
b10100 &
b10100 %
#1028790
b1010 &
b1010 %
#1028794
b101 &
b101 %
#1028798
b10000 &
b10000 %
#1028802
b1000 &
b1000 %
#1028806
b100 &
b100 %
#1028810
b10 &
b10 %
#1028814
b1 &
1#
b1 %
#1028818
b0 &
b0 %
0#
0$
#1991732
b11000 !
1"
#1991734
b11000 &
b11000 %
1$
#1991735
0"
#1991738
b1100 &
b1100 %
#1991742
b110 &
b110 %
#1991746
b11 &
b11 %
#1991750
b1010 &
b1010 %
#1991754
b101 &
b101 %
#1991758
b10000 &
b10000 %
#1991762
b1000 &
b1000 %
#1991766
b100 &
b100 %
#1991770
b10 &
b10 %
#1991774
b1 &
1#
b1 %
#1991778
b0 &
b0 %
0#
0$
#2996143
b1 !
1"
#2996146
b1 &
b1 %
1$
#2996147
0"
#2996150
1#
#2996154
b0 &
b0 %
0#
0$
#4500012
