Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jul 31 21:19:24 2024
| Host         : LAPTOP-5IM3UC4N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_4_wrapper_control_sets_placed.rpt
| Design       : design_4_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   642 |
|    Minimum number of control sets                        |   642 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   545 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   642 |
| >= 0 to < 4        |    75 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |   256 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     7 |
| >= 16              |   211 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             562 |          173 |
| No           | No                    | Yes                    |              84 |           24 |
| No           | Yes                   | No                     |             758 |          303 |
| Yes          | No                    | No                     |           14663 |         2292 |
| Yes          | No                    | Yes                    |             120 |           17 |
| Yes          | Yes                   | No                     |           11100 |         1922 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                                Enable Signal                                                                                                                                                |                                                                                                                                               Set/Reset Signal                                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                             |                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                1 |              1 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                     | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                     | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg                                                                                                                         |                1 |              1 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                               | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                              |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                   | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                         |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                    | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_empty_new0                                                                                     |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                                                         | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty0                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                         | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                                                      | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_empty0                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_error_reg_1                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                                                      |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                                                          | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_empty0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                       | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs[1]_i_2_n_0                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                         | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                                                         | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/regslice_both_input_V_last_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                     | design_4_i/sha256d_0/inst/regslice_both_input_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_clr                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                   |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                     | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                    |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                    | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]_0                                                                                                                                                                                              | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0                                                                                                                                   |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0_n_0                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                                                | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/regslice_both_output_V_last_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                    | design_4_i/sha256d_0/inst/regslice_both_output_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/regslice_both_output_V_last_V_U/obuf_inst/p_0_in                                                                                                                                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/regslice_both_input_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                    | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0                                                                                                                                    | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                              |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                    |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                  | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                           | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[2]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                   | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                                               | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                      | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                          | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_coelsc_tag_reg1                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                     | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                                                  | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[2]_i_1_n_0                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                                                | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[2]_i_1_n_0                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/QUEUE_COUNT.cmnds_queued_shift[3]_i_2_n_0                                                                                                                                     | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                       | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                                                                    | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                             | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                   | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                            | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                     | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                             | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                             | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                       | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                       | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                                                                          | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/rst_ps8_1_149M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                            |                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                         | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                              | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              5 |         1.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                       | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                              | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                                                | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                 | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                   | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                   | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                4 |              5 |         1.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/rst_ps8_1_149M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                 | design_4_i/rst_ps8_1_149M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_6[0]                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                            | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                          |                2 |              6 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                              | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                       |                2 |              6 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2[0]                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                   | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_4[0]                                                                                                                                     | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                                       |                3 |              7 |         2.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                    |                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_8[0]                                                                                                                                     | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                                       |                3 |              7 |         2.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[134]_i_1_n_0                                                                                                              |                1 |              7 |         7.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                       | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/i6_2_reg_14790                                                                                                                                                                                                                                                                    | design_4_i/sha256d_0/inst/i6_2_reg_1479                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                                            | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[6]_i_1_n_0                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                            | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                          |                4 |              7 |         1.75 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                   | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                             |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[423]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[29].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[959]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[30].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[967]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[383]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[367]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[30].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[983]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[31].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[1015]_i_1_n_0                                                   | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[31].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[1007]_i_1_n_0                                                   | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[30].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[975]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[31].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[999]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[30].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[991]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[31].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[1023]_i_2_n_0                                                   | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[407]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[351]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_1_fu_7820                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                       | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[28].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[919]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[29].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[951]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[29].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[943]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[28].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[927]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[28].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[903]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[295]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[29].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[935]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[28].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[911]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                          | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rlast_0[0]                                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[319]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1[0]                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_1[0]                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[25].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[831]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                      | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                                       | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1[0]                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg[0]                                                                                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_5[0]                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_0[0]                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                                                                        | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_3[0]                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_53_fu_7340                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1_n_0                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                               | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                               | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                                                     |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_54_fu_7380                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_3_fu_7900                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_10_fu_8180                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                                                 |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                                     | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                          |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                       | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                         | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axi.read_cs_reg[0][0]                                                                                                                                                                                                | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_48_fu_7140                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_13_fu_8300                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_58_fu_7540                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_55_fu_7420                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_49_fu_7180                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_56_fu_7460                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_9_fu_5580                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_63_fu_7740                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_43_fu_6940                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_50_fu_7220                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_7_fu_8060                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_11_fu_8220                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_9_fu_8140                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_6_fu_8020                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_6_fu_5460                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_46_fu_7060                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_4_fu_5380                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_12_fu_8260                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_5_fu_5420                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_47_fu_7100                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_4_fu_7940                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_0_fu_7780                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_62_fu_7700                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_57_fu_7500                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_5_fu_7980                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_7_fu_5500                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_51_fu_7260                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_61_fu_7660                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                                  | design_4_i/sha256d_0/inst/regslice_both_input_V_data_V_U/obuf_inst/odata_reg[640]_1[0]                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_59_fu_7580                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_2_fu_7860                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_22_fu_6100                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_13_fu_5740                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_23_fu_6140                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_24_fu_6180                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_15_fu_5820                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_25_fu_6220                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_19_fu_5980                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_1_fu_5260                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_26_fu_6260                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_29_fu_6380                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_14_fu_5780                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_17_fu_5900                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_27_fu_6300                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_11_fu_5660                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_20_fu_6020                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_28_fu_6340                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_10_fu_5620                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_12_fu_5700                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_16_fu_5860                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_18_fu_5940                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_0_fu_5220                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_21_fu_6060                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_35_fu_6620                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_2_fu_5300                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_40_fu_6820                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_42_fu_6900                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_45_fu_7020                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_39_fu_6780                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_30_fu_6420                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_34_fu_6580                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_37_fu_6700                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_33_fu_6540                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_3_fu_5340                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_41_fu_6860                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_32_fu_6500                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_38_fu_6740                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_44_fu_6980                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_36_fu_6660                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_31_fu_6460                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_52_fu_7300                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_8_fu_8100                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_15_fu_8380                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_1_14_fu_8340                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_60_fu_7620                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/data_0_8_fu_5540                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[503]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[487]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[495]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[463]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[16].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[527]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[16].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[535]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[16].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[543]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[17].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[559]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[16].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[519]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[17].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[551]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[17].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[567]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[18].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[583]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[18].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[599]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[18].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[607]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[18].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[591]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[17].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[575]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[19].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[615]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[19].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[623]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[19].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[639]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[19].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[631]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[20].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[663]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[21].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[679]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[20].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[655]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[20].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[647]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[20].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[671]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[22].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[719]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[22].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[727]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[22].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[711]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[21].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[695]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[21].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[687]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[21].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[703]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[23].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[751]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[23].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[767]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[23].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[759]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[23].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[743]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[22].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[735]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[24].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[775]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[25].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[823]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[24].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[799]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[24].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[791]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[25].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[815]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[25].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[807]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[24].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[783]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[26].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[847]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[26].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[839]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[26].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[855]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[26].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[863]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[27].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[879]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[27].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[871]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[27].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[895]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[27].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[887]_i_1_n_0                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                6 |              9 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_2[0]                                                                                                                                     | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                                       |                2 |              9 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                4 |              9 |         2.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                1 |              9 |         9.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/SR[0]                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_5[0]                                                                                                                                     | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                                       |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_3[0]                                                                                                                                     | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                                       |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/regslice_both_input_V_data_V_U/obuf_inst/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/regslice_both_input_V_data_V_U/obuf_inst/ireg01_out                                                                                                                                                                                                                               | design_4_i/sha256d_0/inst/regslice_both_input_V_data_V_U/obuf_inst/ap_CS_fsm_reg[0]                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/regslice_both_input_V_data_V_U/obuf_inst/p_0_in                                                                                                                                                                                                                                   | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_1[0]                                                                                                                                     | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                                       |                2 |              9 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_6[0]                                                                                                                                     | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                                       |                2 |              9 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_2_n_0                                                                                                                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[7]_i_1_n_0                                                                                                                                                                     |                5 |              9 |         1.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                                                        | design_4_i/sha256d_0/inst/i23_0_reg_1711                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_7[0]                                                                                                                                     | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                                       |                3 |              9 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                1 |              9 |         9.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg                                                                                                                                         | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                4 |             10 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                1 |             10 |        10.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                       | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             10 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                1 |             10 |        10.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                8 |             10 |         1.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                       | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             10 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                1 |             10 |        10.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                2 |             10 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                         | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                2 |             10 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                         | design_4_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                              | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                2 |             10 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                1 |             10 |        10.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                       | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                1 |             10 |        10.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                     | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                1 |             10 |        10.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                         | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                            |                3 |             12 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                3 |             12 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                3 |             12 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                4 |             12 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                            |                2 |             12 |         6.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                          |                3 |             12 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                              |                                                                                                                                                                                                                                                                                                              |                1 |             13 |        13.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_1                                                                                                                                      | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                     |                3 |             13 |         4.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                6 |             14 |         2.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                6 |             14 |         2.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                        | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                5 |             14 |         2.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                         | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                    |                2 |             15 |         7.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                                       | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                                                 | design_4_i/sha256d_0/inst/or_ln82_5_11_reg_19582[23]_i_1_n_4                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                       | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    |                                                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/s2mm_all_idle                                                                                                                                                                                                     | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/i18_2_reg_15840                                                                                                                                                                                                                                                                   | design_4_i/sha256d_0/inst/i18_2_reg_1584                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                5 |             17 |         3.40 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                6 |             17 |         2.83 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                                               | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                                | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |             17 |         4.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[37][0]                                                                                                                             | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                7 |             18 |         2.57 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                6 |             19 |         3.17 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                7 |             19 |         2.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                7 |             19 |         2.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                9 |             20 |         2.22 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                         |                                                                                                                                                                                                                                                                                                              |                3 |             20 |         6.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                           | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                4 |             21 |         5.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                  |               13 |             23 |         1.77 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                         |                3 |             23 |         7.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                         | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |               11 |             23 |         2.09 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                           |                                                                                                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                9 |             25 |         2.78 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                                                                              |                2 |             25 |        12.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                       |                                                                                                                                                                                                                                                                                                              |                3 |             25 |         8.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                             | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                        | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               13 |             26 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                    | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                                                         | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                9 |             26 |         2.89 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                                                                                                                                                                              |                2 |             26 |        13.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2[0]                                                                                                                                                                     | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                                                         | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                6 |             26 |         4.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_0[0]                                                                                                                                                                                         | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               11 |             26 |         2.36 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                                                                         | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               13 |             26 |         2.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                                                              |                2 |             26 |        13.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                            | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               10 |             26 |         2.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               16 |             26 |         1.62 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                8 |             26 |         3.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                               | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                              |                2 |             26 |        13.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                              |                                                                                                                                                                                                                                                                                                              |                6 |             26 |         4.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               20 |             26 |         1.30 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                           | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               12 |             27 |         2.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                           | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               12 |             27 |         2.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                          | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |                5 |             27 |         5.40 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                                                        | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               10 |             27 |         2.70 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                       |                5 |             27 |         5.40 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                           | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                  |                5 |             27 |         5.40 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0                                                                                                      | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |                6 |             28 |         4.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                                                      | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               13 |             28 |         2.15 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                           | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                  |                6 |             28 |         4.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                              | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                                       |                3 |             29 |         9.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               10 |             29 |         2.90 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                             | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                5 |             29 |         5.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I_0                                                                                                                                              | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                6 |             29 |         4.83 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                                                      | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                9 |             29 |         3.22 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                                                                 | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                          |                4 |             30 |         7.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |               12 |             30 |         2.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                         | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                       |                9 |             30 |         3.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                                      | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2                                                                                                                                                  |                5 |             30 |         6.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                    | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                9 |             31 |         3.44 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                                      | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                                                                |                9 |             31 |         3.44 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                                                          | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |                9 |             31 |         3.44 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                                        |                6 |             31 |         5.17 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                                                 | design_4_i/sha256d_0/inst/or_ln82_5_12_reg_19587[31]_i_1_n_4                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                                                                                  | design_4_i/sha256d_0/inst/or_ln82_5_9_reg_19544[31]_i_1_n_4                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                      | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                         |               10 |             32 |         3.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg                                                                                                                         |                7 |             32 |         4.57 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                                      | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                           | design_4_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/tmp_51_reg_207660                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                    | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                         |               10 |             32 |         3.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |               13 |             33 |         2.54 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                                                  | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                                        |                8 |             33 |         4.12 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               16 |             34 |         2.12 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                     | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               20 |             35 |         1.75 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                      | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                         |                9 |             36 |         4.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                      |                                                                                                                                                                                                                                                                                                              |                3 |             37 |        12.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                          |                                                                                                                                                                                                                                                                                                              |               11 |             37 |         3.36 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        |                                                                                                                                                                                                                                                                                                              |                3 |             38 |        12.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                              |                9 |             38 |         4.22 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |               17 |             38 |         2.24 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |               13 |             38 |         2.92 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |                8 |             39 |         4.88 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |                9 |             39 |         4.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                        |                5 |             40 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                                                                                                                              |                3 |             41 |        13.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                                                                                                                              |                3 |             42 |        14.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                          |               12 |             44 |         3.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                                                     | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               27 |             44 |         1.63 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                               | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                     |                4 |             44 |        11.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/HIGH_STREAM_WIDTH_REG_GEN.sig_input_addr_reg1_reg0                                                                                                                                         |               10 |             44 |         4.40 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_push_block_reg                                                                                                                                    |                                                                                                                                                                                                                                                                                                              |                6 |             44 |         7.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_push_block_reg                                                                                                                                      |                                                                                                                                                                                                                                                                                                              |                7 |             44 |         6.29 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                   | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                        |                4 |             45 |        11.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                  | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_btt_cntr0                                                                                                                                                                                                            |                7 |             46 |         6.57 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |               21 |             46 |         2.19 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                                                   | design_4_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                   |               20 |             46 |         2.30 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |               18 |             46 |         2.56 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_0[0]                                                                                                                                     | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |               10 |             47 |         4.70 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                 | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |                9 |             47 |         5.22 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                              |                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                |                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                              | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               12 |             56 |         4.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |               18 |             56 |         3.11 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                                              | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               14 |             57 |         4.07 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                    | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               27 |             64 |         2.37 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                  | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               26 |             64 |         2.46 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_10[0]                                                                                                                                 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               40 |             64 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_4[0]                                                                                                                                  | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               34 |             64 |         1.88 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_2[0]                                                                                                                                  | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               33 |             64 |         1.94 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_13[0]                                                                                                                                 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               40 |             64 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_9[0]                                                                                                                                  | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               40 |             64 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_11[0]                                                                                                                                 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               41 |             64 |         1.56 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_7[0]                                                                                                                                  | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               38 |             64 |         1.68 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_5[0]                                                                                                                                  | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               39 |             64 |         1.64 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_12[0]                                                                                                                                 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               40 |             64 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_6[0]                                                                                                                                  | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               38 |             64 |         1.68 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_8[0]                                                                                                                                  | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               38 |             64 |         1.68 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_14[0]                                                                                                                                 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               40 |             64 |         1.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                                                                                  | design_4_i/sha256d_0/inst/or_ln82_5_s_reg_19560[31]_i_1_n_4                                                                                                                                                                                                                                                  |               23 |             64 |         2.78 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |               13 |             64 |         4.92 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                                                  | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               33 |             64 |         1.94 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |               13 |             64 |         4.92 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_3[0]                                                                                                                                  | design_4_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                       |               34 |             64 |         1.88 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                    | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |               21 |             66 |         3.14 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               25 |             66 |         2.64 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                                                                   | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |               11 |             66 |         6.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                         |                                                                                                                                                                                                                                                                                                              |               11 |             67 |         6.09 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                              |               18 |             67 |         3.72 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                              |               18 |             67 |         3.72 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                              |               11 |             67 |         6.09 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/ps8_1_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |               11 |             70 |         6.36 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0                                                                                                                          | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                                                |               26 |             82 |         3.15 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                   | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                                                |               28 |             82 |         2.93 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                    | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit1_out                                                                                                                                                                                                                             |               33 |             87 |         2.64 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_MM2S.queue_empty_new_reg[0]                                                                     | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit1_out                                                                                                                                                                                                                             |               27 |             87 |         3.22 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                          |               29 |             90 |         3.10 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |               35 |             96 |         2.74 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_NS_fsm1145_out                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               23 |             96 |         4.17 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/we01                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                              |               31 |            106 |         3.42 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                     |                                                                                                                                                                                                                                                                                                              |               25 |            108 |         4.32 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               23 |            112 |         4.87 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |               39 |            128 |         3.28 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |               25 |            128 |         5.12 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                              |               26 |            128 |         4.92 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               40 |            129 |         3.22 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[1023]_i_1__1_n_0                                                                                                                                                                          | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               40 |            129 |         3.22 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                               |                                                                                                                                                                                                                                                                                                              |               30 |            130 |         4.33 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                    | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                       |               43 |            133 |         3.09 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |               54 |            136 |         2.52 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |               39 |            138 |         3.54 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           |                                                                                                                                                                                                                                                                                                              |               10 |            138 |        13.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                      |                                                                                                                                                                                                                                                                                                              |               29 |            148 |         5.10 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] |                                                                                                                                                                                                                                                                                                              |               10 |            160 |        16.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state15                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               40 |            192 |         4.80 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               38 |            192 |         5.05 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state12                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               29 |            192 |         6.62 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               60 |            192 |         3.20 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               54 |            224 |         4.15 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               43 |            224 |         5.21 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state45                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               36 |            256 |         7.11 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_NS_fsm1                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                              |               65 |            256 |         3.94 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               59 |            256 |         4.34 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                           |                                                                                                                                                                                                                                                                                                              |               52 |            256 |         4.92 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/b_2_reg_15950                                                                                                                                                                                                                                                                     | design_4_i/sha256d_0/inst/b_2_reg_1595                                                                                                                                                                                                                                                                       |               34 |            256 |         7.53 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/h_1_reg_1560                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                              |               57 |            256 |         4.49 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                    | design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                                                                    |               54 |            257 |         4.76 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/regslice_both_output_V_data_V_U/obuf_inst/p_0_in                                                                                                                                                                                                                                  | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |               52 |            257 |         4.94 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state38                                                                                                                                                                                                                                                                 | design_4_i/sha256d_0/inst/a_reg_1456                                                                                                                                                                                                                                                                         |               33 |            258 |         7.82 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_0                                                                               |               22 |            263 |        11.95 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                           |                                                                                                                                                                                                                                                                                                              |               20 |            266 |        13.30 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             | design_4_i/rst_ps8_1_149M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                           |              117 |            266 |         2.27 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                    |               80 |            273 |         3.41 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                                                                             | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[1023]_i_1__2_n_0                                                                                                                                                          |               98 |            325 |         3.32 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state20                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               62 |            384 |         6.19 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |              107 |            385 |         3.60 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state42                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |               56 |            448 |         8.00 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                              |              173 |            563 |         3.25 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state39                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |              123 |            704 |         5.72 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state19                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |              161 |            736 |         4.57 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state40                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |              200 |            832 |         4.16 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |              185 |            864 |         4.67 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/sha256d_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                              |              188 |            896 |         4.77 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[1023]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                              |              212 |           1024 |         4.83 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                              |              211 |           1024 |         4.85 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                       |                                                                                                                                                                                                                                                                                                              |              217 |           1027 |         4.73 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0[0]                                                                                                 |                                                                                                                                                                                                                                                                                                              |              228 |           1027 |         4.50 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                                           | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |              241 |           1162 |         4.82 |
|  design_4_i/zynq_ultra_ps_e_1/inst/pl_clk1 | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                       | design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                     |              242 |           1162 |         4.80 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


