Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: vgacontroller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgacontroller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgacontroller"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : vgacontroller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/whittero/vganew/pxLineCounterssync.v" into library work
Parsing module <pxLineCounterssync>.
Analyzing Verilog file "/home/whittero/vganew/colorgen.v" into library work
Parsing module <colorgen>.
Analyzing Verilog file "/home/whittero/vganew/vgacontroller.v" into library work
Parsing module <vgacontroller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vgacontroller>.

Elaborating module <IBUFG>.

Elaborating module <BUFG>.

Elaborating module <pxLineCounterssync>.

Elaborating module <colorgen>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vgacontroller>.
    Related source file is "/home/whittero/vganew/vgacontroller.v".
    Summary:
	no macro.
Unit <vgacontroller> synthesized.

Synthesizing Unit <pxLineCounterssync>.
    Related source file is "/home/whittero/vganew/pxLineCounterssync.v".
        pxCount = 800
        HbackPorch = 48
        HfrontPorch = 704
        Hsync = 800
        lineCount = 525
        VbackPorch = 33
        VfrontPorch = 523
        Vsync = 525
    Found 11-bit register for signal <pixelCounter>.
    Found 1-bit register for signal <hsync>.
    Found 11-bit register for signal <lineCounter>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <bright>.
    Found 2-bit register for signal <pixelstate>.
    Found 2-bit adder for signal <pixelstate[1]_GND_4_o_add_1_OUT> created at line 50.
    Found 11-bit adder for signal <pixelCounter[10]_GND_4_o_add_8_OUT> created at line 78.
    Found 11-bit adder for signal <lineCounter[10]_GND_4_o_add_14_OUT> created at line 99.
    Found 11-bit comparator lessequal for signal <n0019> created at line 106
    Found 11-bit comparator lessequal for signal <n0021> created at line 106
    Found 11-bit comparator lessequal for signal <n0024> created at line 107
    Found 11-bit comparator lessequal for signal <n0027> created at line 107
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <pxLineCounterssync> synthesized.

Synthesizing Unit <colorgen>.
    Related source file is "/home/whittero/vganew/colorgen.v".
        black = 8'b00000000
        white = 8'b11111111
        red = 8'b11100000
        green = 8'b00011100
        blue = 8'b00000011
WARNING:Xst:647 - Input <linecount<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <linecount<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <rgb>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <colorgen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 2
 2-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 3
 11-bit register                                       : 2
 2-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 4
 11-bit comparator lessequal                           : 4
# Multiplexers                                         : 6
 11-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pxLineCounterssync>.
The following registers are absorbed into counter <pixelstate>: 1 register on signal <pixelstate>.
The following registers are absorbed into counter <pixelCounter>: 1 register on signal <pixelCounter>.
Unit <pxLineCounterssync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 2
# Counters                                             : 2
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Comparators                                          : 4
 11-bit comparator lessequal                           : 4
# Multiplexers                                         : 6
 11-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vgacontroller> ...

Optimizing unit <pxLineCounterssync> ...

Optimizing unit <colorgen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgacontroller, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vgacontroller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 106
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 9
#      LUT3                        : 10
#      LUT4                        : 9
#      LUT5                        : 8
#      LUT6                        : 45
#      MUXCY                       : 10
#      XORCY                       : 11
# FlipFlops/Latches                : 35
#      FD                          : 3
#      FDE                         : 23
#      FDR                         : 9
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 11
#      IBUFG                       : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  18224     0%  
 Number of Slice LUTs:                   84  out of   9112     0%  
    Number used as Logic:                84  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     84
   Number with an unused Flip Flop:      49  out of     84    58%  
   Number with an unused LUT:             0  out of     84     0%  
   Number of fully used LUT-FF pairs:    35  out of     84    41%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
extclock                           | IBUFG+BUFG             | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.816ns (Maximum Frequency: 171.939MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'extclock'
  Clock period: 5.816ns (frequency: 171.939MHz)
  Total number of paths / destination ports: 1517 / 67
-------------------------------------------------------------------------
Delay:               5.816ns (Levels of Logic = 4)
  Source:            VHposition/pixelCounter_2 (FF)
  Destination:       VHposition/bright (FF)
  Source Clock:      extclock rising
  Destination Clock: extclock rising

  Data Path: VHposition/pixelCounter_2 to VHposition/bright
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   0.994  VHposition/pixelCounter_2 (VHposition/pixelCounter_2)
     LUT3:I0->O           14   0.235   1.235  VHposition/GND_4_o_pixelCounter[10]_LessThan_19_o1121 (VHposition/GND_4_o_pixelCounter[10]_LessThan_19_o112)
     LUT6:I4->O           17   0.250   1.209  VHposition/GND_4_o_GND_4_o_equal_6_o<10> (VHposition/GND_4_o_GND_4_o_equal_6_o)
     LUT6:I5->O            1   0.254   0.790  VHposition/GND_4_o_lineCounter[10]_AND_3_o5 (VHposition/GND_4_o_lineCounter[10]_AND_3_o5)
     LUT6:I4->O            1   0.250   0.000  VHposition/GND_4_o_lineCounter[10]_AND_3_o8 (VHposition/GND_4_o_lineCounter[10]_AND_3_o)
     FDE:D                     0.074          VHposition/bright
    ----------------------------------------
    Total                      5.816ns (1.588ns logic, 4.228ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'extclock'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            VHposition/hsync (FF)
  Destination:       hsync (PAD)
  Source Clock:      extclock rising

  Data Path: VHposition/hsync to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.725  VHposition/hsync (VHposition/hsync)
     OBUF:I->O                 2.912          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock extclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
extclock       |    5.816|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.90 secs
 
--> 


Total memory usage is 389360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

