// Seed: 3577088799
macromodule module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    input tri id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    output supply1 id_14,
    input supply1 id_15,
    input supply0 id_16,
    output supply0 id_17,
    input tri0 id_18,
    input wor id_19,
    output wand id_20,
    input supply0 id_21
);
  wire id_23;
  wire id_24;
  wire id_25, id_26;
endmodule
module module_1 (
    inout tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    input tri1 id_4
);
  module_0(
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_0,
      id_4,
      id_3,
      id_4,
      id_2,
      id_1,
      id_3,
      id_0,
      id_0,
      id_4,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3
  );
  wire id_6;
  wire id_7;
  tri0 id_8;
  wire id_9;
  assign id_8 = id_2;
  wire id_10;
endmodule
