/*
Copyright 2022 The Katalyst Authors.

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/

package monitor

import (
	"context"
	"fmt"
	"os"
	"os/signal"
	"sync"
	"syscall"
	"time"

	"github.com/klauspost/cpuid/v2"
	"golang.org/x/sync/errgroup"
	"k8s.io/apimachinery/pkg/util/sets"

	"github.com/kubewharf/katalyst-core/pkg/config/agent/global"
	"github.com/kubewharf/katalyst-core/pkg/mbw/utils"
	"github.com/kubewharf/katalyst-core/pkg/mbw/utils/pci"
	"github.com/kubewharf/katalyst-core/pkg/util/general"
	"github.com/kubewharf/katalyst-core/pkg/util/machine"
)

const (
	MBM_MONITOR_INTERVAL = 1000
)

func newSysInfo() (*SysInfo, error) {
	machineInfoConfig := &global.MachineInfoConfiguration{
		NetMultipleNS: false,
	}

	kmachineInfo, err := machine.GetKatalystMachineInfo(machineInfoConfig)
	if err != nil {
		fmt.Println("Failed to initialize the katalyst machine info")
		return nil, err
	}

	sysInfo := &SysInfo{
		KatalystMachineInfo: *kmachineInfo,
		Vendor:              CPU_VENDOR_NAME(cpuid.CPU.VendorID.String()),
		Family:              cpuid.CPU.Family,
		Model:               cpuid.CPU.Model,
	}

	/*
		hard code for the a tmp test - mock the case of 2 physical NUMA per socket and 3 fake NUMA each physical NUMA
		delete it once the katalyst-agent code is updated
	*/
	sysInfo.ExtraTopologyInfo.SiblingNumaMap = map[int]sets.Int{
		0:  {1: {}, 2: {}},
		1:  {0: {}, 2: {}},
		2:  {0: {}, 1: {}},
		3:  {4: {}, 5: {}},
		4:  {3: {}, 5: {}},
		5:  {3: {}, 4: {}},
		6:  {7: {}, 8: {}},
		7:  {6: {}, 8: {}},
		8:  {6: {}, 7: {}},
		9:  {10: {}, 11: {}},
		10: {9: {}, 11: {}},
		11: {9: {}, 10: {}},
	}

	if sysInfo.ExtraTopologyInfo.SiblingNumaMap[0].Len() > 0 {
		sysInfo.FakeNUMAEnabled = true
	}

	// ExtraTopologyInfo handling is still under development
	numasPerPackage := sysInfo.ExtraTopologyInfo.SiblingNumaMap[0].Len() + 1
	sysInfo.NumPackages = sysInfo.NumNUMANodes / numasPerPackage
	sysInfo.PackagePerSocket = sysInfo.NumPackages / sysInfo.MachineInfo.NumSockets
	sysInfo.PackageMap = sysInfo.GetPackageMap(numasPerPackage)

	sysInfo.CCDMap, err = utils.GetCCDTopology(sysInfo.NumNUMANodes)
	if err != nil {
		return nil, fmt.Errorf("failed to get CCD topology - %v", err)
	}
	sysInfo.NumCCDs = len(sysInfo.CCDMap)
	sysInfo.DieSize = len(sysInfo.CCDMap[0])

	// calculate the mapping from numa node to ccds, suppose that each numa node already aligns with ccds
	sysInfo.NumaMap, err = sysInfo.GetNumaCCDMap()
	if err != nil {
		return nil, fmt.Errorf("failed to get mapping from numa node to CCDs - %v", err)
	}

	sysInfo.MemoryBandwidth.Cores = make([]CoreMB, sysInfo.MachineInfo.NumCores)
	for i := range sysInfo.MemoryBandwidth.Cores {
		// the physical NUMA ID equals to "node ID / number of node per physical NUMA"
		sysInfo.MemoryBandwidth.Cores[i].Package = sysInfo.CPUTopology.CPUDetails[i].NUMANodeID / (sysInfo.ExtraTopologyInfo.SiblingNumaMap[sysInfo.CPUTopology.CPUDetails[i].NUMANodeID].Len() + 1)
	}

	sysInfo.MemoryBandwidth.Numas = make([]NumaMB, sysInfo.NumNUMANodes)
	for i := range sysInfo.MemoryBandwidth.Numas {
		sysInfo.MemoryBandwidth.Numas[i].Package = i / (sysInfo.ExtraTopologyInfo.SiblingNumaMap[sysInfo.CPUTopology.CPUDetails[i].NUMANodeID].Len() + 1)
	}

	sysInfo.MemoryBandwidth.Packages = make([]PackageMB, sysInfo.NumPackages)
	sysInfo.PMU.SktIOHC = make([]*pci.PCIDev, sysInfo.MachineInfo.NumSockets)

	// each package rmid is initialized to 0
	sysInfo.RMIDPerPackage = make([]uint32, sysInfo.NumPackages)

	// initialize the AMD UMC if needed
	if sysInfo.Is_Genoa() {
		sysInfo.PMU.UMC.CtlBase = UMC_CTL_BASE_GENOA
		sysInfo.PMU.UMC.CtlSize = UMC_CTL_SIZE_GENOA
		sysInfo.PMU.UMC.CtrLowBase = UMC_CTR_LO_BASE_GENOA
		sysInfo.PMU.UMC.CtrHighBase = UMC_CTR_HI_BASE_GENOA
		sysInfo.PMU.UMC.CtrSize = UMC_CTR_SIZE_GENOA
		sysInfo.PMU.UMC.NumPerSocket = UMC_PER_PKG_GENOA
	} else if sysInfo.Is_Milan() || sysInfo.Is_Rome() {
		sysInfo.PMU.UMC.CtlBase = UMC_CTL_BASE
		sysInfo.PMU.UMC.CtlSize = UMC_CTL_SIZE
		sysInfo.PMU.UMC.CtrLowBase = UMC_CTR_LO_BASE
		sysInfo.PMU.UMC.CtrHighBase = UMC_CTR_HI_BASE
		sysInfo.PMU.UMC.CtrSize = UMC_CTR_SIZE
		sysInfo.PMU.UMC.NumPerSocket = UMC_PER_PKG
	}

	sysInfo.PMU.UMC.NumPerPackage = sysInfo.PMU.UMC.NumPerSocket / sysInfo.PackagePerSocket

	return sysInfo, nil
}

func NewMonitor() (*MBMonitor, error) {
	sysInfo, err := newSysInfo()
	if err != nil {
		return nil, fmt.Errorf("failed to create the sysInfo - %v", err)
	}

	general.Infof("Vendor: %s", sysInfo.Vendor)
	general.Infof("CPU cores: %d", sysInfo.MachineInfo.NumCores)
	general.Infof("CPU per NUMA: %d", sysInfo.CPUsPerNuma())
	general.Infof("NUMAs: %d", sysInfo.NumNUMANodes)
	general.Infof("Packages: %d", sysInfo.NumPackages)
	general.Infof("PackageMap: %v", sysInfo.PackageMap)
	general.Infof("UMC per pakcage: %d", sysInfo.PMU.UMC.NumPerPackage)
	general.Infof("Sockets: %d", sysInfo.MachineInfo.NumSockets)
	general.Infof("UMC per socket: %d", sysInfo.PMU.UMC.NumPerSocket)
	general.Infof("CCDs: %d", len(sysInfo.CCDMap))
	general.Infof("Cores per CCD: %d", sysInfo.CCDMap)
	general.Infof("CCDs per Numa: %v", sysInfo.NumaMap)
	general.Infof("Extral TopologyInfo: %v", *sysInfo.KatalystMachineInfo.ExtraTopologyInfo)

	monitor := &MBMonitor{
		SysInfo:  sysInfo,
		Interval: MBM_MONITOR_INTERVAL,
		Controller: MBController{
			MBThresholdPerNUMA: MEMORY_BANDWIDTH_THRESHOLD_PHYSICAL_NUMA,
			IncreaseStep:       MEMORY_BANDWIDTH_INCREASE_STEP,
			DecreaseStep:       MEMORY_BANDWIDTH_DECREASE_STEP,
			SweetPoint:         MEMORY_BANDWIDTH_PHYSICAL_NUMA_SWEETPOINT,
			PainPoint:          MEMORY_BANDWIDTH_PHYSICAL_NUMA_PAINPOINT,
			UnthrottlePoint:    MEMORY_BANDWIDTH_PHYSICAL_NUMA_UNTHROTTLEPOINT,
		},
	}

	monitor.Controller.Instances = make([]Instance, 0)
	monitor.Controller.PackageThrottled = make(map[int]bool, sysInfo.NumPackages)
	monitor.Controller.NumaLowPriThrottled = make(map[int]bool, sysInfo.NumPackages)
	monitor.Controller.NumaThrottled = make(map[int]bool, sysInfo.NumNUMANodes)
	monitor.Controller.RMIDMap = make(map[int]int, sysInfo.MachineInfo.NumCores)
	monitor.Controller.CCDCosMap = make(map[int][]CosEntry, sysInfo.NumCCDs)
	for i := 0; i < sysInfo.NumCCDs; i++ {
		monitor.Controller.CCDCosMap[i] = make([]CosEntry, MBA_COS_MAX)
		// we actually only need the first cos on each ccd before supporting workloads hybird deployment
	}
	if err = monitor.ResetMBACos(); err != nil {
		general.Errorf("failed to initialize the MBA cos - %v", err)
		return nil, err
	}

	return monitor, nil
}

func (m MBMonitor) Init() error {
	// init RDT for per-core monitoring
	if err := m.InitRDT(); err != nil {
		general.Errorf("failed to init rdt - %v", err)
		return fmt.Errorf("failed to init rdt - %v", err)
	}

	if err := m.InitPCIAccess(); err != nil {
		general.Errorf("failed to init PCI access - %v", err)
		return fmt.Errorf("failed to init PCI access - %v", err)
	}

	// start PMC monitoring
	switch m.Vendor {
	case CPU_VENDOR_AMD:
		m.StartUMCMonitor()
		m.ClearUMCMonitor()
	case CPU_VENDOR_INTEL:
		// not support yet
	case CPU_VENDOR_ARM:
		// not support yet
	}

	return nil
}

func (m MBMonitor) Stop() {
	// stop PMC monitoring
	switch m.Vendor {
	case CPU_VENDOR_AMD:
		m.StopUMCMonitor()
	case CPU_VENDOR_INTEL:
		// not support yet
	case CPU_VENDOR_ARM:
		// not support yet
	}

	// tear down the PCI dev access
	pci.PCIDevCleanup()

	m.Started = false
}

func (m MBMonitor) listen() error {
	signalChannel := getStopSignalsChannel()
	select {
	case sig := <-signalChannel:
		fmt.Printf("Received signal: %s\n", sig)
		// Give outstanding requests a deadline for completion.
		m.Stop()
		m.done()
	case <-m.mctx.Done():
		fmt.Printf("closing signal goroutine\n")
		m.Stop()
		return m.mctx.Err()
	}

	return nil
}

func getStopSignalsChannel() <-chan os.Signal {
	signalChannel := make(chan os.Signal, 1)
	signal.Notify(signalChannel,
		os.Interrupt,    // interrupt is syscall.SIGINT, Ctrl+C
		syscall.SIGQUIT, // Ctrl-\
		syscall.SIGHUP,  // "terminal is disconnected"
		syscall.SIGTERM, // "the normal way to politely ask a program to terminate"
	)
	return signalChannel
}

func (m MBMonitor) Start() error {
	// ErrGroup for graceful shutdown
	ctx, done := context.WithCancel(context.Background())
	defer done()

	eg, ctx := errgroup.WithContext(ctx)
	m.mctx = ctx
	m.done = done

	// goroutine to check for signals to gracefully finish all functions
	eg.Go(m.listen)

	// start producing metrics.
	eg.Go(func() error {
		return m.GlobalStats(ctx, m.Interval)
	})

	// start consuming metrics.
	eg.Go(func() error {
		return m.HandleMBMetrics(ctx, m.Interval)
	})

	m.Started = true

	return eg.Wait()
}

type serveFunc func() error

// GlobalStats gets stats about the mem and the CPUs
func (m MBMonitor) GlobalStats(ctx context.Context, refreshRate uint64) error {
	serveFuncs := []serveFunc{
		m.ServePackageMB,
		m.ServeCoreMB,
		// TODO: read memory access latency per package
	}

	return utils.TickUntilDone(ctx, refreshRate, func() error {
		var wg sync.WaitGroup

		errCh := make(chan error, len(serveFuncs))

		for _, sf := range serveFuncs {
			wg.Add(1)
			go func(sf serveFunc) {
				defer wg.Done()
				errCh <- sf()
			}(sf)
		}

		wg.Wait()
		close(errCh)
		for err := range errCh {
			if err != nil {
				return err
			}
		}

		return nil
	})
}

// HandleMBMetrics process the collected data and respond
func (m MBMonitor) HandleMBMetrics(ctx context.Context, refreshRate uint64) error {
	t := time.NewTicker(time.Duration(refreshRate) * time.Millisecond)
	tick := t.C
	for {
		select {
		case <-ctx.Done():
			return ctx.Err()

		case <-tick:
			// print the data if needed
			m.PrintMB()
			// adjust the bandwidth dynamically
			// TODO: support differentiated intervals on control routine if the observed MB beyonds the specified threshold
			m.AdjustMemoryBandwidth()
		}
	}
}

// ServeCoreMB provides per-core memory-bandwidth and calculates the per-numa results
func (m MBMonitor) ServeCoreMB() error {
	// ensure the integrity of data collection and calculation
	m.MemoryBandwidth.CoreLocker.Lock()
	defer m.MemoryBandwidth.CoreLocker.Unlock()

	coreMBMap, err := m.ReadCoreMB()
	if err != nil {
		return err
	}

	// reset the memory-bandwidth of each NUMA node
	for i := 0; i < m.NumNUMANodes; i++ {
		m.MemoryBandwidth.Numas[i].LRMB = 0
		m.MemoryBandwidth.Numas[i].TRMB = 0
		m.MemoryBandwidth.Numas[i].RRMB = 0
	}

	// collect the per-core memory-bandwidth by RDT event and calculate the per-NUMA memory-bandwidth
	for i := 0; i < len(m.MemoryBandwidth.Cores); i++ {
		// we only have the accurate read bw on AMD Genoa for now
		m.MemoryBandwidth.Cores[i].LRMB_Delta = utils.Delta(24, coreMBMap[CORE_MB_READ_LOCAL][i], m.MemoryBandwidth.Cores[i].LRMB)
		m.MemoryBandwidth.Cores[i].LRMB = coreMBMap[CORE_MB_READ_LOCAL][i]
		m.MemoryBandwidth.Numas[m.CPUTopology.CPUDetails[i].NUMANodeID].LRMB += m.MemoryBandwidth.Cores[i].LRMB_Delta

		m.MemoryBandwidth.Cores[i].TRMB_Delta = utils.Delta(24, coreMBMap[CORE_MB_READ_TOTAL][i], m.MemoryBandwidth.Cores[i].TRMB)
		if m.MemoryBandwidth.Cores[i].TRMB_Delta > m.MemoryBandwidth.Cores[i].LRMB_Delta {
			m.MemoryBandwidth.Cores[i].RRMB_Delta = m.MemoryBandwidth.Cores[i].TRMB_Delta - m.MemoryBandwidth.Cores[i].LRMB_Delta
			m.MemoryBandwidth.Numas[m.CPUTopology.CPUDetails[i].NUMANodeID].RRMB += m.MemoryBandwidth.Cores[i].RRMB_Delta
		} else {
			m.MemoryBandwidth.Cores[i].RRMB_Delta = 0
		}

		m.MemoryBandwidth.Cores[i].TRMB = coreMBMap[CORE_MB_READ_TOTAL][i]
		m.MemoryBandwidth.Numas[m.CPUTopology.CPUDetails[i].NUMANodeID].TRMB += m.MemoryBandwidth.Cores[i].TRMB_Delta

		// to-do: record the write mb from counter as well, we do not have the accurate write data from counters for now
	}

	// estimate the write mb by read/write ration on the physical node, and calculate the total mb
	for i := 0; i < m.NumNUMANodes; i++ {
		pkg := m.SysInfo.GetPkgByNuma(i)
		if pkg == -1 {
			continue
		}

		wrRatio := float64(m.MemoryBandwidth.Packages[pkg].WMB_Delta) / float64(m.MemoryBandwidth.Packages[pkg].RMB_Delta)
		m.MemoryBandwidth.Numas[i].Total = utils.RDTEventToMB(m.MemoryBandwidth.Numas[i].TRMB+uint64(wrRatio*float64(m.MemoryBandwidth.Numas[i].TRMB)), m.Interval, uint64(m.RDTScalar))
	}

	return nil
}

// ServePackageMB provides information about memory-bandwidth per package
func (m MBMonitor) ServePackageMB() error {
	switch m.Vendor {
	case CPU_VENDOR_AMD:
		m.ReadPackageUMC()
	case CPU_VENDOR_INTEL:
		// not support yet
	case CPU_VENDOR_ARM:
		// not support yet
	}

	return nil
}

func (m MBMonitor) PrintMB() {
	if m.MemoryBandwidth.Cores[0].LRMB_Delta != 0 {
		// ignore the result at the 1st sec
		m.MemoryBandwidth.CoreLocker.RLock()
		m.MemoryBandwidth.PackageLocker.RLock()
		defer m.MemoryBandwidth.CoreLocker.RUnlock()
		defer m.MemoryBandwidth.PackageLocker.RUnlock()

		fmt.Println("Memory Bandwidth [MB/s]")
		fmt.Println("RDT - Read & Estimated Write Bandwidth")

		// print per-NUMA memory-bandwidth
		for i, numa := range m.MemoryBandwidth.Numas {
			fmt.Printf("node %d: %d, ", i, numa.Total)
		}
		fmt.Println("")
	}

	fmt.Println("PMU - Read & Write Bandwidth [r/w ratio]")
	// print per-package memory-bandwidth
	for i, pkg := range m.MemoryBandwidth.Packages {
		fmt.Printf("package %d: %d [%.0f], ", i, pkg.Total, float64(pkg.RMB_Delta)/float64(pkg.WMB_Delta))
	}
	fmt.Println()
	fmt.Println("*********************************************************************************************")
}
