
Robotto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f43c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008fc  0800f60c  0800f60c  0001060c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ff08  0800ff08  000110b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ff08  0800ff08  00010f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ff10  0800ff10  000110b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ff10  0800ff10  00010f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ff14  0800ff14  00010f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  0800ff18  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000060f0  200000b4  0800ffcc  000110b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200061a4  0800ffcc  000111a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000110b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023441  00000000  00000000  000110e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000559c  00000000  00000000  00034525  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dd0  00000000  00000000  00039ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001716  00000000  00000000  0003b898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029cf8  00000000  00000000  0003cfae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029402  00000000  00000000  00066ca6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f66b0  00000000  00000000  000900a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00186758  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008054  00000000  00000000  0018679c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  0018e7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f5f4 	.word	0x0800f5f4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b8 	.word	0x200000b8
 800020c:	0800f5f4 	.word	0x0800f5f4

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	200055ec 	.word	0x200055ec

080002a4 <strcmp>:
 80002a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002ac:	2a01      	cmp	r2, #1
 80002ae:	bf28      	it	cs
 80002b0:	429a      	cmpcs	r2, r3
 80002b2:	d0f7      	beq.n	80002a4 <strcmp>
 80002b4:	1ad0      	subs	r0, r2, r3
 80002b6:	4770      	bx	lr

080002b8 <strlen>:
 80002b8:	4603      	mov	r3, r0
 80002ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d1fb      	bne.n	80002ba <strlen+0x2>
 80002c2:	1a18      	subs	r0, r3, r0
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_d2f>:
 8000b74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b7c:	bf24      	itt	cs
 8000b7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b86:	d90d      	bls.n	8000ba4 <__aeabi_d2f+0x30>
 8000b88:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b94:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b9c:	bf08      	it	eq
 8000b9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ba2:	4770      	bx	lr
 8000ba4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba8:	d121      	bne.n	8000bee <__aeabi_d2f+0x7a>
 8000baa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bae:	bfbc      	itt	lt
 8000bb0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bb4:	4770      	bxlt	lr
 8000bb6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bbe:	f1c2 0218 	rsb	r2, r2, #24
 8000bc2:	f1c2 0c20 	rsb	ip, r2, #32
 8000bc6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bca:	fa20 f002 	lsr.w	r0, r0, r2
 8000bce:	bf18      	it	ne
 8000bd0:	f040 0001 	orrne.w	r0, r0, #1
 8000bd4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bdc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be0:	ea40 000c 	orr.w	r0, r0, ip
 8000be4:	fa23 f302 	lsr.w	r3, r3, r2
 8000be8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bec:	e7cc      	b.n	8000b88 <__aeabi_d2f+0x14>
 8000bee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bf2:	d107      	bne.n	8000c04 <__aeabi_d2f+0x90>
 8000bf4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf8:	bf1e      	ittt	ne
 8000bfa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bfe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c02:	4770      	bxne	lr
 8000c04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop

08000c14 <__aeabi_uldivmod>:
 8000c14:	b953      	cbnz	r3, 8000c2c <__aeabi_uldivmod+0x18>
 8000c16:	b94a      	cbnz	r2, 8000c2c <__aeabi_uldivmod+0x18>
 8000c18:	2900      	cmp	r1, #0
 8000c1a:	bf08      	it	eq
 8000c1c:	2800      	cmpeq	r0, #0
 8000c1e:	bf1c      	itt	ne
 8000c20:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c24:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c28:	f000 b988 	b.w	8000f3c <__aeabi_idiv0>
 8000c2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c34:	f000 f806 	bl	8000c44 <__udivmoddi4>
 8000c38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c40:	b004      	add	sp, #16
 8000c42:	4770      	bx	lr

08000c44 <__udivmoddi4>:
 8000c44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c48:	9d08      	ldr	r5, [sp, #32]
 8000c4a:	468e      	mov	lr, r1
 8000c4c:	4604      	mov	r4, r0
 8000c4e:	4688      	mov	r8, r1
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d14a      	bne.n	8000cea <__udivmoddi4+0xa6>
 8000c54:	428a      	cmp	r2, r1
 8000c56:	4617      	mov	r7, r2
 8000c58:	d962      	bls.n	8000d20 <__udivmoddi4+0xdc>
 8000c5a:	fab2 f682 	clz	r6, r2
 8000c5e:	b14e      	cbz	r6, 8000c74 <__udivmoddi4+0x30>
 8000c60:	f1c6 0320 	rsb	r3, r6, #32
 8000c64:	fa01 f806 	lsl.w	r8, r1, r6
 8000c68:	fa20 f303 	lsr.w	r3, r0, r3
 8000c6c:	40b7      	lsls	r7, r6
 8000c6e:	ea43 0808 	orr.w	r8, r3, r8
 8000c72:	40b4      	lsls	r4, r6
 8000c74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c78:	fa1f fc87 	uxth.w	ip, r7
 8000c7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c80:	0c23      	lsrs	r3, r4, #16
 8000c82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x62>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c98:	f080 80ea 	bcs.w	8000e70 <__udivmoddi4+0x22c>
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	f240 80e7 	bls.w	8000e70 <__udivmoddi4+0x22c>
 8000ca2:	3902      	subs	r1, #2
 8000ca4:	443b      	add	r3, r7
 8000ca6:	1a9a      	subs	r2, r3, r2
 8000ca8:	b2a3      	uxth	r3, r4
 8000caa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cb6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cba:	459c      	cmp	ip, r3
 8000cbc:	d909      	bls.n	8000cd2 <__udivmoddi4+0x8e>
 8000cbe:	18fb      	adds	r3, r7, r3
 8000cc0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000cc4:	f080 80d6 	bcs.w	8000e74 <__udivmoddi4+0x230>
 8000cc8:	459c      	cmp	ip, r3
 8000cca:	f240 80d3 	bls.w	8000e74 <__udivmoddi4+0x230>
 8000cce:	443b      	add	r3, r7
 8000cd0:	3802      	subs	r0, #2
 8000cd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cd6:	eba3 030c 	sub.w	r3, r3, ip
 8000cda:	2100      	movs	r1, #0
 8000cdc:	b11d      	cbz	r5, 8000ce6 <__udivmoddi4+0xa2>
 8000cde:	40f3      	lsrs	r3, r6
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	428b      	cmp	r3, r1
 8000cec:	d905      	bls.n	8000cfa <__udivmoddi4+0xb6>
 8000cee:	b10d      	cbz	r5, 8000cf4 <__udivmoddi4+0xb0>
 8000cf0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4608      	mov	r0, r1
 8000cf8:	e7f5      	b.n	8000ce6 <__udivmoddi4+0xa2>
 8000cfa:	fab3 f183 	clz	r1, r3
 8000cfe:	2900      	cmp	r1, #0
 8000d00:	d146      	bne.n	8000d90 <__udivmoddi4+0x14c>
 8000d02:	4573      	cmp	r3, lr
 8000d04:	d302      	bcc.n	8000d0c <__udivmoddi4+0xc8>
 8000d06:	4282      	cmp	r2, r0
 8000d08:	f200 8105 	bhi.w	8000f16 <__udivmoddi4+0x2d2>
 8000d0c:	1a84      	subs	r4, r0, r2
 8000d0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d12:	2001      	movs	r0, #1
 8000d14:	4690      	mov	r8, r2
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	d0e5      	beq.n	8000ce6 <__udivmoddi4+0xa2>
 8000d1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000d1e:	e7e2      	b.n	8000ce6 <__udivmoddi4+0xa2>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	f000 8090 	beq.w	8000e46 <__udivmoddi4+0x202>
 8000d26:	fab2 f682 	clz	r6, r2
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	f040 80a4 	bne.w	8000e78 <__udivmoddi4+0x234>
 8000d30:	1a8a      	subs	r2, r1, r2
 8000d32:	0c03      	lsrs	r3, r0, #16
 8000d34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d38:	b280      	uxth	r0, r0
 8000d3a:	b2bc      	uxth	r4, r7
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	d907      	bls.n	8000d62 <__udivmoddi4+0x11e>
 8000d52:	18fb      	adds	r3, r7, r3
 8000d54:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d58:	d202      	bcs.n	8000d60 <__udivmoddi4+0x11c>
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	f200 80e0 	bhi.w	8000f20 <__udivmoddi4+0x2dc>
 8000d60:	46c4      	mov	ip, r8
 8000d62:	1a9b      	subs	r3, r3, r2
 8000d64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d70:	fb02 f404 	mul.w	r4, r2, r4
 8000d74:	429c      	cmp	r4, r3
 8000d76:	d907      	bls.n	8000d88 <__udivmoddi4+0x144>
 8000d78:	18fb      	adds	r3, r7, r3
 8000d7a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d7e:	d202      	bcs.n	8000d86 <__udivmoddi4+0x142>
 8000d80:	429c      	cmp	r4, r3
 8000d82:	f200 80ca 	bhi.w	8000f1a <__udivmoddi4+0x2d6>
 8000d86:	4602      	mov	r2, r0
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d8e:	e7a5      	b.n	8000cdc <__udivmoddi4+0x98>
 8000d90:	f1c1 0620 	rsb	r6, r1, #32
 8000d94:	408b      	lsls	r3, r1
 8000d96:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9a:	431f      	orrs	r7, r3
 8000d9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000da0:	fa20 f306 	lsr.w	r3, r0, r6
 8000da4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000da8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dac:	4323      	orrs	r3, r4
 8000dae:	fa00 f801 	lsl.w	r8, r0, r1
 8000db2:	fa1f fc87 	uxth.w	ip, r7
 8000db6:	fbbe f0f9 	udiv	r0, lr, r9
 8000dba:	0c1c      	lsrs	r4, r3, #16
 8000dbc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	fa02 f201 	lsl.w	r2, r2, r1
 8000dce:	d909      	bls.n	8000de4 <__udivmoddi4+0x1a0>
 8000dd0:	193c      	adds	r4, r7, r4
 8000dd2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dd6:	f080 809c 	bcs.w	8000f12 <__udivmoddi4+0x2ce>
 8000dda:	45a6      	cmp	lr, r4
 8000ddc:	f240 8099 	bls.w	8000f12 <__udivmoddi4+0x2ce>
 8000de0:	3802      	subs	r0, #2
 8000de2:	443c      	add	r4, r7
 8000de4:	eba4 040e 	sub.w	r4, r4, lr
 8000de8:	fa1f fe83 	uxth.w	lr, r3
 8000dec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df0:	fb09 4413 	mls	r4, r9, r3, r4
 8000df4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000df8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dfc:	45a4      	cmp	ip, r4
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x1ce>
 8000e00:	193c      	adds	r4, r7, r4
 8000e02:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e06:	f080 8082 	bcs.w	8000f0e <__udivmoddi4+0x2ca>
 8000e0a:	45a4      	cmp	ip, r4
 8000e0c:	d97f      	bls.n	8000f0e <__udivmoddi4+0x2ca>
 8000e0e:	3b02      	subs	r3, #2
 8000e10:	443c      	add	r4, r7
 8000e12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e16:	eba4 040c 	sub.w	r4, r4, ip
 8000e1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e1e:	4564      	cmp	r4, ip
 8000e20:	4673      	mov	r3, lr
 8000e22:	46e1      	mov	r9, ip
 8000e24:	d362      	bcc.n	8000eec <__udivmoddi4+0x2a8>
 8000e26:	d05f      	beq.n	8000ee8 <__udivmoddi4+0x2a4>
 8000e28:	b15d      	cbz	r5, 8000e42 <__udivmoddi4+0x1fe>
 8000e2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000e32:	fa04 f606 	lsl.w	r6, r4, r6
 8000e36:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3a:	431e      	orrs	r6, r3
 8000e3c:	40cc      	lsrs	r4, r1
 8000e3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000e42:	2100      	movs	r1, #0
 8000e44:	e74f      	b.n	8000ce6 <__udivmoddi4+0xa2>
 8000e46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4a:	0c01      	lsrs	r1, r0, #16
 8000e4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e50:	b280      	uxth	r0, r0
 8000e52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e56:	463b      	mov	r3, r7
 8000e58:	4638      	mov	r0, r7
 8000e5a:	463c      	mov	r4, r7
 8000e5c:	46b8      	mov	r8, r7
 8000e5e:	46be      	mov	lr, r7
 8000e60:	2620      	movs	r6, #32
 8000e62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e66:	eba2 0208 	sub.w	r2, r2, r8
 8000e6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e6e:	e766      	b.n	8000d3e <__udivmoddi4+0xfa>
 8000e70:	4601      	mov	r1, r0
 8000e72:	e718      	b.n	8000ca6 <__udivmoddi4+0x62>
 8000e74:	4610      	mov	r0, r2
 8000e76:	e72c      	b.n	8000cd2 <__udivmoddi4+0x8e>
 8000e78:	f1c6 0220 	rsb	r2, r6, #32
 8000e7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000e80:	40b7      	lsls	r7, r6
 8000e82:	40b1      	lsls	r1, r6
 8000e84:	fa20 f202 	lsr.w	r2, r0, r2
 8000e88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e92:	b2bc      	uxth	r4, r7
 8000e94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e98:	0c11      	lsrs	r1, r2, #16
 8000e9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e9e:	fb08 f904 	mul.w	r9, r8, r4
 8000ea2:	40b0      	lsls	r0, r6
 8000ea4:	4589      	cmp	r9, r1
 8000ea6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eaa:	b280      	uxth	r0, r0
 8000eac:	d93e      	bls.n	8000f2c <__udivmoddi4+0x2e8>
 8000eae:	1879      	adds	r1, r7, r1
 8000eb0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000eb4:	d201      	bcs.n	8000eba <__udivmoddi4+0x276>
 8000eb6:	4589      	cmp	r9, r1
 8000eb8:	d81f      	bhi.n	8000efa <__udivmoddi4+0x2b6>
 8000eba:	eba1 0109 	sub.w	r1, r1, r9
 8000ebe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec2:	fb09 f804 	mul.w	r8, r9, r4
 8000ec6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eca:	b292      	uxth	r2, r2
 8000ecc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed0:	4542      	cmp	r2, r8
 8000ed2:	d229      	bcs.n	8000f28 <__udivmoddi4+0x2e4>
 8000ed4:	18ba      	adds	r2, r7, r2
 8000ed6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eda:	d2c4      	bcs.n	8000e66 <__udivmoddi4+0x222>
 8000edc:	4542      	cmp	r2, r8
 8000ede:	d2c2      	bcs.n	8000e66 <__udivmoddi4+0x222>
 8000ee0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee4:	443a      	add	r2, r7
 8000ee6:	e7be      	b.n	8000e66 <__udivmoddi4+0x222>
 8000ee8:	45f0      	cmp	r8, lr
 8000eea:	d29d      	bcs.n	8000e28 <__udivmoddi4+0x1e4>
 8000eec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	46e1      	mov	r9, ip
 8000ef8:	e796      	b.n	8000e28 <__udivmoddi4+0x1e4>
 8000efa:	eba7 0909 	sub.w	r9, r7, r9
 8000efe:	4449      	add	r1, r9
 8000f00:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f04:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f08:	fb09 f804 	mul.w	r8, r9, r4
 8000f0c:	e7db      	b.n	8000ec6 <__udivmoddi4+0x282>
 8000f0e:	4673      	mov	r3, lr
 8000f10:	e77f      	b.n	8000e12 <__udivmoddi4+0x1ce>
 8000f12:	4650      	mov	r0, sl
 8000f14:	e766      	b.n	8000de4 <__udivmoddi4+0x1a0>
 8000f16:	4608      	mov	r0, r1
 8000f18:	e6fd      	b.n	8000d16 <__udivmoddi4+0xd2>
 8000f1a:	443b      	add	r3, r7
 8000f1c:	3a02      	subs	r2, #2
 8000f1e:	e733      	b.n	8000d88 <__udivmoddi4+0x144>
 8000f20:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f24:	443b      	add	r3, r7
 8000f26:	e71c      	b.n	8000d62 <__udivmoddi4+0x11e>
 8000f28:	4649      	mov	r1, r9
 8000f2a:	e79c      	b.n	8000e66 <__udivmoddi4+0x222>
 8000f2c:	eba1 0109 	sub.w	r1, r1, r9
 8000f30:	46c4      	mov	ip, r8
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	e7c4      	b.n	8000ec6 <__udivmoddi4+0x282>

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <ATSM_reset>:

static uint16_t number_of_unexpected_communications = 0;


void ATSM_reset()
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
	memset(reply_buffer, 0, BUFFER_SIZE);
 8000f44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4805      	ldr	r0, [pc, #20]	@ (8000f60 <ATSM_reset+0x20>)
 8000f4c:	f00d fcee 	bl	800e92c <memset>
	reply_len = 0;
 8000f50:	4b04      	ldr	r3, [pc, #16]	@ (8000f64 <ATSM_reset+0x24>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	801a      	strh	r2, [r3, #0]
	latest_answer = AT_ANSWER_ERROR;
 8000f56:	4b04      	ldr	r3, [pc, #16]	@ (8000f68 <ATSM_reset+0x28>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	701a      	strb	r2, [r3, #0]
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	200000d4 	.word	0x200000d4
 8000f64:	200004d4 	.word	0x200004d4
 8000f68:	200000d1 	.word	0x200000d1

08000f6c <ATSM_runRequest>:

// TODO add timeout and request id
ATStatus ATSM_runRequest(const char* command, ATAnswer* answer)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
	if(AT_STATUS_IDLE == at_status)
 8000f76:	4b18      	ldr	r3, [pc, #96]	@ (8000fd8 <ATSM_runRequest+0x6c>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d115      	bne.n	8000fac <ATSM_runRequest+0x40>
	{
		ATSM_reset();
 8000f80:	f7ff ffde 	bl	8000f40 <ATSM_reset>
		if(ROBOTTO_OK != SendMessage(command))
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f000 fa3b 	bl	8001400 <SendMessage>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d006      	beq.n	8000f9e <ATSM_runRequest+0x32>
		{
			latest_answer = AT_ANSWER_ERROR;
 8000f90:	4b12      	ldr	r3, [pc, #72]	@ (8000fdc <ATSM_runRequest+0x70>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]
			at_status = AT_STATUS_DONE;
 8000f96:	4b10      	ldr	r3, [pc, #64]	@ (8000fd8 <ATSM_runRequest+0x6c>)
 8000f98:	2202      	movs	r2, #2
 8000f9a:	701a      	strb	r2, [r3, #0]
 8000f9c:	e002      	b.n	8000fa4 <ATSM_runRequest+0x38>
		}
		else
		{
			at_status = AT_STATUS_WAITING;
 8000f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd8 <ATSM_runRequest+0x6c>)
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	701a      	strb	r2, [r3, #0]
		}
		return at_status;
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <ATSM_runRequest+0x6c>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	e010      	b.n	8000fce <ATSM_runRequest+0x62>
	}

	if(AT_STATUS_DONE == at_status)
 8000fac:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd8 <ATSM_runRequest+0x6c>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d108      	bne.n	8000fc8 <ATSM_runRequest+0x5c>
	{
		at_status = AT_STATUS_IDLE;
 8000fb6:	4b08      	ldr	r3, [pc, #32]	@ (8000fd8 <ATSM_runRequest+0x6c>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
		*answer = latest_answer;
 8000fbc:	4b07      	ldr	r3, [pc, #28]	@ (8000fdc <ATSM_runRequest+0x70>)
 8000fbe:	781a      	ldrb	r2, [r3, #0]
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	701a      	strb	r2, [r3, #0]
		return AT_STATUS_DONE;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	e002      	b.n	8000fce <ATSM_runRequest+0x62>
	}

	return at_status;
 8000fc8:	4b03      	ldr	r3, [pc, #12]	@ (8000fd8 <ATSM_runRequest+0x6c>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	b2db      	uxtb	r3, r3
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200000d0 	.word	0x200000d0
 8000fdc:	200000d1 	.word	0x200000d1

08000fe0 <parseReplyBuffer>:
//////////////////////////////////////////////////
//////////// CALLBACKS FROM IDLE UART ////////////
//////////////////////////////////////////////////

ATStatus parseReplyBuffer()
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b0a2      	sub	sp, #136	@ 0x88
 8000fe4:	af00      	add	r7, sp, #0
	const char *p = (const char *)reply_buffer;
 8000fe6:	4b34      	ldr	r3, [pc, #208]	@ (80010b8 <parseReplyBuffer+0xd8>)
 8000fe8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	char line[128];
	while (*p != '\0')
 8000fec:	e05a      	b.n	80010a4 <parseReplyBuffer+0xc4>
	{
		// extract one line (until \r or \n)
	    int i = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	    while (*p != '\0' && *p != '\n' && *p != '\r' && i < (int)(sizeof(line)-1)) {
 8000ff4:	e00e      	b.n	8001014 <parseReplyBuffer+0x34>
	    	line[i++] = *p++;
 8000ff6:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000ffa:	1c53      	adds	r3, r2, #1
 8000ffc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001000:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001004:	1c59      	adds	r1, r3, #1
 8001006:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800100a:	7812      	ldrb	r2, [r2, #0]
 800100c:	3388      	adds	r3, #136	@ 0x88
 800100e:	443b      	add	r3, r7
 8001010:	f803 2c88 	strb.w	r2, [r3, #-136]
	    while (*p != '\0' && *p != '\n' && *p != '\r' && i < (int)(sizeof(line)-1)) {
 8001014:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d00d      	beq.n	800103a <parseReplyBuffer+0x5a>
 800101e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b0a      	cmp	r3, #10
 8001026:	d008      	beq.n	800103a <parseReplyBuffer+0x5a>
 8001028:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	2b0d      	cmp	r3, #13
 8001030:	d003      	beq.n	800103a <parseReplyBuffer+0x5a>
 8001032:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001036:	2b7e      	cmp	r3, #126	@ 0x7e
 8001038:	dddd      	ble.n	8000ff6 <parseReplyBuffer+0x16>
	    }
	    line[i] = '\0';
 800103a:	463a      	mov	r2, r7
 800103c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001040:	4413      	add	r3, r2
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]

	    // skip CR/LF
	    while (*p == '\r' || *p == '\n')
 8001046:	e004      	b.n	8001052 <parseReplyBuffer+0x72>
	    {
	    	p++;
 8001048:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800104c:	3301      	adds	r3, #1
 800104e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	    while (*p == '\r' || *p == '\n')
 8001052:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b0d      	cmp	r3, #13
 800105a:	d0f5      	beq.n	8001048 <parseReplyBuffer+0x68>
 800105c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	2b0a      	cmp	r3, #10
 8001064:	d0f0      	beq.n	8001048 <parseReplyBuffer+0x68>
	    }

	    // ignore empty lines
	    if (i == 0)
 8001066:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800106a:	2b00      	cmp	r3, #0
 800106c:	d019      	beq.n	80010a2 <parseReplyBuffer+0xc2>
	    {
	    	continue;
	    }

	    // check minimal match
	    if (strcmp(line, "OK") == 0)
 800106e:	463b      	mov	r3, r7
 8001070:	4912      	ldr	r1, [pc, #72]	@ (80010bc <parseReplyBuffer+0xdc>)
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff f916 	bl	80002a4 <strcmp>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d104      	bne.n	8001088 <parseReplyBuffer+0xa8>
	    {
	    	latest_answer = AT_ANSWER_OK;
 800107e:	4b10      	ldr	r3, [pc, #64]	@ (80010c0 <parseReplyBuffer+0xe0>)
 8001080:	2201      	movs	r2, #1
 8001082:	701a      	strb	r2, [r3, #0]
        	return AT_STATUS_DONE;
 8001084:	2302      	movs	r3, #2
 8001086:	e013      	b.n	80010b0 <parseReplyBuffer+0xd0>
	    }
	    if (strcmp(line, "ERROR") == 0)
 8001088:	463b      	mov	r3, r7
 800108a:	490e      	ldr	r1, [pc, #56]	@ (80010c4 <parseReplyBuffer+0xe4>)
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff f909 	bl	80002a4 <strcmp>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d105      	bne.n	80010a4 <parseReplyBuffer+0xc4>
	    {
	    	latest_answer = AT_ANSWER_ERROR;
 8001098:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <parseReplyBuffer+0xe0>)
 800109a:	2200      	movs	r2, #0
 800109c:	701a      	strb	r2, [r3, #0]
	        return AT_STATUS_DONE;
 800109e:	2302      	movs	r3, #2
 80010a0:	e006      	b.n	80010b0 <parseReplyBuffer+0xd0>
	    	continue;
 80010a2:	bf00      	nop
	while (*p != '\0')
 80010a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d19f      	bne.n	8000fee <parseReplyBuffer+0xe>
	    }
	}
	return AT_STATUS_WAITING;
 80010ae:	2301      	movs	r3, #1
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3788      	adds	r7, #136	@ 0x88
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	200000d4 	.word	0x200000d4
 80010bc:	0800f60c 	.word	0x0800f60c
 80010c0:	200000d1 	.word	0x200000d1
 80010c4:	0800f610 	.word	0x0800f610

080010c8 <ATSM_processNewData>:



void ATSM_processNewData()
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	SEGGER_SYSVIEW_PrintfHost("%s", reply_buffer);
 80010cc:	490b      	ldr	r1, [pc, #44]	@ (80010fc <ATSM_processNewData+0x34>)
 80010ce:	480c      	ldr	r0, [pc, #48]	@ (8001100 <ATSM_processNewData+0x38>)
 80010d0:	f00d fb84 	bl	800e7dc <SEGGER_SYSVIEW_PrintfHost>

	if(AT_STATUS_WAITING != at_status)
 80010d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001104 <ATSM_processNewData+0x3c>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d006      	beq.n	80010ec <ATSM_processNewData+0x24>
	{
		++number_of_unexpected_communications;
 80010de:	4b0a      	ldr	r3, [pc, #40]	@ (8001108 <ATSM_processNewData+0x40>)
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	3301      	adds	r3, #1
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <ATSM_processNewData+0x40>)
 80010e8:	801a      	strh	r2, [r3, #0]
	}
	else
	{
		at_status = parseReplyBuffer();
	}
}
 80010ea:	e005      	b.n	80010f8 <ATSM_processNewData+0x30>
		at_status = parseReplyBuffer();
 80010ec:	f7ff ff78 	bl	8000fe0 <parseReplyBuffer>
 80010f0:	4603      	mov	r3, r0
 80010f2:	461a      	mov	r2, r3
 80010f4:	4b03      	ldr	r3, [pc, #12]	@ (8001104 <ATSM_processNewData+0x3c>)
 80010f6:	701a      	strb	r2, [r3, #0]
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	200000d4 	.word	0x200000d4
 8001100:	0800f618 	.word	0x0800f618
 8001104:	200000d0 	.word	0x200000d0
 8001108:	200004d6 	.word	0x200004d6

0800110c <ATSM_newRecievedData>:

void ATSM_newRecievedData(const uint8_t *data, uint16_t len)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	807b      	strh	r3, [r7, #2]
	if(reply_len + len >= BUFFER_SIZE -1) // at least 1 termination char should be always present in the buffer
 8001118:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <ATSM_newRecievedData+0x4c>)
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	461a      	mov	r2, r3
 800111e:	887b      	ldrh	r3, [r7, #2]
 8001120:	4413      	add	r3, r2
 8001122:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 8001126:	4293      	cmp	r3, r2
 8001128:	dd05      	ble.n	8001136 <ATSM_newRecievedData+0x2a>
	{
		// TOD: it's very unlikely to happen, but proper solution should be implemented
    	latest_answer = AT_ANSWER_ERROR;
 800112a:	4b0c      	ldr	r3, [pc, #48]	@ (800115c <ATSM_newRecievedData+0x50>)
 800112c:	2200      	movs	r2, #0
 800112e:	701a      	strb	r2, [r3, #0]
    	at_status = AT_STATUS_DONE;
 8001130:	4b0b      	ldr	r3, [pc, #44]	@ (8001160 <ATSM_newRecievedData+0x54>)
 8001132:	2202      	movs	r2, #2
 8001134:	701a      	strb	r2, [r3, #0]
	}
	memcpy(reply_buffer, data, len);
 8001136:	887b      	ldrh	r3, [r7, #2]
 8001138:	461a      	mov	r2, r3
 800113a:	6879      	ldr	r1, [r7, #4]
 800113c:	4809      	ldr	r0, [pc, #36]	@ (8001164 <ATSM_newRecievedData+0x58>)
 800113e:	f00d fc81 	bl	800ea44 <memcpy>
	reply_len += len;
 8001142:	4b05      	ldr	r3, [pc, #20]	@ (8001158 <ATSM_newRecievedData+0x4c>)
 8001144:	881a      	ldrh	r2, [r3, #0]
 8001146:	887b      	ldrh	r3, [r7, #2]
 8001148:	4413      	add	r3, r2
 800114a:	b29a      	uxth	r2, r3
 800114c:	4b02      	ldr	r3, [pc, #8]	@ (8001158 <ATSM_newRecievedData+0x4c>)
 800114e:	801a      	strh	r2, [r3, #0]
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	200004d4 	.word	0x200004d4
 800115c:	200000d1 	.word	0x200000d1
 8001160:	200000d0 	.word	0x200000d0
 8001164:	200000d4 	.word	0x200000d4

08001168 <initializeI2CMutexes>:
	[ROBOTTO_DEVICE_RIGHT_ENCODER] 	=	&i2c2_mutex,
	[ROBOTTO_DEVICE_IMU] 			=	&i2c1_mutex,
};

void initializeI2CMutexes()
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
	i2c1_mutex = xSemaphoreCreateMutex();
 800116c:	2001      	movs	r0, #1
 800116e:	f007 f92a 	bl	80083c6 <xQueueCreateMutex>
 8001172:	4603      	mov	r3, r0
 8001174:	4a04      	ldr	r2, [pc, #16]	@ (8001188 <initializeI2CMutexes+0x20>)
 8001176:	6013      	str	r3, [r2, #0]
	i2c2_mutex = xSemaphoreCreateMutex();
 8001178:	2001      	movs	r0, #1
 800117a:	f007 f924 	bl	80083c6 <xQueueCreateMutex>
 800117e:	4603      	mov	r3, r0
 8001180:	4a02      	ldr	r2, [pc, #8]	@ (800118c <initializeI2CMutexes+0x24>)
 8001182:	6013      	str	r3, [r2, #0]
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	200004d8 	.word	0x200004d8
 800118c:	200004dc 	.word	0x200004dc

08001190 <ReadI2C>:

RobottoErrorCode ReadI2C(RobottoI2CDevice device, uint16_t device_address, uint16_t memory_address, uint8_t *data, uint16_t size)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	@ 0x28
 8001194:	af04      	add	r7, sp, #16
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	4603      	mov	r3, r0
 800119a:	73fb      	strb	r3, [r7, #15]
 800119c:	460b      	mov	r3, r1
 800119e:	81bb      	strh	r3, [r7, #12]
 80011a0:	4613      	mov	r3, r2
 80011a2:	817b      	strh	r3, [r7, #10]
	if(xSemaphoreTake(*device_mutex_mapping[device], MUTEX_BLOCK_TICKS) != pdTRUE)
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001218 <ReadI2C+0x88>)
 80011a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2102      	movs	r1, #2
 80011b0:	4618      	mov	r0, r3
 80011b2:	f007 fb25 	bl	8008800 <xQueueSemaphoreTake>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d001      	beq.n	80011c0 <ReadI2C+0x30>
	{
		return ROBOTTO_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	e027      	b.n	8001210 <ReadI2C+0x80>
	}

	HAL_StatusTypeDef read_result = HAL_I2C_Mem_Read(device_hi2c_mapping[device], device_address << 1, memory_address, I2C_MEMADD_SIZE_8BIT, data, size, I2C_TIMEOUT);
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	4a16      	ldr	r2, [pc, #88]	@ (800121c <ReadI2C+0x8c>)
 80011c4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011c8:	89bb      	ldrh	r3, [r7, #12]
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	b299      	uxth	r1, r3
 80011ce:	897a      	ldrh	r2, [r7, #10]
 80011d0:	2364      	movs	r3, #100	@ 0x64
 80011d2:	9302      	str	r3, [sp, #8]
 80011d4:	8c3b      	ldrh	r3, [r7, #32]
 80011d6:	9301      	str	r3, [sp, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	2301      	movs	r3, #1
 80011de:	f001 ff01 	bl	8002fe4 <HAL_I2C_Mem_Read>
 80011e2:	4603      	mov	r3, r0
 80011e4:	75fb      	strb	r3, [r7, #23]

	if (xSemaphoreGive(*device_mutex_mapping[device]) != pdTRUE)
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
 80011e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001218 <ReadI2C+0x88>)
 80011ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	2300      	movs	r3, #0
 80011f2:	2200      	movs	r2, #0
 80011f4:	2100      	movs	r1, #0
 80011f6:	f007 f907 	bl	8008408 <xQueueGenericSend>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d001      	beq.n	8001204 <ReadI2C+0x74>
	{
		return ROBOTTO_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	e005      	b.n	8001210 <ReadI2C+0x80>
	}

	if (HAL_OK != read_result)
 8001204:	7dfb      	ldrb	r3, [r7, #23]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <ReadI2C+0x7e>
	{
		return ROBOTTO_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e000      	b.n	8001210 <ReadI2C+0x80>
	}
	return ROBOTTO_OK;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	2000000c 	.word	0x2000000c
 800121c:	20000000 	.word	0x20000000

08001220 <performInitStep>:
		"AT+MQTTCONN=0,\"192.168.1.140\",1884,0",
		"AT+MQTTPUB=0,\"test/topic\",\"hello from esp01\",0,0"
};

CommunicationStatus performInitStep(uint8_t* command_index)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	ATAnswer answer = {0};
 8001228:	2300      	movs	r3, #0
 800122a:	73bb      	strb	r3, [r7, #14]
	ATStatus request_status = ATSM_runRequest(init_commands[*command_index], &answer);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	461a      	mov	r2, r3
 8001232:	4b16      	ldr	r3, [pc, #88]	@ (800128c <performInitStep+0x6c>)
 8001234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001238:	f107 020e 	add.w	r2, r7, #14
 800123c:	4611      	mov	r1, r2
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fe94 	bl	8000f6c <ATSM_runRequest>
 8001244:	4603      	mov	r3, r0
 8001246:	73fb      	strb	r3, [r7, #15]
	if(AT_STATUS_DONE != request_status)
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	2b02      	cmp	r3, #2
 800124c:	d001      	beq.n	8001252 <performInitStep+0x32>
	{
		return COMM_STATUS_IN_PROGRESS;
 800124e:	2300      	movs	r3, #0
 8001250:	e017      	b.n	8001282 <performInitStep+0x62>
	}

	if(AT_ANSWER_OK == answer)
 8001252:	7bbb      	ldrb	r3, [r7, #14]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d107      	bne.n	8001268 <performInitStep+0x48>
	{
		++(*command_index);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	3301      	adds	r3, #1
 800125e:	b2da      	uxtb	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	701a      	strb	r2, [r3, #0]
		return COMM_STATUS_DONE;
 8001264:	2301      	movs	r3, #1
 8001266:	e00c      	b.n	8001282 <performInitStep+0x62>
	}

	static uint8_t counter = 0;
	if(++counter > MAX_COMMAND_REPETITIONS)
 8001268:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <performInitStep+0x70>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	3301      	adds	r3, #1
 800126e:	b2da      	uxtb	r2, r3
 8001270:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <performInitStep+0x70>)
 8001272:	701a      	strb	r2, [r3, #0]
 8001274:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <performInitStep+0x70>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b03      	cmp	r3, #3
 800127a:	d901      	bls.n	8001280 <performInitStep+0x60>
	{
		return COMM_STATUS_ERROR;
 800127c:	2302      	movs	r3, #2
 800127e:	e000      	b.n	8001282 <performInitStep+0x62>
	}
	return COMM_STATUS_IN_PROGRESS;
 8001280:	2300      	movs	r3, #0
}
 8001282:	4618      	mov	r0, r3
 8001284:	3710      	adds	r7, #16
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000018 	.word	0x20000018
 8001290:	200004e0 	.word	0x200004e0

08001294 <initNetworkCommunication>:


CommunicationStatus initNetworkCommunication()
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	static uint8_t command_index = 0;

	if(0 == command_index)
 8001298:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <initNetworkCommunication+0x2c>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d109      	bne.n	80012b4 <initNetworkCommunication+0x20>
	{
		ESP_UART_RxInit();
 80012a0:	f000 f854 	bl	800134c <ESP_UART_RxInit>
		++command_index;
 80012a4:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <initNetworkCommunication+0x2c>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	3301      	adds	r3, #1
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <initNetworkCommunication+0x2c>)
 80012ae:	701a      	strb	r2, [r3, #0]
		return COMM_STATUS_IN_PROGRESS;
 80012b0:	2300      	movs	r3, #0
 80012b2:	e003      	b.n	80012bc <initNetworkCommunication+0x28>
	}
	else
	{
		return performInitStep(&command_index);
 80012b4:	4802      	ldr	r0, [pc, #8]	@ (80012c0 <initNetworkCommunication+0x2c>)
 80012b6:	f7ff ffb3 	bl	8001220 <performInitStep>
 80012ba:	4603      	mov	r3, r0
	}
}
 80012bc:	4618      	mov	r0, r3
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200004e1 	.word	0x200004e1

080012c4 <parseNewData>:


void parseNewData()
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
	ESP_UART_fetchAndParseNewData();
 80012c8:	f000 f84e 	bl	8001368 <ESP_UART_fetchAndParseNewData>
}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <UART4_IRQHandler>:

uint8_t esp_uart_dma_rx_buf[ESP_UART_DMA_RX_BUF_SIZE];


void UART4_IRQHandler()
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&H_UART_ESP);
 80012d4:	4802      	ldr	r0, [pc, #8]	@ (80012e0 <UART4_IRQHandler+0x10>)
 80012d6:	f004 fac3 	bl	8005860 <HAL_UART_IRQHandler>
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000ddc 	.word	0x20000ddc

080012e4 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	807b      	strh	r3, [r7, #2]
	if (huart != &H_UART_ESP)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	4a13      	ldr	r2, [pc, #76]	@ (8001340 <HAL_UARTEx_RxEventCallback+0x5c>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d11e      	bne.n	8001336 <HAL_UARTEx_RxEventCallback+0x52>
	{
		return;
	}

    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
    if (communication_manager_handles != NULL)
 80012fc:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <HAL_UARTEx_RxEventCallback+0x60>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d007      	beq.n	8001314 <HAL_UARTEx_RxEventCallback+0x30>
    {
       vTaskNotifyGiveFromISR(communication_manager_handles, &xHigherPriorityTaskWoken);
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <HAL_UARTEx_RxEventCallback+0x60>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f107 020c 	add.w	r2, r7, #12
 800130c:	2100      	movs	r1, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f009 fa2c 	bl	800a76c <vTaskGenericNotifyGiveFromISR>
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d00a      	beq.n	8001330 <HAL_UARTEx_RxEventCallback+0x4c>
 800131a:	f00c feff 	bl	800e11c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 800131e:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <HAL_UARTEx_RxEventCallback+0x64>)
 8001320:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	f3bf 8f4f 	dsb	sy
 800132a:	f3bf 8f6f 	isb	sy
 800132e:	e003      	b.n	8001338 <HAL_UARTEx_RxEventCallback+0x54>
 8001330:	f00c fed8 	bl	800e0e4 <SEGGER_SYSVIEW_RecordExitISR>
 8001334:	e000      	b.n	8001338 <HAL_UARTEx_RxEventCallback+0x54>
		return;
 8001336:	bf00      	nop
}
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000ddc 	.word	0x20000ddc
 8001344:	20000f90 	.word	0x20000f90
 8001348:	e000ed04 	.word	0xe000ed04

0800134c <ESP_UART_RxInit>:


void ESP_UART_RxInit()
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&H_UART_ESP, esp_uart_dma_rx_buf, ESP_UART_DMA_RX_BUF_SIZE);
 8001350:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001354:	4902      	ldr	r1, [pc, #8]	@ (8001360 <ESP_UART_RxInit+0x14>)
 8001356:	4803      	ldr	r0, [pc, #12]	@ (8001364 <ESP_UART_RxInit+0x18>)
 8001358:	f004 fa28 	bl	80057ac <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200004e4 	.word	0x200004e4
 8001364:	20000ddc 	.word	0x20000ddc

08001368 <ESP_UART_fetchAndParseNewData>:


void ESP_UART_fetchAndParseNewData()
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
	static uint16_t tail_ptr = 0;
	uint16_t head_ptr = ESP_UART_DMA_RX_BUF_SIZE - __HAL_DMA_GET_COUNTER(H_UART_ESP.hdmarx);
 800136e:	4b21      	ldr	r3, [pc, #132]	@ (80013f4 <ESP_UART_fetchAndParseNewData+0x8c>)
 8001370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	b29b      	uxth	r3, r3
 8001378:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800137c:	80fb      	strh	r3, [r7, #6]

	if (head_ptr == tail_ptr)
 800137e:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <ESP_UART_fetchAndParseNewData+0x90>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	88fa      	ldrh	r2, [r7, #6]
 8001384:	429a      	cmp	r2, r3
 8001386:	d030      	beq.n	80013ea <ESP_UART_fetchAndParseNewData+0x82>
	{
		return;
	}

	if (head_ptr > tail_ptr)
 8001388:	4b1b      	ldr	r3, [pc, #108]	@ (80013f8 <ESP_UART_fetchAndParseNewData+0x90>)
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	88fa      	ldrh	r2, [r7, #6]
 800138e:	429a      	cmp	r2, r3
 8001390:	d90f      	bls.n	80013b2 <ESP_UART_fetchAndParseNewData+0x4a>
	{
		uint16_t new_data_length = head_ptr - tail_ptr;
 8001392:	4b19      	ldr	r3, [pc, #100]	@ (80013f8 <ESP_UART_fetchAndParseNewData+0x90>)
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	88fa      	ldrh	r2, [r7, #6]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	803b      	strh	r3, [r7, #0]
		ATSM_newRecievedData(&esp_uart_dma_rx_buf[tail_ptr], new_data_length);
 800139c:	4b16      	ldr	r3, [pc, #88]	@ (80013f8 <ESP_UART_fetchAndParseNewData+0x90>)
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	461a      	mov	r2, r3
 80013a2:	4b16      	ldr	r3, [pc, #88]	@ (80013fc <ESP_UART_fetchAndParseNewData+0x94>)
 80013a4:	4413      	add	r3, r2
 80013a6:	883a      	ldrh	r2, [r7, #0]
 80013a8:	4611      	mov	r1, r2
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff feae 	bl	800110c <ATSM_newRecievedData>
 80013b0:	e015      	b.n	80013de <ESP_UART_fetchAndParseNewData+0x76>
	}
	else
	{
		uint16_t len1 = ESP_UART_DMA_RX_BUF_SIZE - tail_ptr;
 80013b2:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <ESP_UART_fetchAndParseNewData+0x90>)
 80013b4:	881b      	ldrh	r3, [r3, #0]
 80013b6:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80013ba:	80bb      	strh	r3, [r7, #4]
		ATSM_newRecievedData(&esp_uart_dma_rx_buf[tail_ptr], len1);
 80013bc:	4b0e      	ldr	r3, [pc, #56]	@ (80013f8 <ESP_UART_fetchAndParseNewData+0x90>)
 80013be:	881b      	ldrh	r3, [r3, #0]
 80013c0:	461a      	mov	r2, r3
 80013c2:	4b0e      	ldr	r3, [pc, #56]	@ (80013fc <ESP_UART_fetchAndParseNewData+0x94>)
 80013c4:	4413      	add	r3, r2
 80013c6:	88ba      	ldrh	r2, [r7, #4]
 80013c8:	4611      	mov	r1, r2
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff fe9e 	bl	800110c <ATSM_newRecievedData>

	    uint16_t len2 = head_ptr;
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	807b      	strh	r3, [r7, #2]
	    ATSM_newRecievedData(&esp_uart_dma_rx_buf[0], len2);
 80013d4:	887b      	ldrh	r3, [r7, #2]
 80013d6:	4619      	mov	r1, r3
 80013d8:	4808      	ldr	r0, [pc, #32]	@ (80013fc <ESP_UART_fetchAndParseNewData+0x94>)
 80013da:	f7ff fe97 	bl	800110c <ATSM_newRecievedData>
	}

	ATSM_processNewData();
 80013de:	f7ff fe73 	bl	80010c8 <ATSM_processNewData>

	tail_ptr = head_ptr;
 80013e2:	4a05      	ldr	r2, [pc, #20]	@ (80013f8 <ESP_UART_fetchAndParseNewData+0x90>)
 80013e4:	88fb      	ldrh	r3, [r7, #6]
 80013e6:	8013      	strh	r3, [r2, #0]
 80013e8:	e000      	b.n	80013ec <ESP_UART_fetchAndParseNewData+0x84>
		return;
 80013ea:	bf00      	nop
}
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000ddc 	.word	0x20000ddc
 80013f8:	200008e4 	.word	0x200008e4
 80013fc:	200004e4 	.word	0x200004e4

08001400 <SendMessage>:

extern TaskHandle_t communication_manager_handles;


RobottoErrorCode SendMessage(const char* message)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	const unsigned int size = strlen(message);
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7fe ff55 	bl	80002b8 <strlen>
 800140e:	60f8      	str	r0, [r7, #12]

	if (false == complete || NULL == message || size+1 > ESP_UART_DMA_TX_BUF_SIZE)
 8001410:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <SendMessage+0x74>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	f083 0301 	eor.w	r3, r3, #1
 8001418:	b2db      	uxtb	r3, r3
 800141a:	2b00      	cmp	r3, #0
 800141c:	d107      	bne.n	800142e <SendMessage+0x2e>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d004      	beq.n	800142e <SendMessage+0x2e>
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	3301      	adds	r3, #1
 8001428:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800142c:	d901      	bls.n	8001432 <SendMessage+0x32>
	{
		return ROBOTTO_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e01b      	b.n	800146a <SendMessage+0x6a>
	}
	memcpy(esp_uart_dma_tx_buf, (const uint8_t*)message, size);
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	6879      	ldr	r1, [r7, #4]
 8001436:	4810      	ldr	r0, [pc, #64]	@ (8001478 <SendMessage+0x78>)
 8001438:	f00d fb04 	bl	800ea44 <memcpy>

	// TODO: this is here only to simplify code, but it should be done in at_state_machine
	esp_uart_dma_tx_buf[size] = '\n';
 800143c:	4a0e      	ldr	r2, [pc, #56]	@ (8001478 <SendMessage+0x78>)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	4413      	add	r3, r2
 8001442:	220a      	movs	r2, #10
 8001444:	701a      	strb	r2, [r3, #0]
	esp_uart_dma_tx_buf[size+1] = '\r';
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	3301      	adds	r3, #1
 800144a:	4a0b      	ldr	r2, [pc, #44]	@ (8001478 <SendMessage+0x78>)
 800144c:	210d      	movs	r1, #13
 800144e:	54d1      	strb	r1, [r2, r3]

	complete = false;
 8001450:	4b08      	ldr	r3, [pc, #32]	@ (8001474 <SendMessage+0x74>)
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit_DMA(&H_UART_ESP, esp_uart_dma_tx_buf, size+1);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	b29b      	uxth	r3, r3
 800145a:	3301      	adds	r3, #1
 800145c:	b29b      	uxth	r3, r3
 800145e:	461a      	mov	r2, r3
 8001460:	4905      	ldr	r1, [pc, #20]	@ (8001478 <SendMessage+0x78>)
 8001462:	4806      	ldr	r0, [pc, #24]	@ (800147c <SendMessage+0x7c>)
 8001464:	f004 f926 	bl	80056b4 <HAL_UART_Transmit_DMA>
	return ROBOTTO_OK;
 8001468:	2300      	movs	r3, #0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000ce8 	.word	0x20000ce8
 8001478:	200008e8 	.word	0x200008e8
 800147c:	20000ddc 	.word	0x20000ddc

08001480 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
    if (huart != &H_UART_ESP)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4a06      	ldr	r2, [pc, #24]	@ (80014a4 <HAL_UART_TxCpltCallback+0x24>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d103      	bne.n	8001498 <HAL_UART_TxCpltCallback+0x18>
    {
    	return;
    }

    complete = true;
 8001490:	4b05      	ldr	r3, [pc, #20]	@ (80014a8 <HAL_UART_TxCpltCallback+0x28>)
 8001492:	2201      	movs	r2, #1
 8001494:	701a      	strb	r2, [r3, #0]
 8001496:	e000      	b.n	800149a <HAL_UART_TxCpltCallback+0x1a>
    	return;
 8001498:	bf00      	nop
}
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	20000ddc 	.word	0x20000ddc
 80014a8:	20000ce8 	.word	0x20000ce8

080014ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014b0:	f000 fd4e 	bl	8001f50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014b4:	f000 f81a 	bl	80014ec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  traceSTART();
 80014b8:	f00b f9c4 	bl	800c844 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014bc:	f000 f9de 	bl	800187c <MX_GPIO_Init>
  MX_DMA_Init();
 80014c0:	f000 f9b4 	bl	800182c <MX_DMA_Init>
  MX_TIM1_Init();
 80014c4:	f000 f8dc 	bl	8001680 <MX_TIM1_Init>
  MX_I2C1_Init();
 80014c8:	f000 f87e 	bl	80015c8 <MX_I2C1_Init>
  MX_I2C2_Init();
 80014cc:	f000 f8aa 	bl	8001624 <MX_I2C2_Init>
  MX_UART4_Init();
 80014d0:	f000 f982 	bl	80017d8 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

	if (setupRobotto() != ROBOTTO_OK)
 80014d4:	f006 fbc4 	bl	8007c60 <setupRobotto>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <main+0x36>
	{
		Error_Handler();
 80014de:	f000 fa5b 	bl	8001998 <Error_Handler>
	}

	vTaskStartScheduler();
 80014e2:	f008 f8a1 	bl	8009628 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80014e6:	bf00      	nop
 80014e8:	e7fd      	b.n	80014e6 <main+0x3a>
	...

080014ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b094      	sub	sp, #80	@ 0x50
 80014f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f2:	f107 031c 	add.w	r3, r7, #28
 80014f6:	2234      	movs	r2, #52	@ 0x34
 80014f8:	2100      	movs	r1, #0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f00d fa16 	bl	800e92c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001500:	f107 0308 	add.w	r3, r7, #8
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001510:	2300      	movs	r3, #0
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	4b2a      	ldr	r3, [pc, #168]	@ (80015c0 <SystemClock_Config+0xd4>)
 8001516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001518:	4a29      	ldr	r2, [pc, #164]	@ (80015c0 <SystemClock_Config+0xd4>)
 800151a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800151e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001520:	4b27      	ldr	r3, [pc, #156]	@ (80015c0 <SystemClock_Config+0xd4>)
 8001522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001528:	607b      	str	r3, [r7, #4]
 800152a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800152c:	2300      	movs	r3, #0
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	4b24      	ldr	r3, [pc, #144]	@ (80015c4 <SystemClock_Config+0xd8>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001538:	4a22      	ldr	r2, [pc, #136]	@ (80015c4 <SystemClock_Config+0xd8>)
 800153a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800153e:	6013      	str	r3, [r2, #0]
 8001540:	4b20      	ldr	r3, [pc, #128]	@ (80015c4 <SystemClock_Config+0xd8>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001548:	603b      	str	r3, [r7, #0]
 800154a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800154c:	2302      	movs	r3, #2
 800154e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001550:	2301      	movs	r3, #1
 8001552:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001554:	2310      	movs	r3, #16
 8001556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001558:	2302      	movs	r3, #2
 800155a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800155c:	2300      	movs	r3, #0
 800155e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001560:	2310      	movs	r3, #16
 8001562:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001564:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001568:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800156a:	2304      	movs	r3, #4
 800156c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800156e:	2302      	movs	r3, #2
 8001570:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001572:	2302      	movs	r3, #2
 8001574:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001576:	f107 031c 	add.w	r3, r7, #28
 800157a:	4618      	mov	r0, r3
 800157c:	f002 fd30 	bl	8003fe0 <HAL_RCC_OscConfig>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001586:	f000 fa07 	bl	8001998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800158a:	230f      	movs	r3, #15
 800158c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800158e:	2302      	movs	r3, #2
 8001590:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001596:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800159a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015a0:	f107 0308 	add.w	r3, r7, #8
 80015a4:	2102      	movs	r1, #2
 80015a6:	4618      	mov	r0, r3
 80015a8:	f002 fa24 	bl	80039f4 <HAL_RCC_ClockConfig>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80015b2:	f000 f9f1 	bl	8001998 <Error_Handler>
  }
}
 80015b6:	bf00      	nop
 80015b8:	3750      	adds	r7, #80	@ 0x50
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40023800 	.word	0x40023800
 80015c4:	40007000 	.word	0x40007000

080015c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015cc:	4b12      	ldr	r3, [pc, #72]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015ce:	4a13      	ldr	r2, [pc, #76]	@ (800161c <MX_I2C1_Init+0x54>)
 80015d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015d2:	4b11      	ldr	r3, [pc, #68]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015d4:	4a12      	ldr	r2, [pc, #72]	@ (8001620 <MX_I2C1_Init+0x58>)
 80015d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015de:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015f2:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015f8:	4b07      	ldr	r3, [pc, #28]	@ (8001618 <MX_I2C1_Init+0x50>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015fe:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <MX_I2C1_Init+0x50>)
 8001600:	2200      	movs	r2, #0
 8001602:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001604:	4804      	ldr	r0, [pc, #16]	@ (8001618 <MX_I2C1_Init+0x50>)
 8001606:	f001 fba9 	bl	8002d5c <HAL_I2C_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001610:	f000 f9c2 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000cec 	.word	0x20000cec
 800161c:	40005400 	.word	0x40005400
 8001620:	000186a0 	.word	0x000186a0

08001624 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001628:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <MX_I2C2_Init+0x50>)
 800162a:	4a13      	ldr	r2, [pc, #76]	@ (8001678 <MX_I2C2_Init+0x54>)
 800162c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <MX_I2C2_Init+0x50>)
 8001630:	4a12      	ldr	r2, [pc, #72]	@ (800167c <MX_I2C2_Init+0x58>)
 8001632:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001634:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <MX_I2C2_Init+0x50>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <MX_I2C2_Init+0x50>)
 800163c:	2200      	movs	r2, #0
 800163e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001640:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <MX_I2C2_Init+0x50>)
 8001642:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001646:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001648:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <MX_I2C2_Init+0x50>)
 800164a:	2200      	movs	r2, #0
 800164c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800164e:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <MX_I2C2_Init+0x50>)
 8001650:	2200      	movs	r2, #0
 8001652:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001654:	4b07      	ldr	r3, [pc, #28]	@ (8001674 <MX_I2C2_Init+0x50>)
 8001656:	2200      	movs	r2, #0
 8001658:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800165a:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <MX_I2C2_Init+0x50>)
 800165c:	2200      	movs	r2, #0
 800165e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001660:	4804      	ldr	r0, [pc, #16]	@ (8001674 <MX_I2C2_Init+0x50>)
 8001662:	f001 fb7b 	bl	8002d5c <HAL_I2C_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800166c:	f000 f994 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000d40 	.word	0x20000d40
 8001678:	40005800 	.word	0x40005800
 800167c:	000186a0 	.word	0x000186a0

08001680 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b096      	sub	sp, #88	@ 0x58
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001686:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001694:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800169e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]
 80016a8:	609a      	str	r2, [r3, #8]
 80016aa:	60da      	str	r2, [r3, #12]
 80016ac:	611a      	str	r2, [r3, #16]
 80016ae:	615a      	str	r2, [r3, #20]
 80016b0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	2220      	movs	r2, #32
 80016b6:	2100      	movs	r1, #0
 80016b8:	4618      	mov	r0, r3
 80016ba:	f00d f937 	bl	800e92c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016be:	4b44      	ldr	r3, [pc, #272]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016c0:	4a44      	ldr	r2, [pc, #272]	@ (80017d4 <MX_TIM1_Init+0x154>)
 80016c2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80016c4:	4b42      	ldr	r3, [pc, #264]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016c6:	2253      	movs	r2, #83	@ 0x53
 80016c8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ca:	4b41      	ldr	r3, [pc, #260]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 80016d0:	4b3f      	ldr	r3, [pc, #252]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016d2:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80016d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016d8:	4b3d      	ldr	r3, [pc, #244]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016da:	2200      	movs	r2, #0
 80016dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016de:	4b3c      	ldr	r3, [pc, #240]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e4:	4b3a      	ldr	r3, [pc, #232]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016ea:	4839      	ldr	r0, [pc, #228]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80016ec:	f002 ff16 	bl	800451c <HAL_TIM_Base_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80016f6:	f000 f94f 	bl	8001998 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001700:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001704:	4619      	mov	r1, r3
 8001706:	4832      	ldr	r0, [pc, #200]	@ (80017d0 <MX_TIM1_Init+0x150>)
 8001708:	f003 fa9c 	bl	8004c44 <HAL_TIM_ConfigClockSource>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001712:	f000 f941 	bl	8001998 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001716:	482e      	ldr	r0, [pc, #184]	@ (80017d0 <MX_TIM1_Init+0x150>)
 8001718:	f002 ffc0 	bl	800469c <HAL_TIM_PWM_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001722:	f000 f939 	bl	8001998 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001726:	2300      	movs	r3, #0
 8001728:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800172a:	2300      	movs	r3, #0
 800172c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800172e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001732:	4619      	mov	r1, r3
 8001734:	4826      	ldr	r0, [pc, #152]	@ (80017d0 <MX_TIM1_Init+0x150>)
 8001736:	f003 fe8b 	bl	8005450 <HAL_TIMEx_MasterConfigSynchronization>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001740:	f000 f92a 	bl	8001998 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001744:	2360      	movs	r3, #96	@ 0x60
 8001746:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800174c:	2300      	movs	r3, #0
 800174e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001750:	2300      	movs	r3, #0
 8001752:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001754:	2300      	movs	r3, #0
 8001756:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001758:	2300      	movs	r3, #0
 800175a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800175c:	2300      	movs	r3, #0
 800175e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001764:	2200      	movs	r2, #0
 8001766:	4619      	mov	r1, r3
 8001768:	4819      	ldr	r0, [pc, #100]	@ (80017d0 <MX_TIM1_Init+0x150>)
 800176a:	f003 f9a9 	bl	8004ac0 <HAL_TIM_PWM_ConfigChannel>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001774:	f000 f910 	bl	8001998 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001778:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800177c:	2204      	movs	r2, #4
 800177e:	4619      	mov	r1, r3
 8001780:	4813      	ldr	r0, [pc, #76]	@ (80017d0 <MX_TIM1_Init+0x150>)
 8001782:	f003 f99d 	bl	8004ac0 <HAL_TIM_PWM_ConfigChannel>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800178c:	f000 f904 	bl	8001998 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001790:	2300      	movs	r3, #0
 8001792:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001794:	2300      	movs	r3, #0
 8001796:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001798:	2300      	movs	r3, #0
 800179a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017a8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	4619      	mov	r1, r3
 80017b2:	4807      	ldr	r0, [pc, #28]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80017b4:	f003 fec8 	bl	8005548 <HAL_TIMEx_ConfigBreakDeadTime>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80017be:	f000 f8eb 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80017c2:	4803      	ldr	r0, [pc, #12]	@ (80017d0 <MX_TIM1_Init+0x150>)
 80017c4:	f000 f9da 	bl	8001b7c <HAL_TIM_MspPostInit>

}
 80017c8:	bf00      	nop
 80017ca:	3758      	adds	r7, #88	@ 0x58
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000d94 	.word	0x20000d94
 80017d4:	40010000 	.word	0x40010000

080017d8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80017dc:	4b11      	ldr	r3, [pc, #68]	@ (8001824 <MX_UART4_Init+0x4c>)
 80017de:	4a12      	ldr	r2, [pc, #72]	@ (8001828 <MX_UART4_Init+0x50>)
 80017e0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80017e2:	4b10      	ldr	r3, [pc, #64]	@ (8001824 <MX_UART4_Init+0x4c>)
 80017e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017e8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80017ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001824 <MX_UART4_Init+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80017f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001824 <MX_UART4_Init+0x4c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80017f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001824 <MX_UART4_Init+0x4c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80017fc:	4b09      	ldr	r3, [pc, #36]	@ (8001824 <MX_UART4_Init+0x4c>)
 80017fe:	220c      	movs	r2, #12
 8001800:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001802:	4b08      	ldr	r3, [pc, #32]	@ (8001824 <MX_UART4_Init+0x4c>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001808:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <MX_UART4_Init+0x4c>)
 800180a:	2200      	movs	r2, #0
 800180c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800180e:	4805      	ldr	r0, [pc, #20]	@ (8001824 <MX_UART4_Init+0x4c>)
 8001810:	f003 ff00 	bl	8005614 <HAL_UART_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800181a:	f000 f8bd 	bl	8001998 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20000ddc 	.word	0x20000ddc
 8001828:	40004c00 	.word	0x40004c00

0800182c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <MX_DMA_Init+0x4c>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	4a0f      	ldr	r2, [pc, #60]	@ (8001878 <MX_DMA_Init+0x4c>)
 800183c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001840:	6313      	str	r3, [r2, #48]	@ 0x30
 8001842:	4b0d      	ldr	r3, [pc, #52]	@ (8001878 <MX_DMA_Init+0x4c>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	2100      	movs	r1, #0
 8001852:	200d      	movs	r0, #13
 8001854:	f000 fc76 	bl	8002144 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001858:	200d      	movs	r0, #13
 800185a:	f000 fc8f 	bl	800217c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2100      	movs	r1, #0
 8001862:	200f      	movs	r0, #15
 8001864:	f000 fc6e 	bl	8002144 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001868:	200f      	movs	r0, #15
 800186a:	f000 fc87 	bl	800217c <HAL_NVIC_EnableIRQ>

}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800

0800187c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b088      	sub	sp, #32
 8001880:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001882:	f107 030c 	add.w	r3, r7, #12
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	60da      	str	r2, [r3, #12]
 8001890:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	4b34      	ldr	r3, [pc, #208]	@ (8001968 <MX_GPIO_Init+0xec>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a33      	ldr	r2, [pc, #204]	@ (8001968 <MX_GPIO_Init+0xec>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b31      	ldr	r3, [pc, #196]	@ (8001968 <MX_GPIO_Init+0xec>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	607b      	str	r3, [r7, #4]
 80018b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001968 <MX_GPIO_Init+0xec>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a2c      	ldr	r2, [pc, #176]	@ (8001968 <MX_GPIO_Init+0xec>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b2a      	ldr	r3, [pc, #168]	@ (8001968 <MX_GPIO_Init+0xec>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	603b      	str	r3, [r7, #0]
 80018ce:	4b26      	ldr	r3, [pc, #152]	@ (8001968 <MX_GPIO_Init+0xec>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a25      	ldr	r2, [pc, #148]	@ (8001968 <MX_GPIO_Init+0xec>)
 80018d4:	f043 0302 	orr.w	r3, r3, #2
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b23      	ldr	r3, [pc, #140]	@ (8001968 <MX_GPIO_Init+0xec>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	603b      	str	r3, [r7, #0]
 80018e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_L_UP_Pin|MOTOR_L_DOWN_Pin|MOTOR_R_UP_Pin|MOTOR_R_DOWN_Pin, GPIO_PIN_RESET);
 80018e6:	2200      	movs	r2, #0
 80018e8:	210f      	movs	r1, #15
 80018ea:	4820      	ldr	r0, [pc, #128]	@ (800196c <MX_GPIO_Init+0xf0>)
 80018ec:	f001 f9ea 	bl	8002cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80018f0:	2200      	movs	r2, #0
 80018f2:	2120      	movs	r1, #32
 80018f4:	481e      	ldr	r0, [pc, #120]	@ (8001970 <MX_GPIO_Init+0xf4>)
 80018f6:	f001 f9e5 	bl	8002cc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001900:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001904:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	4619      	mov	r1, r3
 8001910:	4816      	ldr	r0, [pc, #88]	@ (800196c <MX_GPIO_Init+0xf0>)
 8001912:	f001 f843 	bl	800299c <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_L_UP_Pin MOTOR_L_DOWN_Pin MOTOR_R_UP_Pin MOTOR_R_DOWN_Pin */
  GPIO_InitStruct.Pin = MOTOR_L_UP_Pin|MOTOR_L_DOWN_Pin|MOTOR_R_UP_Pin|MOTOR_R_DOWN_Pin;
 8001916:	230f      	movs	r3, #15
 8001918:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191a:	2301      	movs	r3, #1
 800191c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2300      	movs	r3, #0
 8001924:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001926:	f107 030c 	add.w	r3, r7, #12
 800192a:	4619      	mov	r1, r3
 800192c:	480f      	ldr	r0, [pc, #60]	@ (800196c <MX_GPIO_Init+0xf0>)
 800192e:	f001 f835 	bl	800299c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001932:	2320      	movs	r3, #32
 8001934:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001936:	2301      	movs	r3, #1
 8001938:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193e:	2300      	movs	r3, #0
 8001940:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001942:	f107 030c 	add.w	r3, r7, #12
 8001946:	4619      	mov	r1, r3
 8001948:	4809      	ldr	r0, [pc, #36]	@ (8001970 <MX_GPIO_Init+0xf4>)
 800194a:	f001 f827 	bl	800299c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 7, 0);
 800194e:	2200      	movs	r2, #0
 8001950:	2107      	movs	r1, #7
 8001952:	2028      	movs	r0, #40	@ 0x28
 8001954:	f000 fbf6 	bl	8002144 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001958:	2028      	movs	r0, #40	@ 0x28
 800195a:	f000 fc0f 	bl	800217c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800195e:	bf00      	nop
 8001960:	3720      	adds	r7, #32
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40023800 	.word	0x40023800
 800196c:	40020800 	.word	0x40020800
 8001970:	40020000 	.word	0x40020000

08001974 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a04      	ldr	r2, [pc, #16]	@ (8001994 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d101      	bne.n	800198a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001986:	f000 fb05 	bl	8001f94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	40001400 	.word	0x40001400

08001998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800199c:	b672      	cpsid	i
}
 800199e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <Error_Handler+0x8>

080019a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	607b      	str	r3, [r7, #4]
 80019ae:	4b12      	ldr	r3, [pc, #72]	@ (80019f8 <HAL_MspInit+0x54>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b2:	4a11      	ldr	r2, [pc, #68]	@ (80019f8 <HAL_MspInit+0x54>)
 80019b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ba:	4b0f      	ldr	r3, [pc, #60]	@ (80019f8 <HAL_MspInit+0x54>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019c2:	607b      	str	r3, [r7, #4]
 80019c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	603b      	str	r3, [r7, #0]
 80019ca:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <HAL_MspInit+0x54>)
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	4a0a      	ldr	r2, [pc, #40]	@ (80019f8 <HAL_MspInit+0x54>)
 80019d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019d6:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <HAL_MspInit+0x54>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019de:	603b      	str	r3, [r7, #0]
 80019e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	210f      	movs	r1, #15
 80019e6:	f06f 0001 	mvn.w	r0, #1
 80019ea:	f000 fbab 	bl	8002144 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800

080019fc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08c      	sub	sp, #48	@ 0x30
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 031c 	add.w	r3, r7, #28
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a42      	ldr	r2, [pc, #264]	@ (8001b24 <HAL_I2C_MspInit+0x128>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d12c      	bne.n	8001a78 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61bb      	str	r3, [r7, #24]
 8001a22:	4b41      	ldr	r3, [pc, #260]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a40      	ldr	r2, [pc, #256]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001a28:	f043 0302 	orr.w	r3, r3, #2
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2e:	4b3e      	ldr	r3, [pc, #248]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	61bb      	str	r3, [r7, #24]
 8001a38:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ENC1_SCL_Pin|ENC1_SDA_Pin;
 8001a3a:	23c0      	movs	r3, #192	@ 0xc0
 8001a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a3e:	2312      	movs	r3, #18
 8001a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a46:	2303      	movs	r3, #3
 8001a48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a4a:	2304      	movs	r3, #4
 8001a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a4e:	f107 031c 	add.w	r3, r7, #28
 8001a52:	4619      	mov	r1, r3
 8001a54:	4835      	ldr	r0, [pc, #212]	@ (8001b2c <HAL_I2C_MspInit+0x130>)
 8001a56:	f000 ffa1 	bl	800299c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
 8001a5e:	4b32      	ldr	r3, [pc, #200]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a62:	4a31      	ldr	r2, [pc, #196]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001a64:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a72:	617b      	str	r3, [r7, #20]
 8001a74:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001a76:	e050      	b.n	8001b1a <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a2c      	ldr	r2, [pc, #176]	@ (8001b30 <HAL_I2C_MspInit+0x134>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d14b      	bne.n	8001b1a <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	613b      	str	r3, [r7, #16]
 8001a86:	4b28      	ldr	r3, [pc, #160]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	4a27      	ldr	r2, [pc, #156]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001a8c:	f043 0302 	orr.w	r3, r3, #2
 8001a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a92:	4b25      	ldr	r3, [pc, #148]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	4b21      	ldr	r3, [pc, #132]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	4a20      	ldr	r2, [pc, #128]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001aa8:	f043 0304 	orr.w	r3, r3, #4
 8001aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aae:	4b1e      	ldr	r3, [pc, #120]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	f003 0304 	and.w	r3, r3, #4
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_SCL_Pin;
 8001aba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ac0:	2312      	movs	r3, #18
 8001ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001acc:	2304      	movs	r3, #4
 8001ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SCL_GPIO_Port, &GPIO_InitStruct);
 8001ad0:	f107 031c 	add.w	r3, r7, #28
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4815      	ldr	r0, [pc, #84]	@ (8001b2c <HAL_I2C_MspInit+0x130>)
 8001ad8:	f000 ff60 	bl	800299c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC2_SDA_Pin;
 8001adc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ae2:	2312      	movs	r3, #18
 8001ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aea:	2303      	movs	r3, #3
 8001aec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001aee:	2304      	movs	r3, #4
 8001af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SDA_GPIO_Port, &GPIO_InitStruct);
 8001af2:	f107 031c 	add.w	r3, r7, #28
 8001af6:	4619      	mov	r1, r3
 8001af8:	480e      	ldr	r0, [pc, #56]	@ (8001b34 <HAL_I2C_MspInit+0x138>)
 8001afa:	f000 ff4f 	bl	800299c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	4b09      	ldr	r3, [pc, #36]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b06:	4a08      	ldr	r2, [pc, #32]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001b08:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b0e:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <HAL_I2C_MspInit+0x12c>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]
}
 8001b1a:	bf00      	nop
 8001b1c:	3730      	adds	r7, #48	@ 0x30
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40005400 	.word	0x40005400
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	40020400 	.word	0x40020400
 8001b30:	40005800 	.word	0x40005800
 8001b34:	40020800 	.word	0x40020800

08001b38 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a0b      	ldr	r2, [pc, #44]	@ (8001b74 <HAL_TIM_Base_MspInit+0x3c>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d10d      	bne.n	8001b66 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b78 <HAL_TIM_Base_MspInit+0x40>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b52:	4a09      	ldr	r2, [pc, #36]	@ (8001b78 <HAL_TIM_Base_MspInit+0x40>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b5a:	4b07      	ldr	r3, [pc, #28]	@ (8001b78 <HAL_TIM_Base_MspInit+0x40>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001b66:	bf00      	nop
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	40010000 	.word	0x40010000
 8001b78:	40023800 	.word	0x40023800

08001b7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 030c 	add.w	r3, r7, #12
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a12      	ldr	r2, [pc, #72]	@ (8001be4 <HAL_TIM_MspPostInit+0x68>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d11e      	bne.n	8001bdc <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	4b11      	ldr	r3, [pc, #68]	@ (8001be8 <HAL_TIM_MspPostInit+0x6c>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	4a10      	ldr	r2, [pc, #64]	@ (8001be8 <HAL_TIM_MspPostInit+0x6c>)
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bae:	4b0e      	ldr	r3, [pc, #56]	@ (8001be8 <HAL_TIM_MspPostInit+0x6c>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	60bb      	str	r3, [r7, #8]
 8001bb8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_R_PWM_Pin|MOTOR_L_PWM_Pin;
 8001bba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bbe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd0:	f107 030c 	add.w	r3, r7, #12
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4805      	ldr	r0, [pc, #20]	@ (8001bec <HAL_TIM_MspPostInit+0x70>)
 8001bd8:	f000 fee0 	bl	800299c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001bdc:	bf00      	nop
 8001bde:	3720      	adds	r7, #32
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40010000 	.word	0x40010000
 8001be8:	40023800 	.word	0x40023800
 8001bec:	40020000 	.word	0x40020000

08001bf0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b08a      	sub	sp, #40	@ 0x28
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf8:	f107 0314 	add.w	r3, r7, #20
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	60da      	str	r2, [r3, #12]
 8001c06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a4c      	ldr	r2, [pc, #304]	@ (8001d40 <HAL_UART_MspInit+0x150>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	f040 8091 	bne.w	8001d36 <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001c14:	2300      	movs	r3, #0
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	4b4a      	ldr	r3, [pc, #296]	@ (8001d44 <HAL_UART_MspInit+0x154>)
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1c:	4a49      	ldr	r2, [pc, #292]	@ (8001d44 <HAL_UART_MspInit+0x154>)
 8001c1e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001c22:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c24:	4b47      	ldr	r3, [pc, #284]	@ (8001d44 <HAL_UART_MspInit+0x154>)
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c2c:	613b      	str	r3, [r7, #16]
 8001c2e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c30:	2300      	movs	r3, #0
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	4b43      	ldr	r3, [pc, #268]	@ (8001d44 <HAL_UART_MspInit+0x154>)
 8001c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c38:	4a42      	ldr	r2, [pc, #264]	@ (8001d44 <HAL_UART_MspInit+0x154>)
 8001c3a:	f043 0301 	orr.w	r3, r3, #1
 8001c3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c40:	4b40      	ldr	r3, [pc, #256]	@ (8001d44 <HAL_UART_MspInit+0x154>)
 8001c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c50:	2302      	movs	r3, #2
 8001c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	4619      	mov	r1, r3
 8001c66:	4838      	ldr	r0, [pc, #224]	@ (8001d48 <HAL_UART_MspInit+0x158>)
 8001c68:	f000 fe98 	bl	800299c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001c6c:	4b37      	ldr	r3, [pc, #220]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001c6e:	4a38      	ldr	r2, [pc, #224]	@ (8001d50 <HAL_UART_MspInit+0x160>)
 8001c70:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001c72:	4b36      	ldr	r3, [pc, #216]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001c74:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c78:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c7a:	4b34      	ldr	r3, [pc, #208]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c80:	4b32      	ldr	r3, [pc, #200]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c86:	4b31      	ldr	r3, [pc, #196]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001c88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c8c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c94:	4b2d      	ldr	r3, [pc, #180]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8001c9a:	4b2c      	ldr	r3, [pc, #176]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001c9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ca0:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ca8:	4b28      	ldr	r3, [pc, #160]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001cae:	4827      	ldr	r0, [pc, #156]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001cb0:	f000 fa72 	bl	8002198 <HAL_DMA_Init>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001cba:	f7ff fe6d 	bl	8001998 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a22      	ldr	r2, [pc, #136]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001cc2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cc4:	4a21      	ldr	r2, [pc, #132]	@ (8001d4c <HAL_UART_MspInit+0x15c>)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8001cca:	4b22      	ldr	r3, [pc, #136]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001ccc:	4a22      	ldr	r2, [pc, #136]	@ (8001d58 <HAL_UART_MspInit+0x168>)
 8001cce:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8001cd0:	4b20      	ldr	r3, [pc, #128]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001cd2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001cd6:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001cda:	2240      	movs	r2, #64	@ 0x40
 8001cdc:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cde:	4b1d      	ldr	r3, [pc, #116]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001ce6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cea:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cec:	4b19      	ldr	r3, [pc, #100]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cf2:	4b18      	ldr	r3, [pc, #96]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8001cf8:	4b16      	ldr	r3, [pc, #88]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001cfe:	4b15      	ldr	r3, [pc, #84]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d04:	4b13      	ldr	r3, [pc, #76]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8001d0a:	4812      	ldr	r0, [pc, #72]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001d0c:	f000 fa44 	bl	8002198 <HAL_DMA_Init>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001d16:	f7ff fe3f 	bl	8001998 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001d1e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001d20:	4a0c      	ldr	r2, [pc, #48]	@ (8001d54 <HAL_UART_MspInit+0x164>)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 6, 0);
 8001d26:	2200      	movs	r2, #0
 8001d28:	2106      	movs	r1, #6
 8001d2a:	2034      	movs	r0, #52	@ 0x34
 8001d2c:	f000 fa0a 	bl	8002144 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001d30:	2034      	movs	r0, #52	@ 0x34
 8001d32:	f000 fa23 	bl	800217c <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8001d36:	bf00      	nop
 8001d38:	3728      	adds	r7, #40	@ 0x28
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40004c00 	.word	0x40004c00
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40020000 	.word	0x40020000
 8001d4c:	20000e24 	.word	0x20000e24
 8001d50:	40026040 	.word	0x40026040
 8001d54:	20000e84 	.word	0x20000e84
 8001d58:	40026070 	.word	0x40026070

08001d5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08e      	sub	sp, #56	@ 0x38
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001d64:	2300      	movs	r3, #0
 8001d66:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	4b33      	ldr	r3, [pc, #204]	@ (8001e40 <HAL_InitTick+0xe4>)
 8001d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d74:	4a32      	ldr	r2, [pc, #200]	@ (8001e40 <HAL_InitTick+0xe4>)
 8001d76:	f043 0320 	orr.w	r3, r3, #32
 8001d7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d7c:	4b30      	ldr	r3, [pc, #192]	@ (8001e40 <HAL_InitTick+0xe4>)
 8001d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d80:	f003 0320 	and.w	r3, r3, #32
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d88:	f107 0210 	add.w	r2, r7, #16
 8001d8c:	f107 0314 	add.w	r3, r7, #20
 8001d90:	4611      	mov	r1, r2
 8001d92:	4618      	mov	r0, r3
 8001d94:	f001 ff48 	bl	8003c28 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001d98:	6a3b      	ldr	r3, [r7, #32]
 8001d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d103      	bne.n	8001daa <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001da2:	f001 ff19 	bl	8003bd8 <HAL_RCC_GetPCLK1Freq>
 8001da6:	6378      	str	r0, [r7, #52]	@ 0x34
 8001da8:	e004      	b.n	8001db4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001daa:	f001 ff15 	bl	8003bd8 <HAL_RCC_GetPCLK1Freq>
 8001dae:	4603      	mov	r3, r0
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001db6:	4a23      	ldr	r2, [pc, #140]	@ (8001e44 <HAL_InitTick+0xe8>)
 8001db8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbc:	0c9b      	lsrs	r3, r3, #18
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001dc2:	4b21      	ldr	r3, [pc, #132]	@ (8001e48 <HAL_InitTick+0xec>)
 8001dc4:	4a21      	ldr	r2, [pc, #132]	@ (8001e4c <HAL_InitTick+0xf0>)
 8001dc6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e48 <HAL_InitTick+0xec>)
 8001dca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001dce:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8001e48 <HAL_InitTick+0xec>)
 8001dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dd4:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e48 <HAL_InitTick+0xec>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e48 <HAL_InitTick+0xec>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de2:	4b19      	ldr	r3, [pc, #100]	@ (8001e48 <HAL_InitTick+0xec>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001de8:	4817      	ldr	r0, [pc, #92]	@ (8001e48 <HAL_InitTick+0xec>)
 8001dea:	f002 fb97 	bl	800451c <HAL_TIM_Base_Init>
 8001dee:	4603      	mov	r3, r0
 8001df0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001df4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d11b      	bne.n	8001e34 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001dfc:	4812      	ldr	r0, [pc, #72]	@ (8001e48 <HAL_InitTick+0xec>)
 8001dfe:	f002 fbdd 	bl	80045bc <HAL_TIM_Base_Start_IT>
 8001e02:	4603      	mov	r3, r0
 8001e04:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001e08:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d111      	bne.n	8001e34 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001e10:	2037      	movs	r0, #55	@ 0x37
 8001e12:	f000 f9b3 	bl	800217c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2b0f      	cmp	r3, #15
 8001e1a:	d808      	bhi.n	8001e2e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	6879      	ldr	r1, [r7, #4]
 8001e20:	2037      	movs	r0, #55	@ 0x37
 8001e22:	f000 f98f 	bl	8002144 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e26:	4a0a      	ldr	r2, [pc, #40]	@ (8001e50 <HAL_InitTick+0xf4>)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6013      	str	r3, [r2, #0]
 8001e2c:	e002      	b.n	8001e34 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001e34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3738      	adds	r7, #56	@ 0x38
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40023800 	.word	0x40023800
 8001e44:	431bde83 	.word	0x431bde83
 8001e48:	20000ee4 	.word	0x20000ee4
 8001e4c:	40001400 	.word	0x40001400
 8001e50:	20000038 	.word	0x20000038

08001e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <NMI_Handler+0x4>

08001e5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e60:	bf00      	nop
 8001e62:	e7fd      	b.n	8001e60 <HardFault_Handler+0x4>

08001e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <MemManage_Handler+0x4>

08001e6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <BusFault_Handler+0x4>

08001e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <UsageFault_Handler+0x4>

08001e7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
	...

08001e8c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001e90:	4802      	ldr	r0, [pc, #8]	@ (8001e9c <DMA1_Stream2_IRQHandler+0x10>)
 8001e92:	f000 fb19 	bl	80024c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20000e24 	.word	0x20000e24

08001ea0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001ea4:	4802      	ldr	r0, [pc, #8]	@ (8001eb0 <DMA1_Stream4_IRQHandler+0x10>)
 8001ea6:	f000 fb0f 	bl	80024c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000e84 	.word	0x20000e84

08001eb4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001eb8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ebc:	f000 ff36 	bl	8002d2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ec0:	bf00      	nop
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001ec8:	4802      	ldr	r0, [pc, #8]	@ (8001ed4 <TIM7_IRQHandler+0x10>)
 8001eca:	f002 fd09 	bl	80048e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000ee4 	.word	0x20000ee4

08001ed8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <SystemInit+0x20>)
 8001ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ee2:	4a05      	ldr	r2, [pc, #20]	@ (8001ef8 <SystemInit+0x20>)
 8001ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001efc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f34 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f00:	f7ff ffea 	bl	8001ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f04:	480c      	ldr	r0, [pc, #48]	@ (8001f38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f06:	490d      	ldr	r1, [pc, #52]	@ (8001f3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f08:	4a0d      	ldr	r2, [pc, #52]	@ (8001f40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f0c:	e002      	b.n	8001f14 <LoopCopyDataInit>

08001f0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f12:	3304      	adds	r3, #4

08001f14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f18:	d3f9      	bcc.n	8001f0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f1c:	4c0a      	ldr	r4, [pc, #40]	@ (8001f48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f20:	e001      	b.n	8001f26 <LoopFillZerobss>

08001f22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f24:	3204      	adds	r2, #4

08001f26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f28:	d3fb      	bcc.n	8001f22 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001f2a:	f00c fd65 	bl	800e9f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f2e:	f7ff fabd 	bl	80014ac <main>
  bx  lr    
 8001f32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f3c:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001f40:	0800ff18 	.word	0x0800ff18
  ldr r2, =_sbss
 8001f44:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001f48:	200061a4 	.word	0x200061a4

08001f4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f4c:	e7fe      	b.n	8001f4c <ADC_IRQHandler>
	...

08001f50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f54:	4b0e      	ldr	r3, [pc, #56]	@ (8001f90 <HAL_Init+0x40>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a0d      	ldr	r2, [pc, #52]	@ (8001f90 <HAL_Init+0x40>)
 8001f5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f60:	4b0b      	ldr	r3, [pc, #44]	@ (8001f90 <HAL_Init+0x40>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a0a      	ldr	r2, [pc, #40]	@ (8001f90 <HAL_Init+0x40>)
 8001f66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f6c:	4b08      	ldr	r3, [pc, #32]	@ (8001f90 <HAL_Init+0x40>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a07      	ldr	r2, [pc, #28]	@ (8001f90 <HAL_Init+0x40>)
 8001f72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f78:	2003      	movs	r0, #3
 8001f7a:	f000 f8d8 	bl	800212e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f7ff feec 	bl	8001d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f84:	f7ff fd0e 	bl	80019a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40023c00 	.word	0x40023c00

08001f94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f98:	4b06      	ldr	r3, [pc, #24]	@ (8001fb4 <HAL_IncTick+0x20>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4b06      	ldr	r3, [pc, #24]	@ (8001fb8 <HAL_IncTick+0x24>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	4a04      	ldr	r2, [pc, #16]	@ (8001fb8 <HAL_IncTick+0x24>)
 8001fa6:	6013      	str	r3, [r2, #0]
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	2000003c 	.word	0x2000003c
 8001fb8:	20000f2c 	.word	0x20000f2c

08001fbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001fc0:	4b03      	ldr	r3, [pc, #12]	@ (8001fd0 <HAL_GetTick+0x14>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	20000f2c 	.word	0x20000f2c

08001fd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f003 0307 	and.w	r3, r3, #7
 8001fe2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8002018 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fea:	68ba      	ldr	r2, [r7, #8]
 8001fec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ffc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002000:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002004:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002006:	4a04      	ldr	r2, [pc, #16]	@ (8002018 <__NVIC_SetPriorityGrouping+0x44>)
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	60d3      	str	r3, [r2, #12]
}
 800200c:	bf00      	nop
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002020:	4b04      	ldr	r3, [pc, #16]	@ (8002034 <__NVIC_GetPriorityGrouping+0x18>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	0a1b      	lsrs	r3, r3, #8
 8002026:	f003 0307 	and.w	r3, r3, #7
}
 800202a:	4618      	mov	r0, r3
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	2b00      	cmp	r3, #0
 8002048:	db0b      	blt.n	8002062 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	f003 021f 	and.w	r2, r3, #31
 8002050:	4907      	ldr	r1, [pc, #28]	@ (8002070 <__NVIC_EnableIRQ+0x38>)
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	095b      	lsrs	r3, r3, #5
 8002058:	2001      	movs	r0, #1
 800205a:	fa00 f202 	lsl.w	r2, r0, r2
 800205e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	e000e100 	.word	0xe000e100

08002074 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	6039      	str	r1, [r7, #0]
 800207e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002084:	2b00      	cmp	r3, #0
 8002086:	db0a      	blt.n	800209e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	b2da      	uxtb	r2, r3
 800208c:	490c      	ldr	r1, [pc, #48]	@ (80020c0 <__NVIC_SetPriority+0x4c>)
 800208e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002092:	0112      	lsls	r2, r2, #4
 8002094:	b2d2      	uxtb	r2, r2
 8002096:	440b      	add	r3, r1
 8002098:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800209c:	e00a      	b.n	80020b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	4908      	ldr	r1, [pc, #32]	@ (80020c4 <__NVIC_SetPriority+0x50>)
 80020a4:	79fb      	ldrb	r3, [r7, #7]
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	3b04      	subs	r3, #4
 80020ac:	0112      	lsls	r2, r2, #4
 80020ae:	b2d2      	uxtb	r2, r2
 80020b0:	440b      	add	r3, r1
 80020b2:	761a      	strb	r2, [r3, #24]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	e000e100 	.word	0xe000e100
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b089      	sub	sp, #36	@ 0x24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f003 0307 	and.w	r3, r3, #7
 80020da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f1c3 0307 	rsb	r3, r3, #7
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	bf28      	it	cs
 80020e6:	2304      	movcs	r3, #4
 80020e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	3304      	adds	r3, #4
 80020ee:	2b06      	cmp	r3, #6
 80020f0:	d902      	bls.n	80020f8 <NVIC_EncodePriority+0x30>
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	3b03      	subs	r3, #3
 80020f6:	e000      	b.n	80020fa <NVIC_EncodePriority+0x32>
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	43da      	mvns	r2, r3
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	401a      	ands	r2, r3
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002110:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	fa01 f303 	lsl.w	r3, r1, r3
 800211a:	43d9      	mvns	r1, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002120:	4313      	orrs	r3, r2
         );
}
 8002122:	4618      	mov	r0, r3
 8002124:	3724      	adds	r7, #36	@ 0x24
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr

0800212e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	b082      	sub	sp, #8
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f7ff ff4c 	bl	8001fd4 <__NVIC_SetPriorityGrouping>
}
 800213c:	bf00      	nop
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
 8002150:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002152:	2300      	movs	r3, #0
 8002154:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002156:	f7ff ff61 	bl	800201c <__NVIC_GetPriorityGrouping>
 800215a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	68b9      	ldr	r1, [r7, #8]
 8002160:	6978      	ldr	r0, [r7, #20]
 8002162:	f7ff ffb1 	bl	80020c8 <NVIC_EncodePriority>
 8002166:	4602      	mov	r2, r0
 8002168:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800216c:	4611      	mov	r1, r2
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff ff80 	bl	8002074 <__NVIC_SetPriority>
}
 8002174:	bf00      	nop
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff ff54 	bl	8002038 <__NVIC_EnableIRQ>
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80021a4:	f7ff ff0a 	bl	8001fbc <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d101      	bne.n	80021b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e099      	b.n	80022e8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2202      	movs	r2, #2
 80021b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 0201 	bic.w	r2, r2, #1
 80021d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021d4:	e00f      	b.n	80021f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021d6:	f7ff fef1 	bl	8001fbc <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b05      	cmp	r3, #5
 80021e2:	d908      	bls.n	80021f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2220      	movs	r2, #32
 80021e8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2203      	movs	r2, #3
 80021ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e078      	b.n	80022e8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1e8      	bne.n	80021d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800220c:	697a      	ldr	r2, [r7, #20]
 800220e:	4b38      	ldr	r3, [pc, #224]	@ (80022f0 <HAL_DMA_Init+0x158>)
 8002210:	4013      	ands	r3, r2
 8002212:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002222:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800222e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800223a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002242:	697a      	ldr	r2, [r7, #20]
 8002244:	4313      	orrs	r3, r2
 8002246:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224c:	2b04      	cmp	r3, #4
 800224e:	d107      	bne.n	8002260 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002258:	4313      	orrs	r3, r2
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	4313      	orrs	r3, r2
 800225e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	697a      	ldr	r2, [r7, #20]
 8002266:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	f023 0307 	bic.w	r3, r3, #7
 8002276:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800227c:	697a      	ldr	r2, [r7, #20]
 800227e:	4313      	orrs	r3, r2
 8002280:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002286:	2b04      	cmp	r3, #4
 8002288:	d117      	bne.n	80022ba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	4313      	orrs	r3, r2
 8002292:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002298:	2b00      	cmp	r3, #0
 800229a:	d00e      	beq.n	80022ba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f000 fb01 	bl	80028a4 <DMA_CheckFifoParam>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d008      	beq.n	80022ba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2240      	movs	r2, #64	@ 0x40
 80022ac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2201      	movs	r2, #1
 80022b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80022b6:	2301      	movs	r3, #1
 80022b8:	e016      	b.n	80022e8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	697a      	ldr	r2, [r7, #20]
 80022c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 fab8 	bl	8002838 <DMA_CalcBaseAndBitshift>
 80022c8:	4603      	mov	r3, r0
 80022ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d0:	223f      	movs	r2, #63	@ 0x3f
 80022d2:	409a      	lsls	r2, r3
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2201      	movs	r2, #1
 80022e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3718      	adds	r7, #24
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	f010803f 	.word	0xf010803f

080022f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	607a      	str	r2, [r7, #4]
 8002300:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800230a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002312:	2b01      	cmp	r3, #1
 8002314:	d101      	bne.n	800231a <HAL_DMA_Start_IT+0x26>
 8002316:	2302      	movs	r3, #2
 8002318:	e040      	b.n	800239c <HAL_DMA_Start_IT+0xa8>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b01      	cmp	r3, #1
 800232c:	d12f      	bne.n	800238e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2202      	movs	r2, #2
 8002332:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2200      	movs	r2, #0
 800233a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	68b9      	ldr	r1, [r7, #8]
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 fa4a 	bl	80027dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800234c:	223f      	movs	r2, #63	@ 0x3f
 800234e:	409a      	lsls	r2, r3
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f042 0216 	orr.w	r2, r2, #22
 8002362:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002368:	2b00      	cmp	r3, #0
 800236a:	d007      	beq.n	800237c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0208 	orr.w	r2, r2, #8
 800237a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f042 0201 	orr.w	r2, r2, #1
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	e005      	b.n	800239a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002396:	2302      	movs	r3, #2
 8002398:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800239a:	7dfb      	ldrb	r3, [r7, #23]
}
 800239c:	4618      	mov	r0, r3
 800239e:	3718      	adds	r7, #24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80023b2:	f7ff fe03 	bl	8001fbc <HAL_GetTick>
 80023b6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d008      	beq.n	80023d6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2280      	movs	r2, #128	@ 0x80
 80023c8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e052      	b.n	800247c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0216 	bic.w	r2, r2, #22
 80023e4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	695a      	ldr	r2, [r3, #20]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023f4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d103      	bne.n	8002406 <HAL_DMA_Abort+0x62>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002402:	2b00      	cmp	r3, #0
 8002404:	d007      	beq.n	8002416 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 0208 	bic.w	r2, r2, #8
 8002414:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f022 0201 	bic.w	r2, r2, #1
 8002424:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002426:	e013      	b.n	8002450 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002428:	f7ff fdc8 	bl	8001fbc <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b05      	cmp	r3, #5
 8002434:	d90c      	bls.n	8002450 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2220      	movs	r2, #32
 800243a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2203      	movs	r2, #3
 8002440:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e015      	b.n	800247c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1e4      	bne.n	8002428 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002462:	223f      	movs	r2, #63	@ 0x3f
 8002464:	409a      	lsls	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2201      	movs	r2, #1
 800246e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d004      	beq.n	80024a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2280      	movs	r2, #128	@ 0x80
 800249c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e00c      	b.n	80024bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2205      	movs	r2, #5
 80024a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 0201 	bic.w	r2, r2, #1
 80024b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80024d0:	2300      	movs	r3, #0
 80024d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80024d4:	4b8e      	ldr	r3, [pc, #568]	@ (8002710 <HAL_DMA_IRQHandler+0x248>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a8e      	ldr	r2, [pc, #568]	@ (8002714 <HAL_DMA_IRQHandler+0x24c>)
 80024da:	fba2 2303 	umull	r2, r3, r2, r3
 80024de:	0a9b      	lsrs	r3, r3, #10
 80024e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f2:	2208      	movs	r2, #8
 80024f4:	409a      	lsls	r2, r3
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d01a      	beq.n	8002534 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0304 	and.w	r3, r3, #4
 8002508:	2b00      	cmp	r3, #0
 800250a:	d013      	beq.n	8002534 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 0204 	bic.w	r2, r2, #4
 800251a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002520:	2208      	movs	r2, #8
 8002522:	409a      	lsls	r2, r3
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800252c:	f043 0201 	orr.w	r2, r3, #1
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002538:	2201      	movs	r2, #1
 800253a:	409a      	lsls	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	4013      	ands	r3, r2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d012      	beq.n	800256a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00b      	beq.n	800256a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002556:	2201      	movs	r2, #1
 8002558:	409a      	lsls	r2, r3
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002562:	f043 0202 	orr.w	r2, r3, #2
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800256e:	2204      	movs	r2, #4
 8002570:	409a      	lsls	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	4013      	ands	r3, r2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d012      	beq.n	80025a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d00b      	beq.n	80025a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800258c:	2204      	movs	r2, #4
 800258e:	409a      	lsls	r2, r3
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002598:	f043 0204 	orr.w	r2, r3, #4
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a4:	2210      	movs	r2, #16
 80025a6:	409a      	lsls	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	4013      	ands	r3, r2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d043      	beq.n	8002638 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0308 	and.w	r3, r3, #8
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d03c      	beq.n	8002638 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c2:	2210      	movs	r2, #16
 80025c4:	409a      	lsls	r2, r3
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d018      	beq.n	800260a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d108      	bne.n	80025f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d024      	beq.n	8002638 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	4798      	blx	r3
 80025f6:	e01f      	b.n	8002638 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d01b      	beq.n	8002638 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	4798      	blx	r3
 8002608:	e016      	b.n	8002638 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002614:	2b00      	cmp	r3, #0
 8002616:	d107      	bne.n	8002628 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 0208 	bic.w	r2, r2, #8
 8002626:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262c:	2b00      	cmp	r3, #0
 800262e:	d003      	beq.n	8002638 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800263c:	2220      	movs	r2, #32
 800263e:	409a      	lsls	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4013      	ands	r3, r2
 8002644:	2b00      	cmp	r3, #0
 8002646:	f000 808f 	beq.w	8002768 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0310 	and.w	r3, r3, #16
 8002654:	2b00      	cmp	r3, #0
 8002656:	f000 8087 	beq.w	8002768 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800265e:	2220      	movs	r2, #32
 8002660:	409a      	lsls	r2, r3
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b05      	cmp	r3, #5
 8002670:	d136      	bne.n	80026e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 0216 	bic.w	r2, r2, #22
 8002680:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	695a      	ldr	r2, [r3, #20]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002690:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002696:	2b00      	cmp	r3, #0
 8002698:	d103      	bne.n	80026a2 <HAL_DMA_IRQHandler+0x1da>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d007      	beq.n	80026b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 0208 	bic.w	r2, r2, #8
 80026b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b6:	223f      	movs	r2, #63	@ 0x3f
 80026b8:	409a      	lsls	r2, r3
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d07e      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	4798      	blx	r3
        }
        return;
 80026de:	e079      	b.n	80027d4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d01d      	beq.n	800272a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d10d      	bne.n	8002718 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002700:	2b00      	cmp	r3, #0
 8002702:	d031      	beq.n	8002768 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	4798      	blx	r3
 800270c:	e02c      	b.n	8002768 <HAL_DMA_IRQHandler+0x2a0>
 800270e:	bf00      	nop
 8002710:	20000034 	.word	0x20000034
 8002714:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800271c:	2b00      	cmp	r3, #0
 800271e:	d023      	beq.n	8002768 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	4798      	blx	r3
 8002728:	e01e      	b.n	8002768 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002734:	2b00      	cmp	r3, #0
 8002736:	d10f      	bne.n	8002758 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 0210 	bic.w	r2, r2, #16
 8002746:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800276c:	2b00      	cmp	r3, #0
 800276e:	d032      	beq.n	80027d6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b00      	cmp	r3, #0
 800277a:	d022      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2205      	movs	r2, #5
 8002780:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0201 	bic.w	r2, r2, #1
 8002792:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	3301      	adds	r3, #1
 8002798:	60bb      	str	r3, [r7, #8]
 800279a:	697a      	ldr	r2, [r7, #20]
 800279c:	429a      	cmp	r2, r3
 800279e:	d307      	bcc.n	80027b0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d1f2      	bne.n	8002794 <HAL_DMA_IRQHandler+0x2cc>
 80027ae:	e000      	b.n	80027b2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80027b0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d005      	beq.n	80027d6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	4798      	blx	r3
 80027d2:	e000      	b.n	80027d6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80027d4:	bf00      	nop
    }
  }
}
 80027d6:	3718      	adds	r7, #24
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
 80027e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80027f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	2b40      	cmp	r3, #64	@ 0x40
 8002808:	d108      	bne.n	800281c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68ba      	ldr	r2, [r7, #8]
 8002818:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800281a:	e007      	b.n	800282c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	60da      	str	r2, [r3, #12]
}
 800282c:	bf00      	nop
 800282e:	3714      	adds	r7, #20
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	b2db      	uxtb	r3, r3
 8002846:	3b10      	subs	r3, #16
 8002848:	4a14      	ldr	r2, [pc, #80]	@ (800289c <DMA_CalcBaseAndBitshift+0x64>)
 800284a:	fba2 2303 	umull	r2, r3, r2, r3
 800284e:	091b      	lsrs	r3, r3, #4
 8002850:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002852:	4a13      	ldr	r2, [pc, #76]	@ (80028a0 <DMA_CalcBaseAndBitshift+0x68>)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4413      	add	r3, r2
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	461a      	mov	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2b03      	cmp	r3, #3
 8002864:	d909      	bls.n	800287a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800286e:	f023 0303 	bic.w	r3, r3, #3
 8002872:	1d1a      	adds	r2, r3, #4
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	659a      	str	r2, [r3, #88]	@ 0x58
 8002878:	e007      	b.n	800288a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002882:	f023 0303 	bic.w	r3, r3, #3
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800288e:	4618      	mov	r0, r3
 8002890:	3714      	adds	r7, #20
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	aaaaaaab 	.word	0xaaaaaaab
 80028a0:	0800fae4 	.word	0x0800fae4

080028a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d11f      	bne.n	80028fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	2b03      	cmp	r3, #3
 80028c2:	d856      	bhi.n	8002972 <DMA_CheckFifoParam+0xce>
 80028c4:	a201      	add	r2, pc, #4	@ (adr r2, 80028cc <DMA_CheckFifoParam+0x28>)
 80028c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ca:	bf00      	nop
 80028cc:	080028dd 	.word	0x080028dd
 80028d0:	080028ef 	.word	0x080028ef
 80028d4:	080028dd 	.word	0x080028dd
 80028d8:	08002973 	.word	0x08002973
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d046      	beq.n	8002976 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028ec:	e043      	b.n	8002976 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80028f6:	d140      	bne.n	800297a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028fc:	e03d      	b.n	800297a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002906:	d121      	bne.n	800294c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b03      	cmp	r3, #3
 800290c:	d837      	bhi.n	800297e <DMA_CheckFifoParam+0xda>
 800290e:	a201      	add	r2, pc, #4	@ (adr r2, 8002914 <DMA_CheckFifoParam+0x70>)
 8002910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002914:	08002925 	.word	0x08002925
 8002918:	0800292b 	.word	0x0800292b
 800291c:	08002925 	.word	0x08002925
 8002920:	0800293d 	.word	0x0800293d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	73fb      	strb	r3, [r7, #15]
      break;
 8002928:	e030      	b.n	800298c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d025      	beq.n	8002982 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800293a:	e022      	b.n	8002982 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002940:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002944:	d11f      	bne.n	8002986 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800294a:	e01c      	b.n	8002986 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b02      	cmp	r3, #2
 8002950:	d903      	bls.n	800295a <DMA_CheckFifoParam+0xb6>
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	2b03      	cmp	r3, #3
 8002956:	d003      	beq.n	8002960 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002958:	e018      	b.n	800298c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	73fb      	strb	r3, [r7, #15]
      break;
 800295e:	e015      	b.n	800298c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002964:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d00e      	beq.n	800298a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	73fb      	strb	r3, [r7, #15]
      break;
 8002970:	e00b      	b.n	800298a <DMA_CheckFifoParam+0xe6>
      break;
 8002972:	bf00      	nop
 8002974:	e00a      	b.n	800298c <DMA_CheckFifoParam+0xe8>
      break;
 8002976:	bf00      	nop
 8002978:	e008      	b.n	800298c <DMA_CheckFifoParam+0xe8>
      break;
 800297a:	bf00      	nop
 800297c:	e006      	b.n	800298c <DMA_CheckFifoParam+0xe8>
      break;
 800297e:	bf00      	nop
 8002980:	e004      	b.n	800298c <DMA_CheckFifoParam+0xe8>
      break;
 8002982:	bf00      	nop
 8002984:	e002      	b.n	800298c <DMA_CheckFifoParam+0xe8>
      break;   
 8002986:	bf00      	nop
 8002988:	e000      	b.n	800298c <DMA_CheckFifoParam+0xe8>
      break;
 800298a:	bf00      	nop
    }
  } 
  
  return status; 
 800298c:	7bfb      	ldrb	r3, [r7, #15]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3714      	adds	r7, #20
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop

0800299c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800299c:	b480      	push	{r7}
 800299e:	b089      	sub	sp, #36	@ 0x24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029a6:	2300      	movs	r3, #0
 80029a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029aa:	2300      	movs	r3, #0
 80029ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029b2:	2300      	movs	r3, #0
 80029b4:	61fb      	str	r3, [r7, #28]
 80029b6:	e165      	b.n	8002c84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029b8:	2201      	movs	r2, #1
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	4013      	ands	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	f040 8154 	bne.w	8002c7e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f003 0303 	and.w	r3, r3, #3
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d005      	beq.n	80029ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d130      	bne.n	8002a50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	2203      	movs	r2, #3
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43db      	mvns	r3, r3
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	4013      	ands	r3, r2
 8002a04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a24:	2201      	movs	r2, #1
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	4013      	ands	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	091b      	lsrs	r3, r3, #4
 8002a3a:	f003 0201 	and.w	r2, r3, #1
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 0303 	and.w	r3, r3, #3
 8002a58:	2b03      	cmp	r3, #3
 8002a5a:	d017      	beq.n	8002a8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	2203      	movs	r2, #3
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4013      	ands	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f003 0303 	and.w	r3, r3, #3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d123      	bne.n	8002ae0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	08da      	lsrs	r2, r3, #3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	3208      	adds	r2, #8
 8002aa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	f003 0307 	and.w	r3, r3, #7
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	220f      	movs	r2, #15
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	691a      	ldr	r2, [r3, #16]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	08da      	lsrs	r2, r3, #3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3208      	adds	r2, #8
 8002ada:	69b9      	ldr	r1, [r7, #24]
 8002adc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	2203      	movs	r2, #3
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	43db      	mvns	r3, r3
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4013      	ands	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f003 0203 	and.w	r2, r3, #3
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 80ae 	beq.w	8002c7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	4b5d      	ldr	r3, [pc, #372]	@ (8002c9c <HAL_GPIO_Init+0x300>)
 8002b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2a:	4a5c      	ldr	r2, [pc, #368]	@ (8002c9c <HAL_GPIO_Init+0x300>)
 8002b2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b32:	4b5a      	ldr	r3, [pc, #360]	@ (8002c9c <HAL_GPIO_Init+0x300>)
 8002b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b3e:	4a58      	ldr	r2, [pc, #352]	@ (8002ca0 <HAL_GPIO_Init+0x304>)
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	089b      	lsrs	r3, r3, #2
 8002b44:	3302      	adds	r3, #2
 8002b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	f003 0303 	and.w	r3, r3, #3
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	220f      	movs	r2, #15
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a4f      	ldr	r2, [pc, #316]	@ (8002ca4 <HAL_GPIO_Init+0x308>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d025      	beq.n	8002bb6 <HAL_GPIO_Init+0x21a>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a4e      	ldr	r2, [pc, #312]	@ (8002ca8 <HAL_GPIO_Init+0x30c>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d01f      	beq.n	8002bb2 <HAL_GPIO_Init+0x216>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a4d      	ldr	r2, [pc, #308]	@ (8002cac <HAL_GPIO_Init+0x310>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d019      	beq.n	8002bae <HAL_GPIO_Init+0x212>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a4c      	ldr	r2, [pc, #304]	@ (8002cb0 <HAL_GPIO_Init+0x314>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d013      	beq.n	8002baa <HAL_GPIO_Init+0x20e>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a4b      	ldr	r2, [pc, #300]	@ (8002cb4 <HAL_GPIO_Init+0x318>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d00d      	beq.n	8002ba6 <HAL_GPIO_Init+0x20a>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a4a      	ldr	r2, [pc, #296]	@ (8002cb8 <HAL_GPIO_Init+0x31c>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d007      	beq.n	8002ba2 <HAL_GPIO_Init+0x206>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a49      	ldr	r2, [pc, #292]	@ (8002cbc <HAL_GPIO_Init+0x320>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d101      	bne.n	8002b9e <HAL_GPIO_Init+0x202>
 8002b9a:	2306      	movs	r3, #6
 8002b9c:	e00c      	b.n	8002bb8 <HAL_GPIO_Init+0x21c>
 8002b9e:	2307      	movs	r3, #7
 8002ba0:	e00a      	b.n	8002bb8 <HAL_GPIO_Init+0x21c>
 8002ba2:	2305      	movs	r3, #5
 8002ba4:	e008      	b.n	8002bb8 <HAL_GPIO_Init+0x21c>
 8002ba6:	2304      	movs	r3, #4
 8002ba8:	e006      	b.n	8002bb8 <HAL_GPIO_Init+0x21c>
 8002baa:	2303      	movs	r3, #3
 8002bac:	e004      	b.n	8002bb8 <HAL_GPIO_Init+0x21c>
 8002bae:	2302      	movs	r3, #2
 8002bb0:	e002      	b.n	8002bb8 <HAL_GPIO_Init+0x21c>
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e000      	b.n	8002bb8 <HAL_GPIO_Init+0x21c>
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	69fa      	ldr	r2, [r7, #28]
 8002bba:	f002 0203 	and.w	r2, r2, #3
 8002bbe:	0092      	lsls	r2, r2, #2
 8002bc0:	4093      	lsls	r3, r2
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bc8:	4935      	ldr	r1, [pc, #212]	@ (8002ca0 <HAL_GPIO_Init+0x304>)
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	089b      	lsrs	r3, r3, #2
 8002bce:	3302      	adds	r3, #2
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bd6:	4b3a      	ldr	r3, [pc, #232]	@ (8002cc0 <HAL_GPIO_Init+0x324>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	43db      	mvns	r3, r3
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	4013      	ands	r3, r2
 8002be4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bfa:	4a31      	ldr	r2, [pc, #196]	@ (8002cc0 <HAL_GPIO_Init+0x324>)
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c00:	4b2f      	ldr	r3, [pc, #188]	@ (8002cc0 <HAL_GPIO_Init+0x324>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c24:	4a26      	ldr	r2, [pc, #152]	@ (8002cc0 <HAL_GPIO_Init+0x324>)
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c2a:	4b25      	ldr	r3, [pc, #148]	@ (8002cc0 <HAL_GPIO_Init+0x324>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	43db      	mvns	r3, r3
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	4013      	ands	r3, r2
 8002c38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d003      	beq.n	8002c4e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c4e:	4a1c      	ldr	r2, [pc, #112]	@ (8002cc0 <HAL_GPIO_Init+0x324>)
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c54:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc0 <HAL_GPIO_Init+0x324>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	4013      	ands	r3, r2
 8002c62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c78:	4a11      	ldr	r2, [pc, #68]	@ (8002cc0 <HAL_GPIO_Init+0x324>)
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	3301      	adds	r3, #1
 8002c82:	61fb      	str	r3, [r7, #28]
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	2b0f      	cmp	r3, #15
 8002c88:	f67f ae96 	bls.w	80029b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c8c:	bf00      	nop
 8002c8e:	bf00      	nop
 8002c90:	3724      	adds	r7, #36	@ 0x24
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	40013800 	.word	0x40013800
 8002ca4:	40020000 	.word	0x40020000
 8002ca8:	40020400 	.word	0x40020400
 8002cac:	40020800 	.word	0x40020800
 8002cb0:	40020c00 	.word	0x40020c00
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40021400 	.word	0x40021400
 8002cbc:	40021800 	.word	0x40021800
 8002cc0:	40013c00 	.word	0x40013c00

08002cc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	460b      	mov	r3, r1
 8002cce:	807b      	strh	r3, [r7, #2]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cd4:	787b      	ldrb	r3, [r7, #1]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d003      	beq.n	8002ce2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cda:	887a      	ldrh	r2, [r7, #2]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ce0:	e003      	b.n	8002cea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ce2:	887b      	ldrh	r3, [r7, #2]
 8002ce4:	041a      	lsls	r2, r3, #16
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	619a      	str	r2, [r3, #24]
}
 8002cea:	bf00      	nop
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b085      	sub	sp, #20
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
 8002cfe:	460b      	mov	r3, r1
 8002d00:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	695b      	ldr	r3, [r3, #20]
 8002d06:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d08:	887a      	ldrh	r2, [r7, #2]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	041a      	lsls	r2, r3, #16
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	43d9      	mvns	r1, r3
 8002d14:	887b      	ldrh	r3, [r7, #2]
 8002d16:	400b      	ands	r3, r1
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	619a      	str	r2, [r3, #24]
}
 8002d1e:	bf00      	nop
 8002d20:	3714      	adds	r7, #20
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
	...

08002d2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d36:	4b08      	ldr	r3, [pc, #32]	@ (8002d58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d38:	695a      	ldr	r2, [r3, #20]
 8002d3a:	88fb      	ldrh	r3, [r7, #6]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d006      	beq.n	8002d50 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d42:	4a05      	ldr	r2, [pc, #20]	@ (8002d58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d44:	88fb      	ldrh	r3, [r7, #6]
 8002d46:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d48:	88fb      	ldrh	r3, [r7, #6]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f004 fdf0 	bl	8007930 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d50:	bf00      	nop
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	40013c00 	.word	0x40013c00

08002d5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e12b      	b.n	8002fc6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d106      	bne.n	8002d88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7fe fe3a 	bl	80019fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2224      	movs	r2, #36	@ 0x24
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0201 	bic.w	r2, r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002dae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002dbe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dc0:	f000 ff0a 	bl	8003bd8 <HAL_RCC_GetPCLK1Freq>
 8002dc4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	4a81      	ldr	r2, [pc, #516]	@ (8002fd0 <HAL_I2C_Init+0x274>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d807      	bhi.n	8002de0 <HAL_I2C_Init+0x84>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	4a80      	ldr	r2, [pc, #512]	@ (8002fd4 <HAL_I2C_Init+0x278>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	bf94      	ite	ls
 8002dd8:	2301      	movls	r3, #1
 8002dda:	2300      	movhi	r3, #0
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	e006      	b.n	8002dee <HAL_I2C_Init+0x92>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	4a7d      	ldr	r2, [pc, #500]	@ (8002fd8 <HAL_I2C_Init+0x27c>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	bf94      	ite	ls
 8002de8:	2301      	movls	r3, #1
 8002dea:	2300      	movhi	r3, #0
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e0e7      	b.n	8002fc6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	4a78      	ldr	r2, [pc, #480]	@ (8002fdc <HAL_I2C_Init+0x280>)
 8002dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfe:	0c9b      	lsrs	r3, r3, #18
 8002e00:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	4a6a      	ldr	r2, [pc, #424]	@ (8002fd0 <HAL_I2C_Init+0x274>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d802      	bhi.n	8002e30 <HAL_I2C_Init+0xd4>
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	e009      	b.n	8002e44 <HAL_I2C_Init+0xe8>
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e36:	fb02 f303 	mul.w	r3, r2, r3
 8002e3a:	4a69      	ldr	r2, [pc, #420]	@ (8002fe0 <HAL_I2C_Init+0x284>)
 8002e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e40:	099b      	lsrs	r3, r3, #6
 8002e42:	3301      	adds	r3, #1
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	6812      	ldr	r2, [r2, #0]
 8002e48:	430b      	orrs	r3, r1
 8002e4a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e56:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	495c      	ldr	r1, [pc, #368]	@ (8002fd0 <HAL_I2C_Init+0x274>)
 8002e60:	428b      	cmp	r3, r1
 8002e62:	d819      	bhi.n	8002e98 <HAL_I2C_Init+0x13c>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	1e59      	subs	r1, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e72:	1c59      	adds	r1, r3, #1
 8002e74:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e78:	400b      	ands	r3, r1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00a      	beq.n	8002e94 <HAL_I2C_Init+0x138>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	1e59      	subs	r1, r3, #1
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e92:	e051      	b.n	8002f38 <HAL_I2C_Init+0x1dc>
 8002e94:	2304      	movs	r3, #4
 8002e96:	e04f      	b.n	8002f38 <HAL_I2C_Init+0x1dc>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d111      	bne.n	8002ec4 <HAL_I2C_Init+0x168>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	1e58      	subs	r0, r3, #1
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6859      	ldr	r1, [r3, #4]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	440b      	add	r3, r1
 8002eae:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bf0c      	ite	eq
 8002ebc:	2301      	moveq	r3, #1
 8002ebe:	2300      	movne	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	e012      	b.n	8002eea <HAL_I2C_Init+0x18e>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	1e58      	subs	r0, r3, #1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6859      	ldr	r1, [r3, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	0099      	lsls	r1, r3, #2
 8002ed4:	440b      	add	r3, r1
 8002ed6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eda:	3301      	adds	r3, #1
 8002edc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	bf0c      	ite	eq
 8002ee4:	2301      	moveq	r3, #1
 8002ee6:	2300      	movne	r3, #0
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <HAL_I2C_Init+0x196>
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e022      	b.n	8002f38 <HAL_I2C_Init+0x1dc>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d10e      	bne.n	8002f18 <HAL_I2C_Init+0x1bc>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	1e58      	subs	r0, r3, #1
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6859      	ldr	r1, [r3, #4]
 8002f02:	460b      	mov	r3, r1
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	440b      	add	r3, r1
 8002f08:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f16:	e00f      	b.n	8002f38 <HAL_I2C_Init+0x1dc>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1e58      	subs	r0, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6859      	ldr	r1, [r3, #4]
 8002f20:	460b      	mov	r3, r1
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	0099      	lsls	r1, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f2e:	3301      	adds	r3, #1
 8002f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f34:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f38:	6879      	ldr	r1, [r7, #4]
 8002f3a:	6809      	ldr	r1, [r1, #0]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	69da      	ldr	r2, [r3, #28]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a1b      	ldr	r3, [r3, #32]
 8002f52:	431a      	orrs	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f66:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	6911      	ldr	r1, [r2, #16]
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	68d2      	ldr	r2, [r2, #12]
 8002f72:	4311      	orrs	r1, r2
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6812      	ldr	r2, [r2, #0]
 8002f78:	430b      	orrs	r3, r1
 8002f7a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	695a      	ldr	r2, [r3, #20]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 0201 	orr.w	r2, r2, #1
 8002fa6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	000186a0 	.word	0x000186a0
 8002fd4:	001e847f 	.word	0x001e847f
 8002fd8:	003d08ff 	.word	0x003d08ff
 8002fdc:	431bde83 	.word	0x431bde83
 8002fe0:	10624dd3 	.word	0x10624dd3

08002fe4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b08c      	sub	sp, #48	@ 0x30
 8002fe8:	af02      	add	r7, sp, #8
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	4608      	mov	r0, r1
 8002fee:	4611      	mov	r1, r2
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	817b      	strh	r3, [r7, #10]
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	813b      	strh	r3, [r7, #8]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ffe:	f7fe ffdd 	bl	8001fbc <HAL_GetTick>
 8003002:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b20      	cmp	r3, #32
 800300e:	f040 8214 	bne.w	800343a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003014:	9300      	str	r3, [sp, #0]
 8003016:	2319      	movs	r3, #25
 8003018:	2201      	movs	r2, #1
 800301a:	497b      	ldr	r1, [pc, #492]	@ (8003208 <HAL_I2C_Mem_Read+0x224>)
 800301c:	68f8      	ldr	r0, [r7, #12]
 800301e:	f000 fafb 	bl	8003618 <I2C_WaitOnFlagUntilTimeout>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d001      	beq.n	800302c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003028:	2302      	movs	r3, #2
 800302a:	e207      	b.n	800343c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003032:	2b01      	cmp	r3, #1
 8003034:	d101      	bne.n	800303a <HAL_I2C_Mem_Read+0x56>
 8003036:	2302      	movs	r3, #2
 8003038:	e200      	b.n	800343c <HAL_I2C_Mem_Read+0x458>
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	2b01      	cmp	r3, #1
 800304e:	d007      	beq.n	8003060 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f042 0201 	orr.w	r2, r2, #1
 800305e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800306e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2222      	movs	r2, #34	@ 0x22
 8003074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2240      	movs	r2, #64	@ 0x40
 800307c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800308a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003090:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003096:	b29a      	uxth	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4a5b      	ldr	r2, [pc, #364]	@ (800320c <HAL_I2C_Mem_Read+0x228>)
 80030a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030a2:	88f8      	ldrh	r0, [r7, #6]
 80030a4:	893a      	ldrh	r2, [r7, #8]
 80030a6:	8979      	ldrh	r1, [r7, #10]
 80030a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030aa:	9301      	str	r3, [sp, #4]
 80030ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	4603      	mov	r3, r0
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	f000 f9c8 	bl	8003448 <I2C_RequestMemoryRead>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e1bc      	b.n	800343c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d113      	bne.n	80030f2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ca:	2300      	movs	r3, #0
 80030cc:	623b      	str	r3, [r7, #32]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	695b      	ldr	r3, [r3, #20]
 80030d4:	623b      	str	r3, [r7, #32]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	623b      	str	r3, [r7, #32]
 80030de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ee:	601a      	str	r2, [r3, #0]
 80030f0:	e190      	b.n	8003414 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d11b      	bne.n	8003132 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003108:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800310a:	2300      	movs	r3, #0
 800310c:	61fb      	str	r3, [r7, #28]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	61fb      	str	r3, [r7, #28]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	61fb      	str	r3, [r7, #28]
 800311e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	e170      	b.n	8003414 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003136:	2b02      	cmp	r3, #2
 8003138:	d11b      	bne.n	8003172 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003148:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003158:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800315a:	2300      	movs	r3, #0
 800315c:	61bb      	str	r3, [r7, #24]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	61bb      	str	r3, [r7, #24]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	61bb      	str	r3, [r7, #24]
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	e150      	b.n	8003414 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003172:	2300      	movs	r3, #0
 8003174:	617b      	str	r3, [r7, #20]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	695b      	ldr	r3, [r3, #20]
 800317c:	617b      	str	r3, [r7, #20]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	617b      	str	r3, [r7, #20]
 8003186:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003188:	e144      	b.n	8003414 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800318e:	2b03      	cmp	r3, #3
 8003190:	f200 80f1 	bhi.w	8003376 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003198:	2b01      	cmp	r3, #1
 800319a:	d123      	bne.n	80031e4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800319c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800319e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f000 fb9b 	bl	80038dc <I2C_WaitOnRXNEFlagUntilTimeout>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d001      	beq.n	80031b0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e145      	b.n	800343c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	691a      	ldr	r2, [r3, #16]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ba:	b2d2      	uxtb	r2, r2
 80031bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c2:	1c5a      	adds	r2, r3, #1
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d8:	b29b      	uxth	r3, r3
 80031da:	3b01      	subs	r3, #1
 80031dc:	b29a      	uxth	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80031e2:	e117      	b.n	8003414 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d14e      	bne.n	800328a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f2:	2200      	movs	r2, #0
 80031f4:	4906      	ldr	r1, [pc, #24]	@ (8003210 <HAL_I2C_Mem_Read+0x22c>)
 80031f6:	68f8      	ldr	r0, [r7, #12]
 80031f8:	f000 fa0e 	bl	8003618 <I2C_WaitOnFlagUntilTimeout>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d008      	beq.n	8003214 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e11a      	b.n	800343c <HAL_I2C_Mem_Read+0x458>
 8003206:	bf00      	nop
 8003208:	00100002 	.word	0x00100002
 800320c:	ffff0000 	.word	0xffff0000
 8003210:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003222:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	691a      	ldr	r2, [r3, #16]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322e:	b2d2      	uxtb	r2, r2
 8003230:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003236:	1c5a      	adds	r2, r3, #1
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003240:	3b01      	subs	r3, #1
 8003242:	b29a      	uxth	r2, r3
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800324c:	b29b      	uxth	r3, r3
 800324e:	3b01      	subs	r3, #1
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	691a      	ldr	r2, [r3, #16]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003260:	b2d2      	uxtb	r2, r2
 8003262:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003272:	3b01      	subs	r3, #1
 8003274:	b29a      	uxth	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800327e:	b29b      	uxth	r3, r3
 8003280:	3b01      	subs	r3, #1
 8003282:	b29a      	uxth	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003288:	e0c4      	b.n	8003414 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800328a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003290:	2200      	movs	r2, #0
 8003292:	496c      	ldr	r1, [pc, #432]	@ (8003444 <HAL_I2C_Mem_Read+0x460>)
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f000 f9bf 	bl	8003618 <I2C_WaitOnFlagUntilTimeout>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e0cb      	b.n	800343c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	691a      	ldr	r2, [r3, #16]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032be:	b2d2      	uxtb	r2, r2
 80032c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c6:	1c5a      	adds	r2, r3, #1
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d0:	3b01      	subs	r3, #1
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032dc:	b29b      	uxth	r3, r3
 80032de:	3b01      	subs	r3, #1
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ec:	2200      	movs	r2, #0
 80032ee:	4955      	ldr	r1, [pc, #340]	@ (8003444 <HAL_I2C_Mem_Read+0x460>)
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f000 f991 	bl	8003618 <I2C_WaitOnFlagUntilTimeout>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e09d      	b.n	800343c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800330e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	691a      	ldr	r2, [r3, #16]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003322:	1c5a      	adds	r2, r3, #1
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800332c:	3b01      	subs	r3, #1
 800332e:	b29a      	uxth	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003338:	b29b      	uxth	r3, r3
 800333a:	3b01      	subs	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	691a      	ldr	r2, [r3, #16]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334c:	b2d2      	uxtb	r2, r2
 800334e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003354:	1c5a      	adds	r2, r3, #1
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800335e:	3b01      	subs	r3, #1
 8003360:	b29a      	uxth	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800336a:	b29b      	uxth	r3, r3
 800336c:	3b01      	subs	r3, #1
 800336e:	b29a      	uxth	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003374:	e04e      	b.n	8003414 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003376:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003378:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f000 faae 	bl	80038dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e058      	b.n	800343c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	691a      	ldr	r2, [r3, #16]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003394:	b2d2      	uxtb	r2, r2
 8003396:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a6:	3b01      	subs	r3, #1
 80033a8:	b29a      	uxth	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	3b01      	subs	r3, #1
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	f003 0304 	and.w	r3, r3, #4
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d124      	bne.n	8003414 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	d107      	bne.n	80033e2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033e0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	691a      	ldr	r2, [r3, #16]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ec:	b2d2      	uxtb	r2, r2
 80033ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f4:	1c5a      	adds	r2, r3, #1
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fe:	3b01      	subs	r3, #1
 8003400:	b29a      	uxth	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800340a:	b29b      	uxth	r3, r3
 800340c:	3b01      	subs	r3, #1
 800340e:	b29a      	uxth	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003418:	2b00      	cmp	r3, #0
 800341a:	f47f aeb6 	bne.w	800318a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2220      	movs	r2, #32
 8003422:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003436:	2300      	movs	r3, #0
 8003438:	e000      	b.n	800343c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800343a:	2302      	movs	r3, #2
  }
}
 800343c:	4618      	mov	r0, r3
 800343e:	3728      	adds	r7, #40	@ 0x28
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	00010004 	.word	0x00010004

08003448 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b088      	sub	sp, #32
 800344c:	af02      	add	r7, sp, #8
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	4608      	mov	r0, r1
 8003452:	4611      	mov	r1, r2
 8003454:	461a      	mov	r2, r3
 8003456:	4603      	mov	r3, r0
 8003458:	817b      	strh	r3, [r7, #10]
 800345a:	460b      	mov	r3, r1
 800345c:	813b      	strh	r3, [r7, #8]
 800345e:	4613      	mov	r3, r2
 8003460:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003470:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003480:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	2200      	movs	r2, #0
 800348a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f000 f8c2 	bl	8003618 <I2C_WaitOnFlagUntilTimeout>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00d      	beq.n	80034b6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034a8:	d103      	bne.n	80034b2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e0aa      	b.n	800360c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034b6:	897b      	ldrh	r3, [r7, #10]
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	461a      	mov	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80034c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c8:	6a3a      	ldr	r2, [r7, #32]
 80034ca:	4952      	ldr	r1, [pc, #328]	@ (8003614 <I2C_RequestMemoryRead+0x1cc>)
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f000 f91d 	bl	800370c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e097      	b.n	800360c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034dc:	2300      	movs	r3, #0
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	617b      	str	r3, [r7, #20]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	699b      	ldr	r3, [r3, #24]
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034f4:	6a39      	ldr	r1, [r7, #32]
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f000 f9a8 	bl	800384c <I2C_WaitOnTXEFlagUntilTimeout>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00d      	beq.n	800351e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	2b04      	cmp	r3, #4
 8003508:	d107      	bne.n	800351a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003518:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e076      	b.n	800360c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800351e:	88fb      	ldrh	r3, [r7, #6]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d105      	bne.n	8003530 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003524:	893b      	ldrh	r3, [r7, #8]
 8003526:	b2da      	uxtb	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	611a      	str	r2, [r3, #16]
 800352e:	e021      	b.n	8003574 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003530:	893b      	ldrh	r3, [r7, #8]
 8003532:	0a1b      	lsrs	r3, r3, #8
 8003534:	b29b      	uxth	r3, r3
 8003536:	b2da      	uxtb	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800353e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003540:	6a39      	ldr	r1, [r7, #32]
 8003542:	68f8      	ldr	r0, [r7, #12]
 8003544:	f000 f982 	bl	800384c <I2C_WaitOnTXEFlagUntilTimeout>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00d      	beq.n	800356a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003552:	2b04      	cmp	r3, #4
 8003554:	d107      	bne.n	8003566 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003564:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e050      	b.n	800360c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800356a:	893b      	ldrh	r3, [r7, #8]
 800356c:	b2da      	uxtb	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003576:	6a39      	ldr	r1, [r7, #32]
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f000 f967 	bl	800384c <I2C_WaitOnTXEFlagUntilTimeout>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00d      	beq.n	80035a0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003588:	2b04      	cmp	r3, #4
 800358a:	d107      	bne.n	800359c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800359a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e035      	b.n	800360c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035ae:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	6a3b      	ldr	r3, [r7, #32]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f000 f82b 	bl	8003618 <I2C_WaitOnFlagUntilTimeout>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00d      	beq.n	80035e4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035d6:	d103      	bne.n	80035e0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e013      	b.n	800360c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80035e4:	897b      	ldrh	r3, [r7, #10]
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	f043 0301 	orr.w	r3, r3, #1
 80035ec:	b2da      	uxtb	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f6:	6a3a      	ldr	r2, [r7, #32]
 80035f8:	4906      	ldr	r1, [pc, #24]	@ (8003614 <I2C_RequestMemoryRead+0x1cc>)
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 f886 	bl	800370c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e000      	b.n	800360c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3718      	adds	r7, #24
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	00010002 	.word	0x00010002

08003618 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	603b      	str	r3, [r7, #0]
 8003624:	4613      	mov	r3, r2
 8003626:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003628:	e048      	b.n	80036bc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003630:	d044      	beq.n	80036bc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003632:	f7fe fcc3 	bl	8001fbc <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	d302      	bcc.n	8003648 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d139      	bne.n	80036bc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	0c1b      	lsrs	r3, r3, #16
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b01      	cmp	r3, #1
 8003650:	d10d      	bne.n	800366e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	43da      	mvns	r2, r3
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	4013      	ands	r3, r2
 800365e:	b29b      	uxth	r3, r3
 8003660:	2b00      	cmp	r3, #0
 8003662:	bf0c      	ite	eq
 8003664:	2301      	moveq	r3, #1
 8003666:	2300      	movne	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	461a      	mov	r2, r3
 800366c:	e00c      	b.n	8003688 <I2C_WaitOnFlagUntilTimeout+0x70>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	43da      	mvns	r2, r3
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	4013      	ands	r3, r2
 800367a:	b29b      	uxth	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	bf0c      	ite	eq
 8003680:	2301      	moveq	r3, #1
 8003682:	2300      	movne	r3, #0
 8003684:	b2db      	uxtb	r3, r3
 8003686:	461a      	mov	r2, r3
 8003688:	79fb      	ldrb	r3, [r7, #7]
 800368a:	429a      	cmp	r2, r3
 800368c:	d116      	bne.n	80036bc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2220      	movs	r2, #32
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a8:	f043 0220 	orr.w	r2, r3, #32
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e023      	b.n	8003704 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	0c1b      	lsrs	r3, r3, #16
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d10d      	bne.n	80036e2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	43da      	mvns	r2, r3
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	4013      	ands	r3, r2
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	bf0c      	ite	eq
 80036d8:	2301      	moveq	r3, #1
 80036da:	2300      	movne	r3, #0
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	461a      	mov	r2, r3
 80036e0:	e00c      	b.n	80036fc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	43da      	mvns	r2, r3
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	4013      	ands	r3, r2
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	bf0c      	ite	eq
 80036f4:	2301      	moveq	r3, #1
 80036f6:	2300      	movne	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	461a      	mov	r2, r3
 80036fc:	79fb      	ldrb	r3, [r7, #7]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d093      	beq.n	800362a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
 8003718:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800371a:	e071      	b.n	8003800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800372a:	d123      	bne.n	8003774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800373a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003744:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2200      	movs	r2, #0
 800374a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2220      	movs	r2, #32
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003760:	f043 0204 	orr.w	r2, r3, #4
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e067      	b.n	8003844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800377a:	d041      	beq.n	8003800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800377c:	f7fe fc1e 	bl	8001fbc <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	429a      	cmp	r2, r3
 800378a:	d302      	bcc.n	8003792 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d136      	bne.n	8003800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	0c1b      	lsrs	r3, r3, #16
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b01      	cmp	r3, #1
 800379a:	d10c      	bne.n	80037b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	43da      	mvns	r2, r3
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	4013      	ands	r3, r2
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	bf14      	ite	ne
 80037ae:	2301      	movne	r3, #1
 80037b0:	2300      	moveq	r3, #0
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	e00b      	b.n	80037ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	43da      	mvns	r2, r3
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	4013      	ands	r3, r2
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	bf14      	ite	ne
 80037c8:	2301      	movne	r3, #1
 80037ca:	2300      	moveq	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d016      	beq.n	8003800 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2220      	movs	r2, #32
 80037dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ec:	f043 0220 	orr.w	r2, r3, #32
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e021      	b.n	8003844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	0c1b      	lsrs	r3, r3, #16
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b01      	cmp	r3, #1
 8003808:	d10c      	bne.n	8003824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	43da      	mvns	r2, r3
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	4013      	ands	r3, r2
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	bf14      	ite	ne
 800381c:	2301      	movne	r3, #1
 800381e:	2300      	moveq	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	e00b      	b.n	800383c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	43da      	mvns	r2, r3
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	4013      	ands	r3, r2
 8003830:	b29b      	uxth	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	bf14      	ite	ne
 8003836:	2301      	movne	r3, #1
 8003838:	2300      	moveq	r3, #0
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b00      	cmp	r3, #0
 800383e:	f47f af6d 	bne.w	800371c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3710      	adds	r7, #16
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003858:	e034      	b.n	80038c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 f89b 	bl	8003996 <I2C_IsAcknowledgeFailed>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e034      	b.n	80038d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003870:	d028      	beq.n	80038c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003872:	f7fe fba3 	bl	8001fbc <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	68ba      	ldr	r2, [r7, #8]
 800387e:	429a      	cmp	r2, r3
 8003880:	d302      	bcc.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d11d      	bne.n	80038c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003892:	2b80      	cmp	r3, #128	@ 0x80
 8003894:	d016      	beq.n	80038c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2220      	movs	r2, #32
 80038a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b0:	f043 0220 	orr.w	r2, r3, #32
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e007      	b.n	80038d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	695b      	ldr	r3, [r3, #20]
 80038ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ce:	2b80      	cmp	r3, #128	@ 0x80
 80038d0:	d1c3      	bne.n	800385a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038e8:	e049      	b.n	800397e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695b      	ldr	r3, [r3, #20]
 80038f0:	f003 0310 	and.w	r3, r3, #16
 80038f4:	2b10      	cmp	r3, #16
 80038f6:	d119      	bne.n	800392c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f06f 0210 	mvn.w	r2, #16
 8003900:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2220      	movs	r2, #32
 800390c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e030      	b.n	800398e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800392c:	f7fe fb46 	bl	8001fbc <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	429a      	cmp	r2, r3
 800393a:	d302      	bcc.n	8003942 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d11d      	bne.n	800397e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800394c:	2b40      	cmp	r3, #64	@ 0x40
 800394e:	d016      	beq.n	800397e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2220      	movs	r2, #32
 800395a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396a:	f043 0220 	orr.w	r2, r3, #32
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e007      	b.n	800398e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003988:	2b40      	cmp	r3, #64	@ 0x40
 800398a:	d1ae      	bne.n	80038ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3710      	adds	r7, #16
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}

08003996 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039ac:	d11b      	bne.n	80039e6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039b6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2220      	movs	r2, #32
 80039c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	f043 0204 	orr.w	r2, r3, #4
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e000      	b.n	80039e8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d101      	bne.n	8003a08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e0cc      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a08:	4b68      	ldr	r3, [pc, #416]	@ (8003bac <HAL_RCC_ClockConfig+0x1b8>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 030f 	and.w	r3, r3, #15
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d90c      	bls.n	8003a30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a16:	4b65      	ldr	r3, [pc, #404]	@ (8003bac <HAL_RCC_ClockConfig+0x1b8>)
 8003a18:	683a      	ldr	r2, [r7, #0]
 8003a1a:	b2d2      	uxtb	r2, r2
 8003a1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a1e:	4b63      	ldr	r3, [pc, #396]	@ (8003bac <HAL_RCC_ClockConfig+0x1b8>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 030f 	and.w	r3, r3, #15
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d001      	beq.n	8003a30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e0b8      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0302 	and.w	r3, r3, #2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d020      	beq.n	8003a7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0304 	and.w	r3, r3, #4
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d005      	beq.n	8003a54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a48:	4b59      	ldr	r3, [pc, #356]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	4a58      	ldr	r2, [pc, #352]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0308 	and.w	r3, r3, #8
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d005      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a60:	4b53      	ldr	r3, [pc, #332]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	4a52      	ldr	r2, [pc, #328]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a6c:	4b50      	ldr	r3, [pc, #320]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	494d      	ldr	r1, [pc, #308]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d044      	beq.n	8003b14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d107      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a92:	4b47      	ldr	r3, [pc, #284]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d119      	bne.n	8003ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e07f      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d003      	beq.n	8003ab2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aae:	2b03      	cmp	r3, #3
 8003ab0:	d107      	bne.n	8003ac2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ab2:	4b3f      	ldr	r3, [pc, #252]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d109      	bne.n	8003ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e06f      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac2:	4b3b      	ldr	r3, [pc, #236]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d101      	bne.n	8003ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e067      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ad2:	4b37      	ldr	r3, [pc, #220]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f023 0203 	bic.w	r2, r3, #3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	4934      	ldr	r1, [pc, #208]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ae4:	f7fe fa6a 	bl	8001fbc <HAL_GetTick>
 8003ae8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aea:	e00a      	b.n	8003b02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aec:	f7fe fa66 	bl	8001fbc <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e04f      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b02:	4b2b      	ldr	r3, [pc, #172]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f003 020c 	and.w	r2, r3, #12
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d1eb      	bne.n	8003aec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b14:	4b25      	ldr	r3, [pc, #148]	@ (8003bac <HAL_RCC_ClockConfig+0x1b8>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 030f 	and.w	r3, r3, #15
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d20c      	bcs.n	8003b3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b22:	4b22      	ldr	r3, [pc, #136]	@ (8003bac <HAL_RCC_ClockConfig+0x1b8>)
 8003b24:	683a      	ldr	r2, [r7, #0]
 8003b26:	b2d2      	uxtb	r2, r2
 8003b28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b2a:	4b20      	ldr	r3, [pc, #128]	@ (8003bac <HAL_RCC_ClockConfig+0x1b8>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 030f 	and.w	r3, r3, #15
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d001      	beq.n	8003b3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e032      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0304 	and.w	r3, r3, #4
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d008      	beq.n	8003b5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b48:	4b19      	ldr	r3, [pc, #100]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	4916      	ldr	r1, [pc, #88]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0308 	and.w	r3, r3, #8
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d009      	beq.n	8003b7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b66:	4b12      	ldr	r3, [pc, #72]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	00db      	lsls	r3, r3, #3
 8003b74:	490e      	ldr	r1, [pc, #56]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b7a:	f000 f887 	bl	8003c8c <HAL_RCC_GetSysClockFreq>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	091b      	lsrs	r3, r3, #4
 8003b86:	f003 030f 	and.w	r3, r3, #15
 8003b8a:	490a      	ldr	r1, [pc, #40]	@ (8003bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8003b8c:	5ccb      	ldrb	r3, [r1, r3]
 8003b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b92:	4a09      	ldr	r2, [pc, #36]	@ (8003bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8003b94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b96:	4b09      	ldr	r3, [pc, #36]	@ (8003bbc <HAL_RCC_ClockConfig+0x1c8>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7fe f8de 	bl	8001d5c <HAL_InitTick>

  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3710      	adds	r7, #16
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	40023c00 	.word	0x40023c00
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	0800facc 	.word	0x0800facc
 8003bb8:	20000034 	.word	0x20000034
 8003bbc:	20000038 	.word	0x20000038

08003bc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bc4:	4b03      	ldr	r3, [pc, #12]	@ (8003bd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	20000034 	.word	0x20000034

08003bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bdc:	f7ff fff0 	bl	8003bc0 <HAL_RCC_GetHCLKFreq>
 8003be0:	4602      	mov	r2, r0
 8003be2:	4b05      	ldr	r3, [pc, #20]	@ (8003bf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	0a9b      	lsrs	r3, r3, #10
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	4903      	ldr	r1, [pc, #12]	@ (8003bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bee:	5ccb      	ldrb	r3, [r1, r3]
 8003bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	40023800 	.word	0x40023800
 8003bfc:	0800fadc 	.word	0x0800fadc

08003c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c04:	f7ff ffdc 	bl	8003bc0 <HAL_RCC_GetHCLKFreq>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	4b05      	ldr	r3, [pc, #20]	@ (8003c20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	0b5b      	lsrs	r3, r3, #13
 8003c10:	f003 0307 	and.w	r3, r3, #7
 8003c14:	4903      	ldr	r1, [pc, #12]	@ (8003c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c16:	5ccb      	ldrb	r3, [r1, r3]
 8003c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40023800 	.word	0x40023800
 8003c24:	0800fadc 	.word	0x0800fadc

08003c28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	220f      	movs	r2, #15
 8003c36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003c38:	4b12      	ldr	r3, [pc, #72]	@ (8003c84 <HAL_RCC_GetClockConfig+0x5c>)
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 0203 	and.w	r2, r3, #3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003c44:	4b0f      	ldr	r3, [pc, #60]	@ (8003c84 <HAL_RCC_GetClockConfig+0x5c>)
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003c50:	4b0c      	ldr	r3, [pc, #48]	@ (8003c84 <HAL_RCC_GetClockConfig+0x5c>)
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003c5c:	4b09      	ldr	r3, [pc, #36]	@ (8003c84 <HAL_RCC_GetClockConfig+0x5c>)
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	08db      	lsrs	r3, r3, #3
 8003c62:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003c6a:	4b07      	ldr	r3, [pc, #28]	@ (8003c88 <HAL_RCC_GetClockConfig+0x60>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 020f 	and.w	r2, r3, #15
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	601a      	str	r2, [r3, #0]
}
 8003c76:	bf00      	nop
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	40023800 	.word	0x40023800
 8003c88:	40023c00 	.word	0x40023c00

08003c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c90:	b0a6      	sub	sp, #152	@ 0x98
 8003c92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c94:	2300      	movs	r3, #0
 8003c96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cb2:	4bc8      	ldr	r3, [pc, #800]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	f003 030c 	and.w	r3, r3, #12
 8003cba:	2b0c      	cmp	r3, #12
 8003cbc:	f200 817e 	bhi.w	8003fbc <HAL_RCC_GetSysClockFreq+0x330>
 8003cc0:	a201      	add	r2, pc, #4	@ (adr r2, 8003cc8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc6:	bf00      	nop
 8003cc8:	08003cfd 	.word	0x08003cfd
 8003ccc:	08003fbd 	.word	0x08003fbd
 8003cd0:	08003fbd 	.word	0x08003fbd
 8003cd4:	08003fbd 	.word	0x08003fbd
 8003cd8:	08003d05 	.word	0x08003d05
 8003cdc:	08003fbd 	.word	0x08003fbd
 8003ce0:	08003fbd 	.word	0x08003fbd
 8003ce4:	08003fbd 	.word	0x08003fbd
 8003ce8:	08003d0d 	.word	0x08003d0d
 8003cec:	08003fbd 	.word	0x08003fbd
 8003cf0:	08003fbd 	.word	0x08003fbd
 8003cf4:	08003fbd 	.word	0x08003fbd
 8003cf8:	08003e77 	.word	0x08003e77
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cfc:	4bb6      	ldr	r3, [pc, #728]	@ (8003fd8 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003cfe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003d02:	e15f      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d04:	4bb5      	ldr	r3, [pc, #724]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x350>)
 8003d06:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003d0a:	e15b      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d0c:	4bb1      	ldr	r3, [pc, #708]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d14:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d18:	4bae      	ldr	r3, [pc, #696]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d031      	beq.n	8003d88 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d24:	4bab      	ldr	r3, [pc, #684]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	099b      	lsrs	r3, r3, #6
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d36:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d38:	2300      	movs	r3, #0
 8003d3a:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d3c:	4ba7      	ldr	r3, [pc, #668]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x350>)
 8003d3e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003d42:	462a      	mov	r2, r5
 8003d44:	fb03 f202 	mul.w	r2, r3, r2
 8003d48:	2300      	movs	r3, #0
 8003d4a:	4621      	mov	r1, r4
 8003d4c:	fb01 f303 	mul.w	r3, r1, r3
 8003d50:	4413      	add	r3, r2
 8003d52:	4aa2      	ldr	r2, [pc, #648]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x350>)
 8003d54:	4621      	mov	r1, r4
 8003d56:	fba1 1202 	umull	r1, r2, r1, r2
 8003d5a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d5c:	460a      	mov	r2, r1
 8003d5e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003d60:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003d62:	4413      	add	r3, r2
 8003d64:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d6e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003d70:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d74:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003d78:	f7fc ff4c 	bl	8000c14 <__aeabi_uldivmod>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	4613      	mov	r3, r2
 8003d82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d86:	e064      	b.n	8003e52 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d88:	4b92      	ldr	r3, [pc, #584]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	099b      	lsrs	r3, r3, #6
 8003d8e:	2200      	movs	r2, #0
 8003d90:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d92:	657a      	str	r2, [r7, #84]	@ 0x54
 8003d94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003da0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003da4:	4622      	mov	r2, r4
 8003da6:	462b      	mov	r3, r5
 8003da8:	f04f 0000 	mov.w	r0, #0
 8003dac:	f04f 0100 	mov.w	r1, #0
 8003db0:	0159      	lsls	r1, r3, #5
 8003db2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003db6:	0150      	lsls	r0, r2, #5
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4621      	mov	r1, r4
 8003dbe:	1a51      	subs	r1, r2, r1
 8003dc0:	6139      	str	r1, [r7, #16]
 8003dc2:	4629      	mov	r1, r5
 8003dc4:	eb63 0301 	sbc.w	r3, r3, r1
 8003dc8:	617b      	str	r3, [r7, #20]
 8003dca:	f04f 0200 	mov.w	r2, #0
 8003dce:	f04f 0300 	mov.w	r3, #0
 8003dd2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003dd6:	4659      	mov	r1, fp
 8003dd8:	018b      	lsls	r3, r1, #6
 8003dda:	4651      	mov	r1, sl
 8003ddc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003de0:	4651      	mov	r1, sl
 8003de2:	018a      	lsls	r2, r1, #6
 8003de4:	4651      	mov	r1, sl
 8003de6:	ebb2 0801 	subs.w	r8, r2, r1
 8003dea:	4659      	mov	r1, fp
 8003dec:	eb63 0901 	sbc.w	r9, r3, r1
 8003df0:	f04f 0200 	mov.w	r2, #0
 8003df4:	f04f 0300 	mov.w	r3, #0
 8003df8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dfc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e00:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e04:	4690      	mov	r8, r2
 8003e06:	4699      	mov	r9, r3
 8003e08:	4623      	mov	r3, r4
 8003e0a:	eb18 0303 	adds.w	r3, r8, r3
 8003e0e:	60bb      	str	r3, [r7, #8]
 8003e10:	462b      	mov	r3, r5
 8003e12:	eb49 0303 	adc.w	r3, r9, r3
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	f04f 0200 	mov.w	r2, #0
 8003e1c:	f04f 0300 	mov.w	r3, #0
 8003e20:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e24:	4629      	mov	r1, r5
 8003e26:	028b      	lsls	r3, r1, #10
 8003e28:	4621      	mov	r1, r4
 8003e2a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e2e:	4621      	mov	r1, r4
 8003e30:	028a      	lsls	r2, r1, #10
 8003e32:	4610      	mov	r0, r2
 8003e34:	4619      	mov	r1, r3
 8003e36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003e40:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003e44:	f7fc fee6 	bl	8000c14 <__aeabi_uldivmod>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003e52:	4b60      	ldr	r3, [pc, #384]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	0c1b      	lsrs	r3, r3, #16
 8003e58:	f003 0303 	and.w	r3, r3, #3
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003e64:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003e68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003e74:	e0a6      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e76:	4b57      	ldr	r3, [pc, #348]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e82:	4b54      	ldr	r3, [pc, #336]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d02a      	beq.n	8003ee4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e8e:	4b51      	ldr	r3, [pc, #324]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	099b      	lsrs	r3, r3, #6
 8003e94:	2200      	movs	r2, #0
 8003e96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e98:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e9c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	4b4e      	ldr	r3, [pc, #312]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x350>)
 8003ea4:	fb03 f201 	mul.w	r2, r3, r1
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	fb00 f303 	mul.w	r3, r0, r3
 8003eae:	4413      	add	r3, r2
 8003eb0:	4a4a      	ldr	r2, [pc, #296]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x350>)
 8003eb2:	fba0 1202 	umull	r1, r2, r0, r2
 8003eb6:	677a      	str	r2, [r7, #116]	@ 0x74
 8003eb8:	460a      	mov	r2, r1
 8003eba:	673a      	str	r2, [r7, #112]	@ 0x70
 8003ebc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003ebe:	4413      	add	r3, r2
 8003ec0:	677b      	str	r3, [r7, #116]	@ 0x74
 8003ec2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003eca:	637a      	str	r2, [r7, #52]	@ 0x34
 8003ecc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003ed0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003ed4:	f7fc fe9e 	bl	8000c14 <__aeabi_uldivmod>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	460b      	mov	r3, r1
 8003edc:	4613      	mov	r3, r2
 8003ede:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ee2:	e05b      	b.n	8003f9c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	099b      	lsrs	r3, r3, #6
 8003eea:	2200      	movs	r2, #0
 8003eec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003eee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ef6:	623b      	str	r3, [r7, #32]
 8003ef8:	2300      	movs	r3, #0
 8003efa:	627b      	str	r3, [r7, #36]	@ 0x24
 8003efc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f00:	4642      	mov	r2, r8
 8003f02:	464b      	mov	r3, r9
 8003f04:	f04f 0000 	mov.w	r0, #0
 8003f08:	f04f 0100 	mov.w	r1, #0
 8003f0c:	0159      	lsls	r1, r3, #5
 8003f0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f12:	0150      	lsls	r0, r2, #5
 8003f14:	4602      	mov	r2, r0
 8003f16:	460b      	mov	r3, r1
 8003f18:	4641      	mov	r1, r8
 8003f1a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f1e:	4649      	mov	r1, r9
 8003f20:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f24:	f04f 0200 	mov.w	r2, #0
 8003f28:	f04f 0300 	mov.w	r3, #0
 8003f2c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f30:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f34:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f38:	ebb2 040a 	subs.w	r4, r2, sl
 8003f3c:	eb63 050b 	sbc.w	r5, r3, fp
 8003f40:	f04f 0200 	mov.w	r2, #0
 8003f44:	f04f 0300 	mov.w	r3, #0
 8003f48:	00eb      	lsls	r3, r5, #3
 8003f4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f4e:	00e2      	lsls	r2, r4, #3
 8003f50:	4614      	mov	r4, r2
 8003f52:	461d      	mov	r5, r3
 8003f54:	4643      	mov	r3, r8
 8003f56:	18e3      	adds	r3, r4, r3
 8003f58:	603b      	str	r3, [r7, #0]
 8003f5a:	464b      	mov	r3, r9
 8003f5c:	eb45 0303 	adc.w	r3, r5, r3
 8003f60:	607b      	str	r3, [r7, #4]
 8003f62:	f04f 0200 	mov.w	r2, #0
 8003f66:	f04f 0300 	mov.w	r3, #0
 8003f6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f6e:	4629      	mov	r1, r5
 8003f70:	028b      	lsls	r3, r1, #10
 8003f72:	4621      	mov	r1, r4
 8003f74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f78:	4621      	mov	r1, r4
 8003f7a:	028a      	lsls	r2, r1, #10
 8003f7c:	4610      	mov	r0, r2
 8003f7e:	4619      	mov	r1, r3
 8003f80:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f84:	2200      	movs	r2, #0
 8003f86:	61bb      	str	r3, [r7, #24]
 8003f88:	61fa      	str	r2, [r7, #28]
 8003f8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f8e:	f7fc fe41 	bl	8000c14 <__aeabi_uldivmod>
 8003f92:	4602      	mov	r2, r0
 8003f94:	460b      	mov	r3, r1
 8003f96:	4613      	mov	r3, r2
 8003f98:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	0f1b      	lsrs	r3, r3, #28
 8003fa2:	f003 0307 	and.w	r3, r3, #7
 8003fa6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8003faa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003fae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003fba:	e003      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fbc:	4b06      	ldr	r3, [pc, #24]	@ (8003fd8 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003fbe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003fc2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3798      	adds	r7, #152	@ 0x98
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fd2:	bf00      	nop
 8003fd4:	40023800 	.word	0x40023800
 8003fd8:	00f42400 	.word	0x00f42400
 8003fdc:	017d7840 	.word	0x017d7840

08003fe0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e28d      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 8083 	beq.w	8004106 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004000:	4b94      	ldr	r3, [pc, #592]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f003 030c 	and.w	r3, r3, #12
 8004008:	2b04      	cmp	r3, #4
 800400a:	d019      	beq.n	8004040 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800400c:	4b91      	ldr	r3, [pc, #580]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f003 030c 	and.w	r3, r3, #12
        || \
 8004014:	2b08      	cmp	r3, #8
 8004016:	d106      	bne.n	8004026 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004018:	4b8e      	ldr	r3, [pc, #568]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004020:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004024:	d00c      	beq.n	8004040 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004026:	4b8b      	ldr	r3, [pc, #556]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800402e:	2b0c      	cmp	r3, #12
 8004030:	d112      	bne.n	8004058 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004032:	4b88      	ldr	r3, [pc, #544]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800403a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800403e:	d10b      	bne.n	8004058 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004040:	4b84      	ldr	r3, [pc, #528]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d05b      	beq.n	8004104 <HAL_RCC_OscConfig+0x124>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d157      	bne.n	8004104 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e25a      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004060:	d106      	bne.n	8004070 <HAL_RCC_OscConfig+0x90>
 8004062:	4b7c      	ldr	r3, [pc, #496]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a7b      	ldr	r2, [pc, #492]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004068:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	e01d      	b.n	80040ac <HAL_RCC_OscConfig+0xcc>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004078:	d10c      	bne.n	8004094 <HAL_RCC_OscConfig+0xb4>
 800407a:	4b76      	ldr	r3, [pc, #472]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a75      	ldr	r2, [pc, #468]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004080:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004084:	6013      	str	r3, [r2, #0]
 8004086:	4b73      	ldr	r3, [pc, #460]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a72      	ldr	r2, [pc, #456]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 800408c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	e00b      	b.n	80040ac <HAL_RCC_OscConfig+0xcc>
 8004094:	4b6f      	ldr	r3, [pc, #444]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a6e      	ldr	r2, [pc, #440]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 800409a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800409e:	6013      	str	r3, [r2, #0]
 80040a0:	4b6c      	ldr	r3, [pc, #432]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a6b      	ldr	r2, [pc, #428]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 80040a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d013      	beq.n	80040dc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b4:	f7fd ff82 	bl	8001fbc <HAL_GetTick>
 80040b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ba:	e008      	b.n	80040ce <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040bc:	f7fd ff7e 	bl	8001fbc <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b64      	cmp	r3, #100	@ 0x64
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e21f      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ce:	4b61      	ldr	r3, [pc, #388]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d0f0      	beq.n	80040bc <HAL_RCC_OscConfig+0xdc>
 80040da:	e014      	b.n	8004106 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040dc:	f7fd ff6e 	bl	8001fbc <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040e4:	f7fd ff6a 	bl	8001fbc <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b64      	cmp	r3, #100	@ 0x64
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e20b      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040f6:	4b57      	ldr	r3, [pc, #348]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1f0      	bne.n	80040e4 <HAL_RCC_OscConfig+0x104>
 8004102:	e000      	b.n	8004106 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004104:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d06f      	beq.n	80041f2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004112:	4b50      	ldr	r3, [pc, #320]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f003 030c 	and.w	r3, r3, #12
 800411a:	2b00      	cmp	r3, #0
 800411c:	d017      	beq.n	800414e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800411e:	4b4d      	ldr	r3, [pc, #308]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 030c 	and.w	r3, r3, #12
        || \
 8004126:	2b08      	cmp	r3, #8
 8004128:	d105      	bne.n	8004136 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800412a:	4b4a      	ldr	r3, [pc, #296]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00b      	beq.n	800414e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004136:	4b47      	ldr	r3, [pc, #284]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800413e:	2b0c      	cmp	r3, #12
 8004140:	d11c      	bne.n	800417c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004142:	4b44      	ldr	r3, [pc, #272]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d116      	bne.n	800417c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800414e:	4b41      	ldr	r3, [pc, #260]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d005      	beq.n	8004166 <HAL_RCC_OscConfig+0x186>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d001      	beq.n	8004166 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e1d3      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004166:	4b3b      	ldr	r3, [pc, #236]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	4937      	ldr	r1, [pc, #220]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004176:	4313      	orrs	r3, r2
 8004178:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800417a:	e03a      	b.n	80041f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d020      	beq.n	80041c6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004184:	4b34      	ldr	r3, [pc, #208]	@ (8004258 <HAL_RCC_OscConfig+0x278>)
 8004186:	2201      	movs	r2, #1
 8004188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418a:	f7fd ff17 	bl	8001fbc <HAL_GetTick>
 800418e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004190:	e008      	b.n	80041a4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004192:	f7fd ff13 	bl	8001fbc <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d901      	bls.n	80041a4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e1b4      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a4:	4b2b      	ldr	r3, [pc, #172]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0f0      	beq.n	8004192 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041b0:	4b28      	ldr	r3, [pc, #160]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	00db      	lsls	r3, r3, #3
 80041be:	4925      	ldr	r1, [pc, #148]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	600b      	str	r3, [r1, #0]
 80041c4:	e015      	b.n	80041f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041c6:	4b24      	ldr	r3, [pc, #144]	@ (8004258 <HAL_RCC_OscConfig+0x278>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041cc:	f7fd fef6 	bl	8001fbc <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041d2:	e008      	b.n	80041e6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041d4:	f7fd fef2 	bl	8001fbc <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e193      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1f0      	bne.n	80041d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0308 	and.w	r3, r3, #8
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d036      	beq.n	800426c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d016      	beq.n	8004234 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004206:	4b15      	ldr	r3, [pc, #84]	@ (800425c <HAL_RCC_OscConfig+0x27c>)
 8004208:	2201      	movs	r2, #1
 800420a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800420c:	f7fd fed6 	bl	8001fbc <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004212:	e008      	b.n	8004226 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004214:	f7fd fed2 	bl	8001fbc <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b02      	cmp	r3, #2
 8004220:	d901      	bls.n	8004226 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e173      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004226:	4b0b      	ldr	r3, [pc, #44]	@ (8004254 <HAL_RCC_OscConfig+0x274>)
 8004228:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d0f0      	beq.n	8004214 <HAL_RCC_OscConfig+0x234>
 8004232:	e01b      	b.n	800426c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004234:	4b09      	ldr	r3, [pc, #36]	@ (800425c <HAL_RCC_OscConfig+0x27c>)
 8004236:	2200      	movs	r2, #0
 8004238:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423a:	f7fd febf 	bl	8001fbc <HAL_GetTick>
 800423e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004240:	e00e      	b.n	8004260 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004242:	f7fd febb 	bl	8001fbc <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d907      	bls.n	8004260 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e15c      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
 8004254:	40023800 	.word	0x40023800
 8004258:	42470000 	.word	0x42470000
 800425c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004260:	4b8a      	ldr	r3, [pc, #552]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004262:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1ea      	bne.n	8004242 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0304 	and.w	r3, r3, #4
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 8097 	beq.w	80043a8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800427a:	2300      	movs	r3, #0
 800427c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800427e:	4b83      	ldr	r3, [pc, #524]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004282:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10f      	bne.n	80042aa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	60bb      	str	r3, [r7, #8]
 800428e:	4b7f      	ldr	r3, [pc, #508]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	4a7e      	ldr	r2, [pc, #504]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004294:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004298:	6413      	str	r3, [r2, #64]	@ 0x40
 800429a:	4b7c      	ldr	r3, [pc, #496]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042a2:	60bb      	str	r3, [r7, #8]
 80042a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042a6:	2301      	movs	r3, #1
 80042a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042aa:	4b79      	ldr	r3, [pc, #484]	@ (8004490 <HAL_RCC_OscConfig+0x4b0>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d118      	bne.n	80042e8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042b6:	4b76      	ldr	r3, [pc, #472]	@ (8004490 <HAL_RCC_OscConfig+0x4b0>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a75      	ldr	r2, [pc, #468]	@ (8004490 <HAL_RCC_OscConfig+0x4b0>)
 80042bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042c2:	f7fd fe7b 	bl	8001fbc <HAL_GetTick>
 80042c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c8:	e008      	b.n	80042dc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ca:	f7fd fe77 	bl	8001fbc <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e118      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042dc:	4b6c      	ldr	r3, [pc, #432]	@ (8004490 <HAL_RCC_OscConfig+0x4b0>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d0f0      	beq.n	80042ca <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d106      	bne.n	80042fe <HAL_RCC_OscConfig+0x31e>
 80042f0:	4b66      	ldr	r3, [pc, #408]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 80042f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f4:	4a65      	ldr	r2, [pc, #404]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 80042f6:	f043 0301 	orr.w	r3, r3, #1
 80042fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80042fc:	e01c      	b.n	8004338 <HAL_RCC_OscConfig+0x358>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	2b05      	cmp	r3, #5
 8004304:	d10c      	bne.n	8004320 <HAL_RCC_OscConfig+0x340>
 8004306:	4b61      	ldr	r3, [pc, #388]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800430a:	4a60      	ldr	r2, [pc, #384]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 800430c:	f043 0304 	orr.w	r3, r3, #4
 8004310:	6713      	str	r3, [r2, #112]	@ 0x70
 8004312:	4b5e      	ldr	r3, [pc, #376]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004316:	4a5d      	ldr	r2, [pc, #372]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004318:	f043 0301 	orr.w	r3, r3, #1
 800431c:	6713      	str	r3, [r2, #112]	@ 0x70
 800431e:	e00b      	b.n	8004338 <HAL_RCC_OscConfig+0x358>
 8004320:	4b5a      	ldr	r3, [pc, #360]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004324:	4a59      	ldr	r2, [pc, #356]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004326:	f023 0301 	bic.w	r3, r3, #1
 800432a:	6713      	str	r3, [r2, #112]	@ 0x70
 800432c:	4b57      	ldr	r3, [pc, #348]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 800432e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004330:	4a56      	ldr	r2, [pc, #344]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004332:	f023 0304 	bic.w	r3, r3, #4
 8004336:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d015      	beq.n	800436c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004340:	f7fd fe3c 	bl	8001fbc <HAL_GetTick>
 8004344:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004346:	e00a      	b.n	800435e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004348:	f7fd fe38 	bl	8001fbc <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004356:	4293      	cmp	r3, r2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e0d7      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800435e:	4b4b      	ldr	r3, [pc, #300]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0ee      	beq.n	8004348 <HAL_RCC_OscConfig+0x368>
 800436a:	e014      	b.n	8004396 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800436c:	f7fd fe26 	bl	8001fbc <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004372:	e00a      	b.n	800438a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004374:	f7fd fe22 	bl	8001fbc <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004382:	4293      	cmp	r3, r2
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e0c1      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800438a:	4b40      	ldr	r3, [pc, #256]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 800438c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1ee      	bne.n	8004374 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004396:	7dfb      	ldrb	r3, [r7, #23]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d105      	bne.n	80043a8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800439c:	4b3b      	ldr	r3, [pc, #236]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 800439e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a0:	4a3a      	ldr	r2, [pc, #232]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 80043a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f000 80ad 	beq.w	800450c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043b2:	4b36      	ldr	r3, [pc, #216]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f003 030c 	and.w	r3, r3, #12
 80043ba:	2b08      	cmp	r3, #8
 80043bc:	d060      	beq.n	8004480 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d145      	bne.n	8004452 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c6:	4b33      	ldr	r3, [pc, #204]	@ (8004494 <HAL_RCC_OscConfig+0x4b4>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043cc:	f7fd fdf6 	bl	8001fbc <HAL_GetTick>
 80043d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043d4:	f7fd fdf2 	bl	8001fbc <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e093      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e6:	4b29      	ldr	r3, [pc, #164]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1f0      	bne.n	80043d4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	69da      	ldr	r2, [r3, #28]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	431a      	orrs	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004400:	019b      	lsls	r3, r3, #6
 8004402:	431a      	orrs	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004408:	085b      	lsrs	r3, r3, #1
 800440a:	3b01      	subs	r3, #1
 800440c:	041b      	lsls	r3, r3, #16
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004414:	061b      	lsls	r3, r3, #24
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800441c:	071b      	lsls	r3, r3, #28
 800441e:	491b      	ldr	r1, [pc, #108]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004420:	4313      	orrs	r3, r2
 8004422:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004424:	4b1b      	ldr	r3, [pc, #108]	@ (8004494 <HAL_RCC_OscConfig+0x4b4>)
 8004426:	2201      	movs	r2, #1
 8004428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442a:	f7fd fdc7 	bl	8001fbc <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004432:	f7fd fdc3 	bl	8001fbc <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e064      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004444:	4b11      	ldr	r3, [pc, #68]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x452>
 8004450:	e05c      	b.n	800450c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004452:	4b10      	ldr	r3, [pc, #64]	@ (8004494 <HAL_RCC_OscConfig+0x4b4>)
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004458:	f7fd fdb0 	bl	8001fbc <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004460:	f7fd fdac 	bl	8001fbc <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e04d      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004472:	4b06      	ldr	r3, [pc, #24]	@ (800448c <HAL_RCC_OscConfig+0x4ac>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1f0      	bne.n	8004460 <HAL_RCC_OscConfig+0x480>
 800447e:	e045      	b.n	800450c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d107      	bne.n	8004498 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e040      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
 800448c:	40023800 	.word	0x40023800
 8004490:	40007000 	.word	0x40007000
 8004494:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004498:	4b1f      	ldr	r3, [pc, #124]	@ (8004518 <HAL_RCC_OscConfig+0x538>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	699b      	ldr	r3, [r3, #24]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d030      	beq.n	8004508 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d129      	bne.n	8004508 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044be:	429a      	cmp	r2, r3
 80044c0:	d122      	bne.n	8004508 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044c2:	68fa      	ldr	r2, [r7, #12]
 80044c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044c8:	4013      	ands	r3, r2
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d119      	bne.n	8004508 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044de:	085b      	lsrs	r3, r3, #1
 80044e0:	3b01      	subs	r3, #1
 80044e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d10f      	bne.n	8004508 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d107      	bne.n	8004508 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004502:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004504:	429a      	cmp	r2, r3
 8004506:	d001      	beq.n	800450c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e000      	b.n	800450e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3718      	adds	r7, #24
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	40023800 	.word	0x40023800

0800451c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e041      	b.n	80045b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d106      	bne.n	8004548 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f7fd faf8 	bl	8001b38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	3304      	adds	r3, #4
 8004558:	4619      	mov	r1, r3
 800455a:	4610      	mov	r0, r2
 800455c:	f000 fc62 	bl	8004e24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
	...

080045bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d001      	beq.n	80045d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e04e      	b.n	8004672 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2202      	movs	r2, #2
 80045d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68da      	ldr	r2, [r3, #12]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f042 0201 	orr.w	r2, r2, #1
 80045ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a23      	ldr	r2, [pc, #140]	@ (8004680 <HAL_TIM_Base_Start_IT+0xc4>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d022      	beq.n	800463c <HAL_TIM_Base_Start_IT+0x80>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045fe:	d01d      	beq.n	800463c <HAL_TIM_Base_Start_IT+0x80>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a1f      	ldr	r2, [pc, #124]	@ (8004684 <HAL_TIM_Base_Start_IT+0xc8>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d018      	beq.n	800463c <HAL_TIM_Base_Start_IT+0x80>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a1e      	ldr	r2, [pc, #120]	@ (8004688 <HAL_TIM_Base_Start_IT+0xcc>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d013      	beq.n	800463c <HAL_TIM_Base_Start_IT+0x80>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a1c      	ldr	r2, [pc, #112]	@ (800468c <HAL_TIM_Base_Start_IT+0xd0>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d00e      	beq.n	800463c <HAL_TIM_Base_Start_IT+0x80>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a1b      	ldr	r2, [pc, #108]	@ (8004690 <HAL_TIM_Base_Start_IT+0xd4>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d009      	beq.n	800463c <HAL_TIM_Base_Start_IT+0x80>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a19      	ldr	r2, [pc, #100]	@ (8004694 <HAL_TIM_Base_Start_IT+0xd8>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d004      	beq.n	800463c <HAL_TIM_Base_Start_IT+0x80>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a18      	ldr	r2, [pc, #96]	@ (8004698 <HAL_TIM_Base_Start_IT+0xdc>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d111      	bne.n	8004660 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f003 0307 	and.w	r3, r3, #7
 8004646:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2b06      	cmp	r3, #6
 800464c:	d010      	beq.n	8004670 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f042 0201 	orr.w	r2, r2, #1
 800465c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800465e:	e007      	b.n	8004670 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f042 0201 	orr.w	r2, r2, #1
 800466e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3714      	adds	r7, #20
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	40010000 	.word	0x40010000
 8004684:	40000400 	.word	0x40000400
 8004688:	40000800 	.word	0x40000800
 800468c:	40000c00 	.word	0x40000c00
 8004690:	40010400 	.word	0x40010400
 8004694:	40014000 	.word	0x40014000
 8004698:	40001800 	.word	0x40001800

0800469c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e041      	b.n	8004732 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d106      	bne.n	80046c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f839 	bl	800473a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3304      	adds	r3, #4
 80046d8:	4619      	mov	r1, r3
 80046da:	4610      	mov	r0, r2
 80046dc:	f000 fba2 	bl	8004e24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004742:	bf00      	nop
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr
	...

08004750 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d109      	bne.n	8004774 <HAL_TIM_PWM_Start+0x24>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004766:	b2db      	uxtb	r3, r3
 8004768:	2b01      	cmp	r3, #1
 800476a:	bf14      	ite	ne
 800476c:	2301      	movne	r3, #1
 800476e:	2300      	moveq	r3, #0
 8004770:	b2db      	uxtb	r3, r3
 8004772:	e022      	b.n	80047ba <HAL_TIM_PWM_Start+0x6a>
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	2b04      	cmp	r3, #4
 8004778:	d109      	bne.n	800478e <HAL_TIM_PWM_Start+0x3e>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b01      	cmp	r3, #1
 8004784:	bf14      	ite	ne
 8004786:	2301      	movne	r3, #1
 8004788:	2300      	moveq	r3, #0
 800478a:	b2db      	uxtb	r3, r3
 800478c:	e015      	b.n	80047ba <HAL_TIM_PWM_Start+0x6a>
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	2b08      	cmp	r3, #8
 8004792:	d109      	bne.n	80047a8 <HAL_TIM_PWM_Start+0x58>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b01      	cmp	r3, #1
 800479e:	bf14      	ite	ne
 80047a0:	2301      	movne	r3, #1
 80047a2:	2300      	moveq	r3, #0
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	e008      	b.n	80047ba <HAL_TIM_PWM_Start+0x6a>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	bf14      	ite	ne
 80047b4:	2301      	movne	r3, #1
 80047b6:	2300      	moveq	r3, #0
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e07c      	b.n	80048bc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d104      	bne.n	80047d2 <HAL_TIM_PWM_Start+0x82>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2202      	movs	r2, #2
 80047cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047d0:	e013      	b.n	80047fa <HAL_TIM_PWM_Start+0xaa>
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	2b04      	cmp	r3, #4
 80047d6:	d104      	bne.n	80047e2 <HAL_TIM_PWM_Start+0x92>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047e0:	e00b      	b.n	80047fa <HAL_TIM_PWM_Start+0xaa>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d104      	bne.n	80047f2 <HAL_TIM_PWM_Start+0xa2>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2202      	movs	r2, #2
 80047ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047f0:	e003      	b.n	80047fa <HAL_TIM_PWM_Start+0xaa>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2202      	movs	r2, #2
 80047f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2201      	movs	r2, #1
 8004800:	6839      	ldr	r1, [r7, #0]
 8004802:	4618      	mov	r0, r3
 8004804:	f000 fdfe 	bl	8005404 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a2d      	ldr	r2, [pc, #180]	@ (80048c4 <HAL_TIM_PWM_Start+0x174>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d004      	beq.n	800481c <HAL_TIM_PWM_Start+0xcc>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a2c      	ldr	r2, [pc, #176]	@ (80048c8 <HAL_TIM_PWM_Start+0x178>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d101      	bne.n	8004820 <HAL_TIM_PWM_Start+0xd0>
 800481c:	2301      	movs	r3, #1
 800481e:	e000      	b.n	8004822 <HAL_TIM_PWM_Start+0xd2>
 8004820:	2300      	movs	r3, #0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d007      	beq.n	8004836 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004834:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a22      	ldr	r2, [pc, #136]	@ (80048c4 <HAL_TIM_PWM_Start+0x174>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d022      	beq.n	8004886 <HAL_TIM_PWM_Start+0x136>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004848:	d01d      	beq.n	8004886 <HAL_TIM_PWM_Start+0x136>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a1f      	ldr	r2, [pc, #124]	@ (80048cc <HAL_TIM_PWM_Start+0x17c>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d018      	beq.n	8004886 <HAL_TIM_PWM_Start+0x136>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a1d      	ldr	r2, [pc, #116]	@ (80048d0 <HAL_TIM_PWM_Start+0x180>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d013      	beq.n	8004886 <HAL_TIM_PWM_Start+0x136>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a1c      	ldr	r2, [pc, #112]	@ (80048d4 <HAL_TIM_PWM_Start+0x184>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d00e      	beq.n	8004886 <HAL_TIM_PWM_Start+0x136>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a16      	ldr	r2, [pc, #88]	@ (80048c8 <HAL_TIM_PWM_Start+0x178>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d009      	beq.n	8004886 <HAL_TIM_PWM_Start+0x136>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a18      	ldr	r2, [pc, #96]	@ (80048d8 <HAL_TIM_PWM_Start+0x188>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d004      	beq.n	8004886 <HAL_TIM_PWM_Start+0x136>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a16      	ldr	r2, [pc, #88]	@ (80048dc <HAL_TIM_PWM_Start+0x18c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d111      	bne.n	80048aa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 0307 	and.w	r3, r3, #7
 8004890:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2b06      	cmp	r3, #6
 8004896:	d010      	beq.n	80048ba <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0201 	orr.w	r2, r2, #1
 80048a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048a8:	e007      	b.n	80048ba <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f042 0201 	orr.w	r2, r2, #1
 80048b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3710      	adds	r7, #16
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	40010000 	.word	0x40010000
 80048c8:	40010400 	.word	0x40010400
 80048cc:	40000400 	.word	0x40000400
 80048d0:	40000800 	.word	0x40000800
 80048d4:	40000c00 	.word	0x40000c00
 80048d8:	40014000 	.word	0x40014000
 80048dc:	40001800 	.word	0x40001800

080048e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f003 0302 	and.w	r3, r3, #2
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d020      	beq.n	8004944 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d01b      	beq.n	8004944 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f06f 0202 	mvn.w	r2, #2
 8004914:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2201      	movs	r2, #1
 800491a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	699b      	ldr	r3, [r3, #24]
 8004922:	f003 0303 	and.w	r3, r3, #3
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f000 fa5b 	bl	8004de6 <HAL_TIM_IC_CaptureCallback>
 8004930:	e005      	b.n	800493e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 fa4d 	bl	8004dd2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 fa5e 	bl	8004dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	f003 0304 	and.w	r3, r3, #4
 800494a:	2b00      	cmp	r3, #0
 800494c:	d020      	beq.n	8004990 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f003 0304 	and.w	r3, r3, #4
 8004954:	2b00      	cmp	r3, #0
 8004956:	d01b      	beq.n	8004990 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f06f 0204 	mvn.w	r2, #4
 8004960:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2202      	movs	r2, #2
 8004966:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004972:	2b00      	cmp	r3, #0
 8004974:	d003      	beq.n	800497e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 fa35 	bl	8004de6 <HAL_TIM_IC_CaptureCallback>
 800497c:	e005      	b.n	800498a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 fa27 	bl	8004dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f000 fa38 	bl	8004dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f003 0308 	and.w	r3, r3, #8
 8004996:	2b00      	cmp	r3, #0
 8004998:	d020      	beq.n	80049dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f003 0308 	and.w	r3, r3, #8
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d01b      	beq.n	80049dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0208 	mvn.w	r2, #8
 80049ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2204      	movs	r2, #4
 80049b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	f003 0303 	and.w	r3, r3, #3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 fa0f 	bl	8004de6 <HAL_TIM_IC_CaptureCallback>
 80049c8:	e005      	b.n	80049d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 fa01 	bl	8004dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 fa12 	bl	8004dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	f003 0310 	and.w	r3, r3, #16
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d020      	beq.n	8004a28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f003 0310 	and.w	r3, r3, #16
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d01b      	beq.n	8004a28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f06f 0210 	mvn.w	r2, #16
 80049f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2208      	movs	r2, #8
 80049fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d003      	beq.n	8004a16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 f9e9 	bl	8004de6 <HAL_TIM_IC_CaptureCallback>
 8004a14:	e005      	b.n	8004a22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 f9db 	bl	8004dd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 f9ec 	bl	8004dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00c      	beq.n	8004a4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d007      	beq.n	8004a4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f06f 0201 	mvn.w	r2, #1
 8004a44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f7fc ff94 	bl	8001974 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00c      	beq.n	8004a70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d007      	beq.n	8004a70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 fdc8 	bl	8005600 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d00c      	beq.n	8004a94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d007      	beq.n	8004a94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f9bd 	bl	8004e0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	f003 0320 	and.w	r3, r3, #32
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00c      	beq.n	8004ab8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f003 0320 	and.w	r3, r3, #32
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d007      	beq.n	8004ab8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f06f 0220 	mvn.w	r2, #32
 8004ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f000 fd9a 	bl	80055ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ab8:	bf00      	nop
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b086      	sub	sp, #24
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	60f8      	str	r0, [r7, #12]
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004acc:	2300      	movs	r3, #0
 8004ace:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d101      	bne.n	8004ade <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ada:	2302      	movs	r3, #2
 8004adc:	e0ae      	b.n	8004c3c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b0c      	cmp	r3, #12
 8004aea:	f200 809f 	bhi.w	8004c2c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004aee:	a201      	add	r2, pc, #4	@ (adr r2, 8004af4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af4:	08004b29 	.word	0x08004b29
 8004af8:	08004c2d 	.word	0x08004c2d
 8004afc:	08004c2d 	.word	0x08004c2d
 8004b00:	08004c2d 	.word	0x08004c2d
 8004b04:	08004b69 	.word	0x08004b69
 8004b08:	08004c2d 	.word	0x08004c2d
 8004b0c:	08004c2d 	.word	0x08004c2d
 8004b10:	08004c2d 	.word	0x08004c2d
 8004b14:	08004bab 	.word	0x08004bab
 8004b18:	08004c2d 	.word	0x08004c2d
 8004b1c:	08004c2d 	.word	0x08004c2d
 8004b20:	08004c2d 	.word	0x08004c2d
 8004b24:	08004beb 	.word	0x08004beb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68b9      	ldr	r1, [r7, #8]
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f000 fa1e 	bl	8004f70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	699a      	ldr	r2, [r3, #24]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0208 	orr.w	r2, r2, #8
 8004b42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	699a      	ldr	r2, [r3, #24]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f022 0204 	bic.w	r2, r2, #4
 8004b52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6999      	ldr	r1, [r3, #24]
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	691a      	ldr	r2, [r3, #16]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	619a      	str	r2, [r3, #24]
      break;
 8004b66:	e064      	b.n	8004c32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68b9      	ldr	r1, [r7, #8]
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f000 fa6e 	bl	8005050 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	699a      	ldr	r2, [r3, #24]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	699a      	ldr	r2, [r3, #24]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	6999      	ldr	r1, [r3, #24]
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	021a      	lsls	r2, r3, #8
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	619a      	str	r2, [r3, #24]
      break;
 8004ba8:	e043      	b.n	8004c32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	68b9      	ldr	r1, [r7, #8]
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f000 fac3 	bl	800513c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	69da      	ldr	r2, [r3, #28]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f042 0208 	orr.w	r2, r2, #8
 8004bc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	69da      	ldr	r2, [r3, #28]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 0204 	bic.w	r2, r2, #4
 8004bd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	69d9      	ldr	r1, [r3, #28]
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	691a      	ldr	r2, [r3, #16]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	430a      	orrs	r2, r1
 8004be6:	61da      	str	r2, [r3, #28]
      break;
 8004be8:	e023      	b.n	8004c32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68b9      	ldr	r1, [r7, #8]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f000 fb17 	bl	8005224 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	69da      	ldr	r2, [r3, #28]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	69da      	ldr	r2, [r3, #28]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	69d9      	ldr	r1, [r3, #28]
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	021a      	lsls	r2, r3, #8
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	430a      	orrs	r2, r1
 8004c28:	61da      	str	r2, [r3, #28]
      break;
 8004c2a:	e002      	b.n	8004c32 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	75fb      	strb	r3, [r7, #23]
      break;
 8004c30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3718      	adds	r7, #24
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d101      	bne.n	8004c60 <HAL_TIM_ConfigClockSource+0x1c>
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	e0b4      	b.n	8004dca <HAL_TIM_ConfigClockSource+0x186>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c98:	d03e      	beq.n	8004d18 <HAL_TIM_ConfigClockSource+0xd4>
 8004c9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c9e:	f200 8087 	bhi.w	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ca6:	f000 8086 	beq.w	8004db6 <HAL_TIM_ConfigClockSource+0x172>
 8004caa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cae:	d87f      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb0:	2b70      	cmp	r3, #112	@ 0x70
 8004cb2:	d01a      	beq.n	8004cea <HAL_TIM_ConfigClockSource+0xa6>
 8004cb4:	2b70      	cmp	r3, #112	@ 0x70
 8004cb6:	d87b      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb8:	2b60      	cmp	r3, #96	@ 0x60
 8004cba:	d050      	beq.n	8004d5e <HAL_TIM_ConfigClockSource+0x11a>
 8004cbc:	2b60      	cmp	r3, #96	@ 0x60
 8004cbe:	d877      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc0:	2b50      	cmp	r3, #80	@ 0x50
 8004cc2:	d03c      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0xfa>
 8004cc4:	2b50      	cmp	r3, #80	@ 0x50
 8004cc6:	d873      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc8:	2b40      	cmp	r3, #64	@ 0x40
 8004cca:	d058      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0x13a>
 8004ccc:	2b40      	cmp	r3, #64	@ 0x40
 8004cce:	d86f      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd0:	2b30      	cmp	r3, #48	@ 0x30
 8004cd2:	d064      	beq.n	8004d9e <HAL_TIM_ConfigClockSource+0x15a>
 8004cd4:	2b30      	cmp	r3, #48	@ 0x30
 8004cd6:	d86b      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd8:	2b20      	cmp	r3, #32
 8004cda:	d060      	beq.n	8004d9e <HAL_TIM_ConfigClockSource+0x15a>
 8004cdc:	2b20      	cmp	r3, #32
 8004cde:	d867      	bhi.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d05c      	beq.n	8004d9e <HAL_TIM_ConfigClockSource+0x15a>
 8004ce4:	2b10      	cmp	r3, #16
 8004ce6:	d05a      	beq.n	8004d9e <HAL_TIM_ConfigClockSource+0x15a>
 8004ce8:	e062      	b.n	8004db0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cfa:	f000 fb63 	bl	80053c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	68ba      	ldr	r2, [r7, #8]
 8004d14:	609a      	str	r2, [r3, #8]
      break;
 8004d16:	e04f      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d28:	f000 fb4c 	bl	80053c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	689a      	ldr	r2, [r3, #8]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d3a:	609a      	str	r2, [r3, #8]
      break;
 8004d3c:	e03c      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	f000 fac0 	bl	80052d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2150      	movs	r1, #80	@ 0x50
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 fb19 	bl	800538e <TIM_ITRx_SetConfig>
      break;
 8004d5c:	e02c      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	f000 fadf 	bl	800532e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2160      	movs	r1, #96	@ 0x60
 8004d76:	4618      	mov	r0, r3
 8004d78:	f000 fb09 	bl	800538e <TIM_ITRx_SetConfig>
      break;
 8004d7c:	e01c      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	f000 faa0 	bl	80052d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	2140      	movs	r1, #64	@ 0x40
 8004d96:	4618      	mov	r0, r3
 8004d98:	f000 faf9 	bl	800538e <TIM_ITRx_SetConfig>
      break;
 8004d9c:	e00c      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4619      	mov	r1, r3
 8004da8:	4610      	mov	r0, r2
 8004daa:	f000 faf0 	bl	800538e <TIM_ITRx_SetConfig>
      break;
 8004dae:	e003      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	73fb      	strb	r3, [r7, #15]
      break;
 8004db4:	e000      	b.n	8004db8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004db6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dda:	bf00      	nop
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004dee:	bf00      	nop
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b083      	sub	sp, #12
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr

08004e0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b083      	sub	sp, #12
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
	...

08004e24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a43      	ldr	r2, [pc, #268]	@ (8004f44 <TIM_Base_SetConfig+0x120>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d013      	beq.n	8004e64 <TIM_Base_SetConfig+0x40>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e42:	d00f      	beq.n	8004e64 <TIM_Base_SetConfig+0x40>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a40      	ldr	r2, [pc, #256]	@ (8004f48 <TIM_Base_SetConfig+0x124>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d00b      	beq.n	8004e64 <TIM_Base_SetConfig+0x40>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a3f      	ldr	r2, [pc, #252]	@ (8004f4c <TIM_Base_SetConfig+0x128>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d007      	beq.n	8004e64 <TIM_Base_SetConfig+0x40>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4a3e      	ldr	r2, [pc, #248]	@ (8004f50 <TIM_Base_SetConfig+0x12c>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d003      	beq.n	8004e64 <TIM_Base_SetConfig+0x40>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a3d      	ldr	r2, [pc, #244]	@ (8004f54 <TIM_Base_SetConfig+0x130>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d108      	bne.n	8004e76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a32      	ldr	r2, [pc, #200]	@ (8004f44 <TIM_Base_SetConfig+0x120>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d02b      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e84:	d027      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a2f      	ldr	r2, [pc, #188]	@ (8004f48 <TIM_Base_SetConfig+0x124>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d023      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a2e      	ldr	r2, [pc, #184]	@ (8004f4c <TIM_Base_SetConfig+0x128>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d01f      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a2d      	ldr	r2, [pc, #180]	@ (8004f50 <TIM_Base_SetConfig+0x12c>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d01b      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a2c      	ldr	r2, [pc, #176]	@ (8004f54 <TIM_Base_SetConfig+0x130>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d017      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a2b      	ldr	r2, [pc, #172]	@ (8004f58 <TIM_Base_SetConfig+0x134>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d013      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a2a      	ldr	r2, [pc, #168]	@ (8004f5c <TIM_Base_SetConfig+0x138>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d00f      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a29      	ldr	r2, [pc, #164]	@ (8004f60 <TIM_Base_SetConfig+0x13c>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d00b      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a28      	ldr	r2, [pc, #160]	@ (8004f64 <TIM_Base_SetConfig+0x140>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d007      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a27      	ldr	r2, [pc, #156]	@ (8004f68 <TIM_Base_SetConfig+0x144>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d003      	beq.n	8004ed6 <TIM_Base_SetConfig+0xb2>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a26      	ldr	r2, [pc, #152]	@ (8004f6c <TIM_Base_SetConfig+0x148>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d108      	bne.n	8004ee8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	689a      	ldr	r2, [r3, #8]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a0e      	ldr	r2, [pc, #56]	@ (8004f44 <TIM_Base_SetConfig+0x120>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d003      	beq.n	8004f16 <TIM_Base_SetConfig+0xf2>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a10      	ldr	r2, [pc, #64]	@ (8004f54 <TIM_Base_SetConfig+0x130>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d103      	bne.n	8004f1e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	691a      	ldr	r2, [r3, #16]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f043 0204 	orr.w	r2, r3, #4
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	601a      	str	r2, [r3, #0]
}
 8004f36:	bf00      	nop
 8004f38:	3714      	adds	r7, #20
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	40010000 	.word	0x40010000
 8004f48:	40000400 	.word	0x40000400
 8004f4c:	40000800 	.word	0x40000800
 8004f50:	40000c00 	.word	0x40000c00
 8004f54:	40010400 	.word	0x40010400
 8004f58:	40014000 	.word	0x40014000
 8004f5c:	40014400 	.word	0x40014400
 8004f60:	40014800 	.word	0x40014800
 8004f64:	40001800 	.word	0x40001800
 8004f68:	40001c00 	.word	0x40001c00
 8004f6c:	40002000 	.word	0x40002000

08004f70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b087      	sub	sp, #28
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6a1b      	ldr	r3, [r3, #32]
 8004f84:	f023 0201 	bic.w	r2, r3, #1
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f023 0303 	bic.w	r3, r3, #3
 8004fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f023 0302 	bic.w	r3, r3, #2
 8004fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a20      	ldr	r2, [pc, #128]	@ (8005048 <TIM_OC1_SetConfig+0xd8>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d003      	beq.n	8004fd4 <TIM_OC1_SetConfig+0x64>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a1f      	ldr	r2, [pc, #124]	@ (800504c <TIM_OC1_SetConfig+0xdc>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d10c      	bne.n	8004fee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f023 0308 	bic.w	r3, r3, #8
 8004fda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	697a      	ldr	r2, [r7, #20]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	f023 0304 	bic.w	r3, r3, #4
 8004fec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a15      	ldr	r2, [pc, #84]	@ (8005048 <TIM_OC1_SetConfig+0xd8>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d003      	beq.n	8004ffe <TIM_OC1_SetConfig+0x8e>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a14      	ldr	r2, [pc, #80]	@ (800504c <TIM_OC1_SetConfig+0xdc>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d111      	bne.n	8005022 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005004:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800500c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	695b      	ldr	r3, [r3, #20]
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	4313      	orrs	r3, r2
 8005016:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	4313      	orrs	r3, r2
 8005020:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	621a      	str	r2, [r3, #32]
}
 800503c:	bf00      	nop
 800503e:	371c      	adds	r7, #28
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr
 8005048:	40010000 	.word	0x40010000
 800504c:	40010400 	.word	0x40010400

08005050 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	f023 0210 	bic.w	r2, r3, #16
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800507e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005086:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	021b      	lsls	r3, r3, #8
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	4313      	orrs	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f023 0320 	bic.w	r3, r3, #32
 800509a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	011b      	lsls	r3, r3, #4
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a22      	ldr	r2, [pc, #136]	@ (8005134 <TIM_OC2_SetConfig+0xe4>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d003      	beq.n	80050b8 <TIM_OC2_SetConfig+0x68>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a21      	ldr	r2, [pc, #132]	@ (8005138 <TIM_OC2_SetConfig+0xe8>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d10d      	bne.n	80050d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	011b      	lsls	r3, r3, #4
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a17      	ldr	r2, [pc, #92]	@ (8005134 <TIM_OC2_SetConfig+0xe4>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d003      	beq.n	80050e4 <TIM_OC2_SetConfig+0x94>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a16      	ldr	r2, [pc, #88]	@ (8005138 <TIM_OC2_SetConfig+0xe8>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d113      	bne.n	800510c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	695b      	ldr	r3, [r3, #20]
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	699b      	ldr	r3, [r3, #24]
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	4313      	orrs	r3, r2
 800510a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	685a      	ldr	r2, [r3, #4]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	621a      	str	r2, [r3, #32]
}
 8005126:	bf00      	nop
 8005128:	371c      	adds	r7, #28
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	40010000 	.word	0x40010000
 8005138:	40010400 	.word	0x40010400

0800513c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800513c:	b480      	push	{r7}
 800513e:	b087      	sub	sp, #28
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800516a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f023 0303 	bic.w	r3, r3, #3
 8005172:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005184:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	021b      	lsls	r3, r3, #8
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	4313      	orrs	r3, r2
 8005190:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a21      	ldr	r2, [pc, #132]	@ (800521c <TIM_OC3_SetConfig+0xe0>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d003      	beq.n	80051a2 <TIM_OC3_SetConfig+0x66>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a20      	ldr	r2, [pc, #128]	@ (8005220 <TIM_OC3_SetConfig+0xe4>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d10d      	bne.n	80051be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80051a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	021b      	lsls	r3, r3, #8
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a16      	ldr	r2, [pc, #88]	@ (800521c <TIM_OC3_SetConfig+0xe0>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d003      	beq.n	80051ce <TIM_OC3_SetConfig+0x92>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a15      	ldr	r2, [pc, #84]	@ (8005220 <TIM_OC3_SetConfig+0xe4>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d113      	bne.n	80051f6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	011b      	lsls	r3, r3, #4
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	011b      	lsls	r3, r3, #4
 80051f0:	693a      	ldr	r2, [r7, #16]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	693a      	ldr	r2, [r7, #16]
 80051fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	621a      	str	r2, [r3, #32]
}
 8005210:	bf00      	nop
 8005212:	371c      	adds	r7, #28
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr
 800521c:	40010000 	.word	0x40010000
 8005220:	40010400 	.word	0x40010400

08005224 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a1b      	ldr	r3, [r3, #32]
 8005238:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800525a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	021b      	lsls	r3, r3, #8
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	4313      	orrs	r3, r2
 8005266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800526e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	031b      	lsls	r3, r3, #12
 8005276:	693a      	ldr	r2, [r7, #16]
 8005278:	4313      	orrs	r3, r2
 800527a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a12      	ldr	r2, [pc, #72]	@ (80052c8 <TIM_OC4_SetConfig+0xa4>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d003      	beq.n	800528c <TIM_OC4_SetConfig+0x68>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a11      	ldr	r2, [pc, #68]	@ (80052cc <TIM_OC4_SetConfig+0xa8>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d109      	bne.n	80052a0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005292:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	019b      	lsls	r3, r3, #6
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	4313      	orrs	r3, r2
 800529e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	621a      	str	r2, [r3, #32]
}
 80052ba:	bf00      	nop
 80052bc:	371c      	adds	r7, #28
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	40010000 	.word	0x40010000
 80052cc:	40010400 	.word	0x40010400

080052d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b087      	sub	sp, #28
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6a1b      	ldr	r3, [r3, #32]
 80052e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	f023 0201 	bic.w	r2, r3, #1
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	699b      	ldr	r3, [r3, #24]
 80052f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	011b      	lsls	r3, r3, #4
 8005300:	693a      	ldr	r2, [r7, #16]
 8005302:	4313      	orrs	r3, r2
 8005304:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	f023 030a 	bic.w	r3, r3, #10
 800530c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	4313      	orrs	r3, r2
 8005314:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	693a      	ldr	r2, [r7, #16]
 800531a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	697a      	ldr	r2, [r7, #20]
 8005320:	621a      	str	r2, [r3, #32]
}
 8005322:	bf00      	nop
 8005324:	371c      	adds	r7, #28
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr

0800532e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800532e:	b480      	push	{r7}
 8005330:	b087      	sub	sp, #28
 8005332:	af00      	add	r7, sp, #0
 8005334:	60f8      	str	r0, [r7, #12]
 8005336:	60b9      	str	r1, [r7, #8]
 8005338:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6a1b      	ldr	r3, [r3, #32]
 8005344:	f023 0210 	bic.w	r2, r3, #16
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005358:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	031b      	lsls	r3, r3, #12
 800535e:	693a      	ldr	r2, [r7, #16]
 8005360:	4313      	orrs	r3, r2
 8005362:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800536a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	011b      	lsls	r3, r3, #4
 8005370:	697a      	ldr	r2, [r7, #20]
 8005372:	4313      	orrs	r3, r2
 8005374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	621a      	str	r2, [r3, #32]
}
 8005382:	bf00      	nop
 8005384:	371c      	adds	r7, #28
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800538e:	b480      	push	{r7}
 8005390:	b085      	sub	sp, #20
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
 8005396:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053a6:	683a      	ldr	r2, [r7, #0]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	f043 0307 	orr.w	r3, r3, #7
 80053b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	609a      	str	r2, [r3, #8]
}
 80053b8:	bf00      	nop
 80053ba:	3714      	adds	r7, #20
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b087      	sub	sp, #28
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	607a      	str	r2, [r7, #4]
 80053d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	021a      	lsls	r2, r3, #8
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	431a      	orrs	r2, r3
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	4313      	orrs	r3, r2
 80053ec:	697a      	ldr	r2, [r7, #20]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	609a      	str	r2, [r3, #8]
}
 80053f8:	bf00      	nop
 80053fa:	371c      	adds	r7, #28
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005404:	b480      	push	{r7}
 8005406:	b087      	sub	sp, #28
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f003 031f 	and.w	r3, r3, #31
 8005416:	2201      	movs	r2, #1
 8005418:	fa02 f303 	lsl.w	r3, r2, r3
 800541c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6a1a      	ldr	r2, [r3, #32]
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	43db      	mvns	r3, r3
 8005426:	401a      	ands	r2, r3
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6a1a      	ldr	r2, [r3, #32]
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	f003 031f 	and.w	r3, r3, #31
 8005436:	6879      	ldr	r1, [r7, #4]
 8005438:	fa01 f303 	lsl.w	r3, r1, r3
 800543c:	431a      	orrs	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	621a      	str	r2, [r3, #32]
}
 8005442:	bf00      	nop
 8005444:	371c      	adds	r7, #28
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
	...

08005450 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005460:	2b01      	cmp	r3, #1
 8005462:	d101      	bne.n	8005468 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005464:	2302      	movs	r3, #2
 8005466:	e05a      	b.n	800551e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2202      	movs	r2, #2
 8005474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800548e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	4313      	orrs	r3, r2
 8005498:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a21      	ldr	r2, [pc, #132]	@ (800552c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d022      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054b4:	d01d      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a1d      	ldr	r2, [pc, #116]	@ (8005530 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d018      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005534 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d013      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a1a      	ldr	r2, [pc, #104]	@ (8005538 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d00e      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a18      	ldr	r2, [pc, #96]	@ (800553c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d009      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a17      	ldr	r2, [pc, #92]	@ (8005540 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d004      	beq.n	80054f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a15      	ldr	r2, [pc, #84]	@ (8005544 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d10c      	bne.n	800550c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	68ba      	ldr	r2, [r7, #8]
 8005500:	4313      	orrs	r3, r2
 8005502:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68ba      	ldr	r2, [r7, #8]
 800550a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3714      	adds	r7, #20
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40010000 	.word	0x40010000
 8005530:	40000400 	.word	0x40000400
 8005534:	40000800 	.word	0x40000800
 8005538:	40000c00 	.word	0x40000c00
 800553c:	40010400 	.word	0x40010400
 8005540:	40014000 	.word	0x40014000
 8005544:	40001800 	.word	0x40001800

08005548 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005552:	2300      	movs	r3, #0
 8005554:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800555c:	2b01      	cmp	r3, #1
 800555e:	d101      	bne.n	8005564 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005560:	2302      	movs	r3, #2
 8005562:	e03d      	b.n	80055e0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	4313      	orrs	r3, r2
 8005578:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	4313      	orrs	r3, r2
 8005586:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	4313      	orrs	r3, r2
 8005594:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	4313      	orrs	r3, r2
 80055be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3714      	adds	r7, #20
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d101      	bne.n	8005626 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e042      	b.n	80056ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800562c:	b2db      	uxtb	r3, r3
 800562e:	2b00      	cmp	r3, #0
 8005630:	d106      	bne.n	8005640 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f7fc fad8 	bl	8001bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2224      	movs	r2, #36	@ 0x24
 8005644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68da      	ldr	r2, [r3, #12]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005656:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 ff95 	bl	8006588 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	691a      	ldr	r2, [r3, #16]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800566c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	695a      	ldr	r2, [r3, #20]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800567c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	68da      	ldr	r2, [r3, #12]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800568c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2220      	movs	r2, #32
 8005698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2220      	movs	r2, #32
 80056a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3708      	adds	r7, #8
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b08c      	sub	sp, #48	@ 0x30
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	4613      	mov	r3, r2
 80056c0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b20      	cmp	r3, #32
 80056cc:	d162      	bne.n	8005794 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d002      	beq.n	80056da <HAL_UART_Transmit_DMA+0x26>
 80056d4:	88fb      	ldrh	r3, [r7, #6]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e05b      	b.n	8005796 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	88fa      	ldrh	r2, [r7, #6]
 80056e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	88fa      	ldrh	r2, [r7, #6]
 80056ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2221      	movs	r2, #33	@ 0x21
 80056fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005702:	4a27      	ldr	r2, [pc, #156]	@ (80057a0 <HAL_UART_Transmit_DMA+0xec>)
 8005704:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800570a:	4a26      	ldr	r2, [pc, #152]	@ (80057a4 <HAL_UART_Transmit_DMA+0xf0>)
 800570c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005712:	4a25      	ldr	r2, [pc, #148]	@ (80057a8 <HAL_UART_Transmit_DMA+0xf4>)
 8005714:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571a:	2200      	movs	r2, #0
 800571c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800571e:	f107 0308 	add.w	r3, r7, #8
 8005722:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800572a:	6819      	ldr	r1, [r3, #0]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	3304      	adds	r3, #4
 8005732:	461a      	mov	r2, r3
 8005734:	88fb      	ldrh	r3, [r7, #6]
 8005736:	f7fc fddd 	bl	80022f4 <HAL_DMA_Start_IT>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d008      	beq.n	8005752 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2210      	movs	r2, #16
 8005744:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2220      	movs	r2, #32
 800574a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e021      	b.n	8005796 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800575a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3314      	adds	r3, #20
 8005762:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	e853 3f00 	ldrex	r3, [r3]
 800576a:	617b      	str	r3, [r7, #20]
   return(result);
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005772:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	3314      	adds	r3, #20
 800577a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800577c:	627a      	str	r2, [r7, #36]	@ 0x24
 800577e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005780:	6a39      	ldr	r1, [r7, #32]
 8005782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005784:	e841 2300 	strex	r3, r2, [r1]
 8005788:	61fb      	str	r3, [r7, #28]
   return(result);
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1e5      	bne.n	800575c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8005790:	2300      	movs	r3, #0
 8005792:	e000      	b.n	8005796 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8005794:	2302      	movs	r3, #2
  }
}
 8005796:	4618      	mov	r0, r3
 8005798:	3730      	adds	r7, #48	@ 0x30
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	08005e05 	.word	0x08005e05
 80057a4:	08005e9f 	.word	0x08005e9f
 80057a8:	08006023 	.word	0x08006023

080057ac <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b08c      	sub	sp, #48	@ 0x30
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	4613      	mov	r3, r2
 80057b8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b20      	cmp	r3, #32
 80057c4:	d146      	bne.n	8005854 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d002      	beq.n	80057d2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80057cc:	88fb      	ldrh	r3, [r7, #6]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e03f      	b.n	8005856 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2201      	movs	r2, #1
 80057da:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80057e2:	88fb      	ldrh	r3, [r7, #6]
 80057e4:	461a      	mov	r2, r3
 80057e6:	68b9      	ldr	r1, [r7, #8]
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 fc65 	bl	80060b8 <UART_Start_Receive_DMA>
 80057ee:	4603      	mov	r3, r0
 80057f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d125      	bne.n	8005848 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057fc:	2300      	movs	r3, #0
 80057fe:	613b      	str	r3, [r7, #16]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	613b      	str	r3, [r7, #16]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	613b      	str	r3, [r7, #16]
 8005810:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	330c      	adds	r3, #12
 8005818:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	e853 3f00 	ldrex	r3, [r3]
 8005820:	617b      	str	r3, [r7, #20]
   return(result);
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	f043 0310 	orr.w	r3, r3, #16
 8005828:	62bb      	str	r3, [r7, #40]	@ 0x28
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	330c      	adds	r3, #12
 8005830:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005832:	627a      	str	r2, [r7, #36]	@ 0x24
 8005834:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005836:	6a39      	ldr	r1, [r7, #32]
 8005838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800583a:	e841 2300 	strex	r3, r2, [r1]
 800583e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1e5      	bne.n	8005812 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8005846:	e002      	b.n	800584e <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800584e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005852:	e000      	b.n	8005856 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8005854:	2302      	movs	r3, #2
  }
}
 8005856:	4618      	mov	r0, r3
 8005858:	3730      	adds	r7, #48	@ 0x30
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
	...

08005860 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b0ba      	sub	sp, #232	@ 0xe8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005886:	2300      	movs	r3, #0
 8005888:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800588c:	2300      	movs	r3, #0
 800588e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005896:	f003 030f 	and.w	r3, r3, #15
 800589a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800589e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d10f      	bne.n	80058c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058aa:	f003 0320 	and.w	r3, r3, #32
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d009      	beq.n	80058c6 <HAL_UART_IRQHandler+0x66>
 80058b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058b6:	f003 0320 	and.w	r3, r3, #32
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d003      	beq.n	80058c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 fda4 	bl	800640c <UART_Receive_IT>
      return;
 80058c4:	e273      	b.n	8005dae <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80058c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f000 80de 	beq.w	8005a8c <HAL_UART_IRQHandler+0x22c>
 80058d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d106      	bne.n	80058ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80058dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 80d1 	beq.w	8005a8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058ee:	f003 0301 	and.w	r3, r3, #1
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00b      	beq.n	800590e <HAL_UART_IRQHandler+0xae>
 80058f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d005      	beq.n	800590e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005906:	f043 0201 	orr.w	r2, r3, #1
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800590e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005912:	f003 0304 	and.w	r3, r3, #4
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00b      	beq.n	8005932 <HAL_UART_IRQHandler+0xd2>
 800591a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b00      	cmp	r3, #0
 8005924:	d005      	beq.n	8005932 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800592a:	f043 0202 	orr.w	r2, r3, #2
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005936:	f003 0302 	and.w	r3, r3, #2
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00b      	beq.n	8005956 <HAL_UART_IRQHandler+0xf6>
 800593e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	2b00      	cmp	r3, #0
 8005948:	d005      	beq.n	8005956 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800594e:	f043 0204 	orr.w	r2, r3, #4
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800595a:	f003 0308 	and.w	r3, r3, #8
 800595e:	2b00      	cmp	r3, #0
 8005960:	d011      	beq.n	8005986 <HAL_UART_IRQHandler+0x126>
 8005962:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005966:	f003 0320 	and.w	r3, r3, #32
 800596a:	2b00      	cmp	r3, #0
 800596c:	d105      	bne.n	800597a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800596e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	2b00      	cmp	r3, #0
 8005978:	d005      	beq.n	8005986 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597e:	f043 0208 	orr.w	r2, r3, #8
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800598a:	2b00      	cmp	r3, #0
 800598c:	f000 820a 	beq.w	8005da4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005990:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005994:	f003 0320 	and.w	r3, r3, #32
 8005998:	2b00      	cmp	r3, #0
 800599a:	d008      	beq.n	80059ae <HAL_UART_IRQHandler+0x14e>
 800599c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059a0:	f003 0320 	and.w	r3, r3, #32
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d002      	beq.n	80059ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 fd2f 	bl	800640c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059b8:	2b40      	cmp	r3, #64	@ 0x40
 80059ba:	bf0c      	ite	eq
 80059bc:	2301      	moveq	r3, #1
 80059be:	2300      	movne	r3, #0
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ca:	f003 0308 	and.w	r3, r3, #8
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d103      	bne.n	80059da <HAL_UART_IRQHandler+0x17a>
 80059d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d04f      	beq.n	8005a7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 fc3a 	bl	8006254 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ea:	2b40      	cmp	r3, #64	@ 0x40
 80059ec:	d141      	bne.n	8005a72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	3314      	adds	r3, #20
 80059f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059fc:	e853 3f00 	ldrex	r3, [r3]
 8005a00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005a04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	3314      	adds	r3, #20
 8005a16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005a1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005a1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005a26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a2a:	e841 2300 	strex	r3, r2, [r1]
 8005a2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1d9      	bne.n	80059ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d013      	beq.n	8005a6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a46:	4a8a      	ldr	r2, [pc, #552]	@ (8005c70 <HAL_UART_IRQHandler+0x410>)
 8005a48:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7fc fd18 	bl	8002484 <HAL_DMA_Abort_IT>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d016      	beq.n	8005a88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005a64:	4610      	mov	r0, r2
 8005a66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a68:	e00e      	b.n	8005a88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 f9c0 	bl	8005df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a70:	e00a      	b.n	8005a88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 f9bc 	bl	8005df0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a78:	e006      	b.n	8005a88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f9b8 	bl	8005df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005a86:	e18d      	b.n	8005da4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a88:	bf00      	nop
    return;
 8005a8a:	e18b      	b.n	8005da4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	f040 8167 	bne.w	8005d64 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a9a:	f003 0310 	and.w	r3, r3, #16
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	f000 8160 	beq.w	8005d64 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005aa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aa8:	f003 0310 	and.w	r3, r3, #16
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f000 8159 	beq.w	8005d64 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	60bb      	str	r3, [r7, #8]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	60bb      	str	r3, [r7, #8]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	60bb      	str	r3, [r7, #8]
 8005ac6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad2:	2b40      	cmp	r3, #64	@ 0x40
 8005ad4:	f040 80ce 	bne.w	8005c74 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ae4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f000 80a9 	beq.w	8005c40 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005af2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005af6:	429a      	cmp	r2, r3
 8005af8:	f080 80a2 	bcs.w	8005c40 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b02:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b08:	69db      	ldr	r3, [r3, #28]
 8005b0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b0e:	f000 8088 	beq.w	8005c22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	330c      	adds	r3, #12
 8005b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b20:	e853 3f00 	ldrex	r3, [r3]
 8005b24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005b28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	330c      	adds	r3, #12
 8005b3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005b3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005b4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b4e:	e841 2300 	strex	r3, r2, [r1]
 8005b52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005b56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d1d9      	bne.n	8005b12 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	3314      	adds	r3, #20
 8005b64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b68:	e853 3f00 	ldrex	r3, [r3]
 8005b6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005b6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b70:	f023 0301 	bic.w	r3, r3, #1
 8005b74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	3314      	adds	r3, #20
 8005b7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b8e:	e841 2300 	strex	r3, r2, [r1]
 8005b92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1e1      	bne.n	8005b5e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	3314      	adds	r3, #20
 8005ba0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ba4:	e853 3f00 	ldrex	r3, [r3]
 8005ba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005baa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005bac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	3314      	adds	r3, #20
 8005bba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005bbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005bc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005bc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005bc6:	e841 2300 	strex	r3, r2, [r1]
 8005bca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005bcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1e3      	bne.n	8005b9a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	330c      	adds	r3, #12
 8005be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bea:	e853 3f00 	ldrex	r3, [r3]
 8005bee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005bf0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005bf2:	f023 0310 	bic.w	r3, r3, #16
 8005bf6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	330c      	adds	r3, #12
 8005c00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005c04:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005c06:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005c0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c0c:	e841 2300 	strex	r3, r2, [r1]
 8005c10:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005c12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d1e3      	bne.n	8005be0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f7fc fbc1 	bl	80023a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2202      	movs	r2, #2
 8005c26:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	4619      	mov	r1, r3
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f7fb fb53 	bl	80012e4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005c3e:	e0b3      	b.n	8005da8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	f040 80ad 	bne.w	8005da8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c52:	69db      	ldr	r3, [r3, #28]
 8005c54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c58:	f040 80a6 	bne.w	8005da8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c66:	4619      	mov	r1, r3
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f7fb fb3b 	bl	80012e4 <HAL_UARTEx_RxEventCallback>
      return;
 8005c6e:	e09b      	b.n	8005da8 <HAL_UART_IRQHandler+0x548>
 8005c70:	0800631b 	.word	0x0800631b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	1ad3      	subs	r3, r2, r3
 8005c80:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f000 808e 	beq.w	8005dac <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005c90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	f000 8089 	beq.w	8005dac <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	330c      	adds	r3, #12
 8005ca0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca4:	e853 3f00 	ldrex	r3, [r3]
 8005ca8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cb0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	330c      	adds	r3, #12
 8005cba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005cbe:	647a      	str	r2, [r7, #68]	@ 0x44
 8005cc0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005cc4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cc6:	e841 2300 	strex	r3, r2, [r1]
 8005cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d1e3      	bne.n	8005c9a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	3314      	adds	r3, #20
 8005cd8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cdc:	e853 3f00 	ldrex	r3, [r3]
 8005ce0:	623b      	str	r3, [r7, #32]
   return(result);
 8005ce2:	6a3b      	ldr	r3, [r7, #32]
 8005ce4:	f023 0301 	bic.w	r3, r3, #1
 8005ce8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	3314      	adds	r3, #20
 8005cf2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005cf6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cfe:	e841 2300 	strex	r3, r2, [r1]
 8005d02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1e3      	bne.n	8005cd2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2220      	movs	r2, #32
 8005d0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	330c      	adds	r3, #12
 8005d1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	e853 3f00 	ldrex	r3, [r3]
 8005d26:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f023 0310 	bic.w	r3, r3, #16
 8005d2e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	330c      	adds	r3, #12
 8005d38:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005d3c:	61fa      	str	r2, [r7, #28]
 8005d3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d40:	69b9      	ldr	r1, [r7, #24]
 8005d42:	69fa      	ldr	r2, [r7, #28]
 8005d44:	e841 2300 	strex	r3, r2, [r1]
 8005d48:	617b      	str	r3, [r7, #20]
   return(result);
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1e3      	bne.n	8005d18 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2202      	movs	r2, #2
 8005d54:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d56:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f7fb fac1 	bl	80012e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d62:	e023      	b.n	8005dac <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d009      	beq.n	8005d84 <HAL_UART_IRQHandler+0x524>
 8005d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d003      	beq.n	8005d84 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 fadd 	bl	800633c <UART_Transmit_IT>
    return;
 8005d82:	e014      	b.n	8005dae <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d00e      	beq.n	8005dae <HAL_UART_IRQHandler+0x54e>
 8005d90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d008      	beq.n	8005dae <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 fb1d 	bl	80063dc <UART_EndTransmit_IT>
    return;
 8005da2:	e004      	b.n	8005dae <HAL_UART_IRQHandler+0x54e>
    return;
 8005da4:	bf00      	nop
 8005da6:	e002      	b.n	8005dae <HAL_UART_IRQHandler+0x54e>
      return;
 8005da8:	bf00      	nop
 8005daa:	e000      	b.n	8005dae <HAL_UART_IRQHandler+0x54e>
      return;
 8005dac:	bf00      	nop
  }
}
 8005dae:	37e8      	adds	r7, #232	@ 0xe8
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005df8:	bf00      	nop
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b090      	sub	sp, #64	@ 0x40
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d137      	bne.n	8005e90 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005e20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e22:	2200      	movs	r2, #0
 8005e24:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	3314      	adds	r3, #20
 8005e2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e30:	e853 3f00 	ldrex	r3, [r3]
 8005e34:	623b      	str	r3, [r7, #32]
   return(result);
 8005e36:	6a3b      	ldr	r3, [r7, #32]
 8005e38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e3c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	3314      	adds	r3, #20
 8005e44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005e46:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e4e:	e841 2300 	strex	r3, r2, [r1]
 8005e52:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1e5      	bne.n	8005e26 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	330c      	adds	r3, #12
 8005e60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	e853 3f00 	ldrex	r3, [r3]
 8005e68:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e70:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	330c      	adds	r3, #12
 8005e78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e7a:	61fa      	str	r2, [r7, #28]
 8005e7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7e:	69b9      	ldr	r1, [r7, #24]
 8005e80:	69fa      	ldr	r2, [r7, #28]
 8005e82:	e841 2300 	strex	r3, r2, [r1]
 8005e86:	617b      	str	r3, [r7, #20]
   return(result);
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1e5      	bne.n	8005e5a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e8e:	e002      	b.n	8005e96 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005e90:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005e92:	f7fb faf5 	bl	8001480 <HAL_UART_TxCpltCallback>
}
 8005e96:	bf00      	nop
 8005e98:	3740      	adds	r7, #64	@ 0x40
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b084      	sub	sp, #16
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eaa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f7ff ff81 	bl	8005db4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005eb2:	bf00      	nop
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}

08005eba <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005eba:	b580      	push	{r7, lr}
 8005ebc:	b09c      	sub	sp, #112	@ 0x70
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ec6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d172      	bne.n	8005fbc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005ed6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ed8:	2200      	movs	r2, #0
 8005eda:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005edc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	330c      	adds	r3, #12
 8005ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ee6:	e853 3f00 	ldrex	r3, [r3]
 8005eea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005eec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005eee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ef2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ef4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	330c      	adds	r3, #12
 8005efa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005efc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005efe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f00:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f04:	e841 2300 	strex	r3, r2, [r1]
 8005f08:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1e5      	bne.n	8005edc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3314      	adds	r3, #20
 8005f16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f1a:	e853 3f00 	ldrex	r3, [r3]
 8005f1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f22:	f023 0301 	bic.w	r3, r3, #1
 8005f26:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	3314      	adds	r3, #20
 8005f2e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005f30:	647a      	str	r2, [r7, #68]	@ 0x44
 8005f32:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f38:	e841 2300 	strex	r3, r2, [r1]
 8005f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d1e5      	bne.n	8005f10 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	3314      	adds	r3, #20
 8005f4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4e:	e853 3f00 	ldrex	r3, [r3]
 8005f52:	623b      	str	r3, [r7, #32]
   return(result);
 8005f54:	6a3b      	ldr	r3, [r7, #32]
 8005f56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f5a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	3314      	adds	r3, #20
 8005f62:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005f64:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f6c:	e841 2300 	strex	r3, r2, [r1]
 8005f70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d1e5      	bne.n	8005f44 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f7a:	2220      	movs	r2, #32
 8005f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d119      	bne.n	8005fbc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	330c      	adds	r3, #12
 8005f8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	e853 3f00 	ldrex	r3, [r3]
 8005f96:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f023 0310 	bic.w	r3, r3, #16
 8005f9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005fa0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	330c      	adds	r3, #12
 8005fa6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005fa8:	61fa      	str	r2, [r7, #28]
 8005faa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fac:	69b9      	ldr	r1, [r7, #24]
 8005fae:	69fa      	ldr	r2, [r7, #28]
 8005fb0:	e841 2300 	strex	r3, r2, [r1]
 8005fb4:	617b      	str	r3, [r7, #20]
   return(result);
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1e5      	bne.n	8005f88 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d106      	bne.n	8005fd8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fcc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fce:	4619      	mov	r1, r3
 8005fd0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005fd2:	f7fb f987 	bl	80012e4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005fd6:	e002      	b.n	8005fde <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005fd8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005fda:	f7ff fef5 	bl	8005dc8 <HAL_UART_RxCpltCallback>
}
 8005fde:	bf00      	nop
 8005fe0:	3770      	adds	r7, #112	@ 0x70
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}

08005fe6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005fe6:	b580      	push	{r7, lr}
 8005fe8:	b084      	sub	sp, #16
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ff2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d108      	bne.n	8006014 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006006:	085b      	lsrs	r3, r3, #1
 8006008:	b29b      	uxth	r3, r3
 800600a:	4619      	mov	r1, r3
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f7fb f969 	bl	80012e4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006012:	e002      	b.n	800601a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006014:	68f8      	ldr	r0, [r7, #12]
 8006016:	f7ff fee1 	bl	8005ddc <HAL_UART_RxHalfCpltCallback>
}
 800601a:	bf00      	nop
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}

08006022 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006022:	b580      	push	{r7, lr}
 8006024:	b084      	sub	sp, #16
 8006026:	af00      	add	r7, sp, #0
 8006028:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800602a:	2300      	movs	r3, #0
 800602c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006032:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800603e:	2b80      	cmp	r3, #128	@ 0x80
 8006040:	bf0c      	ite	eq
 8006042:	2301      	moveq	r3, #1
 8006044:	2300      	movne	r3, #0
 8006046:	b2db      	uxtb	r3, r3
 8006048:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006050:	b2db      	uxtb	r3, r3
 8006052:	2b21      	cmp	r3, #33	@ 0x21
 8006054:	d108      	bne.n	8006068 <UART_DMAError+0x46>
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d005      	beq.n	8006068 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	2200      	movs	r2, #0
 8006060:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006062:	68b8      	ldr	r0, [r7, #8]
 8006064:	f000 f8ce 	bl	8006204 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	695b      	ldr	r3, [r3, #20]
 800606e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006072:	2b40      	cmp	r3, #64	@ 0x40
 8006074:	bf0c      	ite	eq
 8006076:	2301      	moveq	r3, #1
 8006078:	2300      	movne	r3, #0
 800607a:	b2db      	uxtb	r3, r3
 800607c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b22      	cmp	r3, #34	@ 0x22
 8006088:	d108      	bne.n	800609c <UART_DMAError+0x7a>
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d005      	beq.n	800609c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	2200      	movs	r2, #0
 8006094:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006096:	68b8      	ldr	r0, [r7, #8]
 8006098:	f000 f8dc 	bl	8006254 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a0:	f043 0210 	orr.w	r2, r3, #16
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060a8:	68b8      	ldr	r0, [r7, #8]
 80060aa:	f7ff fea1 	bl	8005df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060ae:	bf00      	nop
 80060b0:	3710      	adds	r7, #16
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
	...

080060b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b098      	sub	sp, #96	@ 0x60
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	4613      	mov	r3, r2
 80060c4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80060c6:	68ba      	ldr	r2, [r7, #8]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	88fa      	ldrh	r2, [r7, #6]
 80060d0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2222      	movs	r2, #34	@ 0x22
 80060dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060e4:	4a44      	ldr	r2, [pc, #272]	@ (80061f8 <UART_Start_Receive_DMA+0x140>)
 80060e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ec:	4a43      	ldr	r2, [pc, #268]	@ (80061fc <UART_Start_Receive_DMA+0x144>)
 80060ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f4:	4a42      	ldr	r2, [pc, #264]	@ (8006200 <UART_Start_Receive_DMA+0x148>)
 80060f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060fc:	2200      	movs	r2, #0
 80060fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006100:	f107 0308 	add.w	r3, r7, #8
 8006104:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	3304      	adds	r3, #4
 8006110:	4619      	mov	r1, r3
 8006112:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	88fb      	ldrh	r3, [r7, #6]
 8006118:	f7fc f8ec 	bl	80022f4 <HAL_DMA_Start_IT>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d008      	beq.n	8006134 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2210      	movs	r2, #16
 8006126:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2220      	movs	r2, #32
 800612c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e05d      	b.n	80061f0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006134:	2300      	movs	r3, #0
 8006136:	613b      	str	r3, [r7, #16]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	613b      	str	r3, [r7, #16]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	613b      	str	r3, [r7, #16]
 8006148:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d019      	beq.n	8006186 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	330c      	adds	r3, #12
 8006158:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800615c:	e853 3f00 	ldrex	r3, [r3]
 8006160:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006168:	65bb      	str	r3, [r7, #88]	@ 0x58
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	330c      	adds	r3, #12
 8006170:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006172:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006174:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006176:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006178:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800617a:	e841 2300 	strex	r3, r2, [r1]
 800617e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006180:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1e5      	bne.n	8006152 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	3314      	adds	r3, #20
 800618c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800618e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006190:	e853 3f00 	ldrex	r3, [r3]
 8006194:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006198:	f043 0301 	orr.w	r3, r3, #1
 800619c:	657b      	str	r3, [r7, #84]	@ 0x54
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	3314      	adds	r3, #20
 80061a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80061a6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80061a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061aa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80061ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80061ae:	e841 2300 	strex	r3, r2, [r1]
 80061b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80061b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d1e5      	bne.n	8006186 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	3314      	adds	r3, #20
 80061c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	e853 3f00 	ldrex	r3, [r3]
 80061c8:	617b      	str	r3, [r7, #20]
   return(result);
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3314      	adds	r3, #20
 80061d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80061da:	627a      	str	r2, [r7, #36]	@ 0x24
 80061dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061de:	6a39      	ldr	r1, [r7, #32]
 80061e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061e2:	e841 2300 	strex	r3, r2, [r1]
 80061e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1e5      	bne.n	80061ba <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3760      	adds	r7, #96	@ 0x60
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}
 80061f8:	08005ebb 	.word	0x08005ebb
 80061fc:	08005fe7 	.word	0x08005fe7
 8006200:	08006023 	.word	0x08006023

08006204 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006204:	b480      	push	{r7}
 8006206:	b089      	sub	sp, #36	@ 0x24
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	330c      	adds	r3, #12
 8006212:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	e853 3f00 	ldrex	r3, [r3]
 800621a:	60bb      	str	r3, [r7, #8]
   return(result);
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006222:	61fb      	str	r3, [r7, #28]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	330c      	adds	r3, #12
 800622a:	69fa      	ldr	r2, [r7, #28]
 800622c:	61ba      	str	r2, [r7, #24]
 800622e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006230:	6979      	ldr	r1, [r7, #20]
 8006232:	69ba      	ldr	r2, [r7, #24]
 8006234:	e841 2300 	strex	r3, r2, [r1]
 8006238:	613b      	str	r3, [r7, #16]
   return(result);
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d1e5      	bne.n	800620c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006248:	bf00      	nop
 800624a:	3724      	adds	r7, #36	@ 0x24
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006254:	b480      	push	{r7}
 8006256:	b095      	sub	sp, #84	@ 0x54
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	330c      	adds	r3, #12
 8006262:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006266:	e853 3f00 	ldrex	r3, [r3]
 800626a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800626c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006272:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	330c      	adds	r3, #12
 800627a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800627c:	643a      	str	r2, [r7, #64]	@ 0x40
 800627e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006280:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006282:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006284:	e841 2300 	strex	r3, r2, [r1]
 8006288:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800628a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800628c:	2b00      	cmp	r3, #0
 800628e:	d1e5      	bne.n	800625c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3314      	adds	r3, #20
 8006296:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006298:	6a3b      	ldr	r3, [r7, #32]
 800629a:	e853 3f00 	ldrex	r3, [r3]
 800629e:	61fb      	str	r3, [r7, #28]
   return(result);
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	f023 0301 	bic.w	r3, r3, #1
 80062a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	3314      	adds	r3, #20
 80062ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062b8:	e841 2300 	strex	r3, r2, [r1]
 80062bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d1e5      	bne.n	8006290 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d119      	bne.n	8006300 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	330c      	adds	r3, #12
 80062d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	e853 3f00 	ldrex	r3, [r3]
 80062da:	60bb      	str	r3, [r7, #8]
   return(result);
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f023 0310 	bic.w	r3, r3, #16
 80062e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	330c      	adds	r3, #12
 80062ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062ec:	61ba      	str	r2, [r7, #24]
 80062ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f0:	6979      	ldr	r1, [r7, #20]
 80062f2:	69ba      	ldr	r2, [r7, #24]
 80062f4:	e841 2300 	strex	r3, r2, [r1]
 80062f8:	613b      	str	r3, [r7, #16]
   return(result);
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d1e5      	bne.n	80062cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2220      	movs	r2, #32
 8006304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800630e:	bf00      	nop
 8006310:	3754      	adds	r7, #84	@ 0x54
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr

0800631a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b084      	sub	sp, #16
 800631e:	af00      	add	r7, sp, #0
 8006320:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006326:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2200      	movs	r2, #0
 800632c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f7ff fd5e 	bl	8005df0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006334:	bf00      	nop
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800633c:	b480      	push	{r7}
 800633e:	b085      	sub	sp, #20
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800634a:	b2db      	uxtb	r3, r3
 800634c:	2b21      	cmp	r3, #33	@ 0x21
 800634e:	d13e      	bne.n	80063ce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006358:	d114      	bne.n	8006384 <UART_Transmit_IT+0x48>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d110      	bne.n	8006384 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	881b      	ldrh	r3, [r3, #0]
 800636c:	461a      	mov	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006376:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a1b      	ldr	r3, [r3, #32]
 800637c:	1c9a      	adds	r2, r3, #2
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	621a      	str	r2, [r3, #32]
 8006382:	e008      	b.n	8006396 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6a1b      	ldr	r3, [r3, #32]
 8006388:	1c59      	adds	r1, r3, #1
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	6211      	str	r1, [r2, #32]
 800638e:	781a      	ldrb	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800639a:	b29b      	uxth	r3, r3
 800639c:	3b01      	subs	r3, #1
 800639e:	b29b      	uxth	r3, r3
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	4619      	mov	r1, r3
 80063a4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d10f      	bne.n	80063ca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68da      	ldr	r2, [r3, #12]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80063ca:	2300      	movs	r3, #0
 80063cc:	e000      	b.n	80063d0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80063ce:	2302      	movs	r3, #2
  }
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3714      	adds	r7, #20
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68da      	ldr	r2, [r3, #12]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063f2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2220      	movs	r2, #32
 80063f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f7fb f83f 	bl	8001480 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	3708      	adds	r7, #8
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b08c      	sub	sp, #48	@ 0x30
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006414:	2300      	movs	r3, #0
 8006416:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006418:	2300      	movs	r3, #0
 800641a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006422:	b2db      	uxtb	r3, r3
 8006424:	2b22      	cmp	r3, #34	@ 0x22
 8006426:	f040 80aa 	bne.w	800657e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006432:	d115      	bne.n	8006460 <UART_Receive_IT+0x54>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d111      	bne.n	8006460 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006440:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	b29b      	uxth	r3, r3
 800644a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800644e:	b29a      	uxth	r2, r3
 8006450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006452:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006458:	1c9a      	adds	r2, r3, #2
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	629a      	str	r2, [r3, #40]	@ 0x28
 800645e:	e024      	b.n	80064aa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006464:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800646e:	d007      	beq.n	8006480 <UART_Receive_IT+0x74>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10a      	bne.n	800648e <UART_Receive_IT+0x82>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	691b      	ldr	r3, [r3, #16]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d106      	bne.n	800648e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	b2da      	uxtb	r2, r3
 8006488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800648a:	701a      	strb	r2, [r3, #0]
 800648c:	e008      	b.n	80064a0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	b2db      	uxtb	r3, r3
 8006496:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800649a:	b2da      	uxtb	r2, r3
 800649c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800649e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a4:	1c5a      	adds	r2, r3, #1
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	3b01      	subs	r3, #1
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	4619      	mov	r1, r3
 80064b8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d15d      	bne.n	800657a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	68da      	ldr	r2, [r3, #12]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f022 0220 	bic.w	r2, r2, #32
 80064cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68da      	ldr	r2, [r3, #12]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80064dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	695a      	ldr	r2, [r3, #20]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f022 0201 	bic.w	r2, r2, #1
 80064ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2220      	movs	r2, #32
 80064f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006500:	2b01      	cmp	r3, #1
 8006502:	d135      	bne.n	8006570 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	330c      	adds	r3, #12
 8006510:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	e853 3f00 	ldrex	r3, [r3]
 8006518:	613b      	str	r3, [r7, #16]
   return(result);
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	f023 0310 	bic.w	r3, r3, #16
 8006520:	627b      	str	r3, [r7, #36]	@ 0x24
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	330c      	adds	r3, #12
 8006528:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800652a:	623a      	str	r2, [r7, #32]
 800652c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800652e:	69f9      	ldr	r1, [r7, #28]
 8006530:	6a3a      	ldr	r2, [r7, #32]
 8006532:	e841 2300 	strex	r3, r2, [r1]
 8006536:	61bb      	str	r3, [r7, #24]
   return(result);
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d1e5      	bne.n	800650a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0310 	and.w	r3, r3, #16
 8006548:	2b10      	cmp	r3, #16
 800654a:	d10a      	bne.n	8006562 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800654c:	2300      	movs	r3, #0
 800654e:	60fb      	str	r3, [r7, #12]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	60fb      	str	r3, [r7, #12]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	60fb      	str	r3, [r7, #12]
 8006560:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006566:	4619      	mov	r1, r3
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f7fa febb 	bl	80012e4 <HAL_UARTEx_RxEventCallback>
 800656e:	e002      	b.n	8006576 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7ff fc29 	bl	8005dc8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006576:	2300      	movs	r3, #0
 8006578:	e002      	b.n	8006580 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800657a:	2300      	movs	r3, #0
 800657c:	e000      	b.n	8006580 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800657e:	2302      	movs	r3, #2
  }
}
 8006580:	4618      	mov	r0, r3
 8006582:	3730      	adds	r7, #48	@ 0x30
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006588:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800658c:	b0c0      	sub	sp, #256	@ 0x100
 800658e:	af00      	add	r7, sp, #0
 8006590:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	691b      	ldr	r3, [r3, #16]
 800659c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80065a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a4:	68d9      	ldr	r1, [r3, #12]
 80065a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	ea40 0301 	orr.w	r3, r0, r1
 80065b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80065b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b6:	689a      	ldr	r2, [r3, #8]
 80065b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	431a      	orrs	r2, r3
 80065c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065c4:	695b      	ldr	r3, [r3, #20]
 80065c6:	431a      	orrs	r2, r3
 80065c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065cc:	69db      	ldr	r3, [r3, #28]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80065d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80065e0:	f021 010c 	bic.w	r1, r1, #12
 80065e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80065ee:	430b      	orrs	r3, r1
 80065f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80065f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80065fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006602:	6999      	ldr	r1, [r3, #24]
 8006604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	ea40 0301 	orr.w	r3, r0, r1
 800660e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	4b8f      	ldr	r3, [pc, #572]	@ (8006854 <UART_SetConfig+0x2cc>)
 8006618:	429a      	cmp	r2, r3
 800661a:	d005      	beq.n	8006628 <UART_SetConfig+0xa0>
 800661c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	4b8d      	ldr	r3, [pc, #564]	@ (8006858 <UART_SetConfig+0x2d0>)
 8006624:	429a      	cmp	r2, r3
 8006626:	d104      	bne.n	8006632 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006628:	f7fd faea 	bl	8003c00 <HAL_RCC_GetPCLK2Freq>
 800662c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006630:	e003      	b.n	800663a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006632:	f7fd fad1 	bl	8003bd8 <HAL_RCC_GetPCLK1Freq>
 8006636:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800663a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800663e:	69db      	ldr	r3, [r3, #28]
 8006640:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006644:	f040 810c 	bne.w	8006860 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006648:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800664c:	2200      	movs	r2, #0
 800664e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006652:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006656:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800665a:	4622      	mov	r2, r4
 800665c:	462b      	mov	r3, r5
 800665e:	1891      	adds	r1, r2, r2
 8006660:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006662:	415b      	adcs	r3, r3
 8006664:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006666:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800666a:	4621      	mov	r1, r4
 800666c:	eb12 0801 	adds.w	r8, r2, r1
 8006670:	4629      	mov	r1, r5
 8006672:	eb43 0901 	adc.w	r9, r3, r1
 8006676:	f04f 0200 	mov.w	r2, #0
 800667a:	f04f 0300 	mov.w	r3, #0
 800667e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006682:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006686:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800668a:	4690      	mov	r8, r2
 800668c:	4699      	mov	r9, r3
 800668e:	4623      	mov	r3, r4
 8006690:	eb18 0303 	adds.w	r3, r8, r3
 8006694:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006698:	462b      	mov	r3, r5
 800669a:	eb49 0303 	adc.w	r3, r9, r3
 800669e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80066a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80066ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80066b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80066b6:	460b      	mov	r3, r1
 80066b8:	18db      	adds	r3, r3, r3
 80066ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80066bc:	4613      	mov	r3, r2
 80066be:	eb42 0303 	adc.w	r3, r2, r3
 80066c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80066c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80066c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80066cc:	f7fa faa2 	bl	8000c14 <__aeabi_uldivmod>
 80066d0:	4602      	mov	r2, r0
 80066d2:	460b      	mov	r3, r1
 80066d4:	4b61      	ldr	r3, [pc, #388]	@ (800685c <UART_SetConfig+0x2d4>)
 80066d6:	fba3 2302 	umull	r2, r3, r3, r2
 80066da:	095b      	lsrs	r3, r3, #5
 80066dc:	011c      	lsls	r4, r3, #4
 80066de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066e2:	2200      	movs	r2, #0
 80066e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80066ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80066f0:	4642      	mov	r2, r8
 80066f2:	464b      	mov	r3, r9
 80066f4:	1891      	adds	r1, r2, r2
 80066f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80066f8:	415b      	adcs	r3, r3
 80066fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006700:	4641      	mov	r1, r8
 8006702:	eb12 0a01 	adds.w	sl, r2, r1
 8006706:	4649      	mov	r1, r9
 8006708:	eb43 0b01 	adc.w	fp, r3, r1
 800670c:	f04f 0200 	mov.w	r2, #0
 8006710:	f04f 0300 	mov.w	r3, #0
 8006714:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006718:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800671c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006720:	4692      	mov	sl, r2
 8006722:	469b      	mov	fp, r3
 8006724:	4643      	mov	r3, r8
 8006726:	eb1a 0303 	adds.w	r3, sl, r3
 800672a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800672e:	464b      	mov	r3, r9
 8006730:	eb4b 0303 	adc.w	r3, fp, r3
 8006734:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006744:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006748:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800674c:	460b      	mov	r3, r1
 800674e:	18db      	adds	r3, r3, r3
 8006750:	643b      	str	r3, [r7, #64]	@ 0x40
 8006752:	4613      	mov	r3, r2
 8006754:	eb42 0303 	adc.w	r3, r2, r3
 8006758:	647b      	str	r3, [r7, #68]	@ 0x44
 800675a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800675e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006762:	f7fa fa57 	bl	8000c14 <__aeabi_uldivmod>
 8006766:	4602      	mov	r2, r0
 8006768:	460b      	mov	r3, r1
 800676a:	4611      	mov	r1, r2
 800676c:	4b3b      	ldr	r3, [pc, #236]	@ (800685c <UART_SetConfig+0x2d4>)
 800676e:	fba3 2301 	umull	r2, r3, r3, r1
 8006772:	095b      	lsrs	r3, r3, #5
 8006774:	2264      	movs	r2, #100	@ 0x64
 8006776:	fb02 f303 	mul.w	r3, r2, r3
 800677a:	1acb      	subs	r3, r1, r3
 800677c:	00db      	lsls	r3, r3, #3
 800677e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006782:	4b36      	ldr	r3, [pc, #216]	@ (800685c <UART_SetConfig+0x2d4>)
 8006784:	fba3 2302 	umull	r2, r3, r3, r2
 8006788:	095b      	lsrs	r3, r3, #5
 800678a:	005b      	lsls	r3, r3, #1
 800678c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006790:	441c      	add	r4, r3
 8006792:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006796:	2200      	movs	r2, #0
 8006798:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800679c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80067a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80067a4:	4642      	mov	r2, r8
 80067a6:	464b      	mov	r3, r9
 80067a8:	1891      	adds	r1, r2, r2
 80067aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80067ac:	415b      	adcs	r3, r3
 80067ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80067b4:	4641      	mov	r1, r8
 80067b6:	1851      	adds	r1, r2, r1
 80067b8:	6339      	str	r1, [r7, #48]	@ 0x30
 80067ba:	4649      	mov	r1, r9
 80067bc:	414b      	adcs	r3, r1
 80067be:	637b      	str	r3, [r7, #52]	@ 0x34
 80067c0:	f04f 0200 	mov.w	r2, #0
 80067c4:	f04f 0300 	mov.w	r3, #0
 80067c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80067cc:	4659      	mov	r1, fp
 80067ce:	00cb      	lsls	r3, r1, #3
 80067d0:	4651      	mov	r1, sl
 80067d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067d6:	4651      	mov	r1, sl
 80067d8:	00ca      	lsls	r2, r1, #3
 80067da:	4610      	mov	r0, r2
 80067dc:	4619      	mov	r1, r3
 80067de:	4603      	mov	r3, r0
 80067e0:	4642      	mov	r2, r8
 80067e2:	189b      	adds	r3, r3, r2
 80067e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80067e8:	464b      	mov	r3, r9
 80067ea:	460a      	mov	r2, r1
 80067ec:	eb42 0303 	adc.w	r3, r2, r3
 80067f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80067f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006800:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006804:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006808:	460b      	mov	r3, r1
 800680a:	18db      	adds	r3, r3, r3
 800680c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800680e:	4613      	mov	r3, r2
 8006810:	eb42 0303 	adc.w	r3, r2, r3
 8006814:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006816:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800681a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800681e:	f7fa f9f9 	bl	8000c14 <__aeabi_uldivmod>
 8006822:	4602      	mov	r2, r0
 8006824:	460b      	mov	r3, r1
 8006826:	4b0d      	ldr	r3, [pc, #52]	@ (800685c <UART_SetConfig+0x2d4>)
 8006828:	fba3 1302 	umull	r1, r3, r3, r2
 800682c:	095b      	lsrs	r3, r3, #5
 800682e:	2164      	movs	r1, #100	@ 0x64
 8006830:	fb01 f303 	mul.w	r3, r1, r3
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	00db      	lsls	r3, r3, #3
 8006838:	3332      	adds	r3, #50	@ 0x32
 800683a:	4a08      	ldr	r2, [pc, #32]	@ (800685c <UART_SetConfig+0x2d4>)
 800683c:	fba2 2303 	umull	r2, r3, r2, r3
 8006840:	095b      	lsrs	r3, r3, #5
 8006842:	f003 0207 	and.w	r2, r3, #7
 8006846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4422      	add	r2, r4
 800684e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006850:	e106      	b.n	8006a60 <UART_SetConfig+0x4d8>
 8006852:	bf00      	nop
 8006854:	40011000 	.word	0x40011000
 8006858:	40011400 	.word	0x40011400
 800685c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006860:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006864:	2200      	movs	r2, #0
 8006866:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800686a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800686e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006872:	4642      	mov	r2, r8
 8006874:	464b      	mov	r3, r9
 8006876:	1891      	adds	r1, r2, r2
 8006878:	6239      	str	r1, [r7, #32]
 800687a:	415b      	adcs	r3, r3
 800687c:	627b      	str	r3, [r7, #36]	@ 0x24
 800687e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006882:	4641      	mov	r1, r8
 8006884:	1854      	adds	r4, r2, r1
 8006886:	4649      	mov	r1, r9
 8006888:	eb43 0501 	adc.w	r5, r3, r1
 800688c:	f04f 0200 	mov.w	r2, #0
 8006890:	f04f 0300 	mov.w	r3, #0
 8006894:	00eb      	lsls	r3, r5, #3
 8006896:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800689a:	00e2      	lsls	r2, r4, #3
 800689c:	4614      	mov	r4, r2
 800689e:	461d      	mov	r5, r3
 80068a0:	4643      	mov	r3, r8
 80068a2:	18e3      	adds	r3, r4, r3
 80068a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80068a8:	464b      	mov	r3, r9
 80068aa:	eb45 0303 	adc.w	r3, r5, r3
 80068ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80068b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80068be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80068c2:	f04f 0200 	mov.w	r2, #0
 80068c6:	f04f 0300 	mov.w	r3, #0
 80068ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80068ce:	4629      	mov	r1, r5
 80068d0:	008b      	lsls	r3, r1, #2
 80068d2:	4621      	mov	r1, r4
 80068d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068d8:	4621      	mov	r1, r4
 80068da:	008a      	lsls	r2, r1, #2
 80068dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80068e0:	f7fa f998 	bl	8000c14 <__aeabi_uldivmod>
 80068e4:	4602      	mov	r2, r0
 80068e6:	460b      	mov	r3, r1
 80068e8:	4b60      	ldr	r3, [pc, #384]	@ (8006a6c <UART_SetConfig+0x4e4>)
 80068ea:	fba3 2302 	umull	r2, r3, r3, r2
 80068ee:	095b      	lsrs	r3, r3, #5
 80068f0:	011c      	lsls	r4, r3, #4
 80068f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068f6:	2200      	movs	r2, #0
 80068f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80068fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006900:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006904:	4642      	mov	r2, r8
 8006906:	464b      	mov	r3, r9
 8006908:	1891      	adds	r1, r2, r2
 800690a:	61b9      	str	r1, [r7, #24]
 800690c:	415b      	adcs	r3, r3
 800690e:	61fb      	str	r3, [r7, #28]
 8006910:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006914:	4641      	mov	r1, r8
 8006916:	1851      	adds	r1, r2, r1
 8006918:	6139      	str	r1, [r7, #16]
 800691a:	4649      	mov	r1, r9
 800691c:	414b      	adcs	r3, r1
 800691e:	617b      	str	r3, [r7, #20]
 8006920:	f04f 0200 	mov.w	r2, #0
 8006924:	f04f 0300 	mov.w	r3, #0
 8006928:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800692c:	4659      	mov	r1, fp
 800692e:	00cb      	lsls	r3, r1, #3
 8006930:	4651      	mov	r1, sl
 8006932:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006936:	4651      	mov	r1, sl
 8006938:	00ca      	lsls	r2, r1, #3
 800693a:	4610      	mov	r0, r2
 800693c:	4619      	mov	r1, r3
 800693e:	4603      	mov	r3, r0
 8006940:	4642      	mov	r2, r8
 8006942:	189b      	adds	r3, r3, r2
 8006944:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006948:	464b      	mov	r3, r9
 800694a:	460a      	mov	r2, r1
 800694c:	eb42 0303 	adc.w	r3, r2, r3
 8006950:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800695e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006960:	f04f 0200 	mov.w	r2, #0
 8006964:	f04f 0300 	mov.w	r3, #0
 8006968:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800696c:	4649      	mov	r1, r9
 800696e:	008b      	lsls	r3, r1, #2
 8006970:	4641      	mov	r1, r8
 8006972:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006976:	4641      	mov	r1, r8
 8006978:	008a      	lsls	r2, r1, #2
 800697a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800697e:	f7fa f949 	bl	8000c14 <__aeabi_uldivmod>
 8006982:	4602      	mov	r2, r0
 8006984:	460b      	mov	r3, r1
 8006986:	4611      	mov	r1, r2
 8006988:	4b38      	ldr	r3, [pc, #224]	@ (8006a6c <UART_SetConfig+0x4e4>)
 800698a:	fba3 2301 	umull	r2, r3, r3, r1
 800698e:	095b      	lsrs	r3, r3, #5
 8006990:	2264      	movs	r2, #100	@ 0x64
 8006992:	fb02 f303 	mul.w	r3, r2, r3
 8006996:	1acb      	subs	r3, r1, r3
 8006998:	011b      	lsls	r3, r3, #4
 800699a:	3332      	adds	r3, #50	@ 0x32
 800699c:	4a33      	ldr	r2, [pc, #204]	@ (8006a6c <UART_SetConfig+0x4e4>)
 800699e:	fba2 2303 	umull	r2, r3, r2, r3
 80069a2:	095b      	lsrs	r3, r3, #5
 80069a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80069a8:	441c      	add	r4, r3
 80069aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069ae:	2200      	movs	r2, #0
 80069b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80069b2:	677a      	str	r2, [r7, #116]	@ 0x74
 80069b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80069b8:	4642      	mov	r2, r8
 80069ba:	464b      	mov	r3, r9
 80069bc:	1891      	adds	r1, r2, r2
 80069be:	60b9      	str	r1, [r7, #8]
 80069c0:	415b      	adcs	r3, r3
 80069c2:	60fb      	str	r3, [r7, #12]
 80069c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069c8:	4641      	mov	r1, r8
 80069ca:	1851      	adds	r1, r2, r1
 80069cc:	6039      	str	r1, [r7, #0]
 80069ce:	4649      	mov	r1, r9
 80069d0:	414b      	adcs	r3, r1
 80069d2:	607b      	str	r3, [r7, #4]
 80069d4:	f04f 0200 	mov.w	r2, #0
 80069d8:	f04f 0300 	mov.w	r3, #0
 80069dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80069e0:	4659      	mov	r1, fp
 80069e2:	00cb      	lsls	r3, r1, #3
 80069e4:	4651      	mov	r1, sl
 80069e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069ea:	4651      	mov	r1, sl
 80069ec:	00ca      	lsls	r2, r1, #3
 80069ee:	4610      	mov	r0, r2
 80069f0:	4619      	mov	r1, r3
 80069f2:	4603      	mov	r3, r0
 80069f4:	4642      	mov	r2, r8
 80069f6:	189b      	adds	r3, r3, r2
 80069f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069fa:	464b      	mov	r3, r9
 80069fc:	460a      	mov	r2, r1
 80069fe:	eb42 0303 	adc.w	r3, r2, r3
 8006a02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a0e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006a10:	f04f 0200 	mov.w	r2, #0
 8006a14:	f04f 0300 	mov.w	r3, #0
 8006a18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006a1c:	4649      	mov	r1, r9
 8006a1e:	008b      	lsls	r3, r1, #2
 8006a20:	4641      	mov	r1, r8
 8006a22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a26:	4641      	mov	r1, r8
 8006a28:	008a      	lsls	r2, r1, #2
 8006a2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006a2e:	f7fa f8f1 	bl	8000c14 <__aeabi_uldivmod>
 8006a32:	4602      	mov	r2, r0
 8006a34:	460b      	mov	r3, r1
 8006a36:	4b0d      	ldr	r3, [pc, #52]	@ (8006a6c <UART_SetConfig+0x4e4>)
 8006a38:	fba3 1302 	umull	r1, r3, r3, r2
 8006a3c:	095b      	lsrs	r3, r3, #5
 8006a3e:	2164      	movs	r1, #100	@ 0x64
 8006a40:	fb01 f303 	mul.w	r3, r1, r3
 8006a44:	1ad3      	subs	r3, r2, r3
 8006a46:	011b      	lsls	r3, r3, #4
 8006a48:	3332      	adds	r3, #50	@ 0x32
 8006a4a:	4a08      	ldr	r2, [pc, #32]	@ (8006a6c <UART_SetConfig+0x4e4>)
 8006a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a50:	095b      	lsrs	r3, r3, #5
 8006a52:	f003 020f 	and.w	r2, r3, #15
 8006a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4422      	add	r2, r4
 8006a5e:	609a      	str	r2, [r3, #8]
}
 8006a60:	bf00      	nop
 8006a62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006a66:	46bd      	mov	sp, r7
 8006a68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a6c:	51eb851f 	.word	0x51eb851f

08006a70 <updateOdometry>:
#include "robotto_conf.h"
#include <math.h>


void updateOdometry(const WheelsMovementUpdate* wheels_movement_update, const ImuData* imu_data, RobottoPose* estimated_pose)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	ed2d 8b02 	vpush	{d8}
 8006a76:	b088      	sub	sp, #32
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	607a      	str	r2, [r7, #4]
	float delta_l = wheels_movement_update->delta_angle_left * WHEELS_RADIUS;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	4618      	mov	r0, r3
 8006a86:	f7f9 fd83 	bl	8000590 <__aeabi_f2d>
 8006a8a:	a347      	add	r3, pc, #284	@ (adr r3, 8006ba8 <updateOdometry+0x138>)
 8006a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a90:	f7f9 fdd6 	bl	8000640 <__aeabi_dmul>
 8006a94:	4602      	mov	r2, r0
 8006a96:	460b      	mov	r3, r1
 8006a98:	4610      	mov	r0, r2
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	f7fa f86a 	bl	8000b74 <__aeabi_d2f>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	61fb      	str	r3, [r7, #28]
	float delta_r = wheels_movement_update->delta_angle_right * WHEELS_RADIUS;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7f9 fd71 	bl	8000590 <__aeabi_f2d>
 8006aae:	a33e      	add	r3, pc, #248	@ (adr r3, 8006ba8 <updateOdometry+0x138>)
 8006ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab4:	f7f9 fdc4 	bl	8000640 <__aeabi_dmul>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	460b      	mov	r3, r1
 8006abc:	4610      	mov	r0, r2
 8006abe:	4619      	mov	r1, r3
 8006ac0:	f7fa f858 	bl	8000b74 <__aeabi_d2f>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	61bb      	str	r3, [r7, #24]
	float delta_s = (delta_r + delta_l) / 2;
 8006ac8:	ed97 7a06 	vldr	s14, [r7, #24]
 8006acc:	edd7 7a07 	vldr	s15, [r7, #28]
 8006ad0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006ad4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006ad8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006adc:	edc7 7a05 	vstr	s15, [r7, #20]
	float delta_theta = (delta_r - delta_l) / WHEELS_DISTANCE;
 8006ae0:	ed97 7a06 	vldr	s14, [r7, #24]
 8006ae4:	edd7 7a07 	vldr	s15, [r7, #28]
 8006ae8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006aec:	ee17 0a90 	vmov	r0, s15
 8006af0:	f7f9 fd4e 	bl	8000590 <__aeabi_f2d>
 8006af4:	a32e      	add	r3, pc, #184	@ (adr r3, 8006bb0 <updateOdometry+0x140>)
 8006af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afa:	f7f9 fecb 	bl	8000894 <__aeabi_ddiv>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	4610      	mov	r0, r2
 8006b04:	4619      	mov	r1, r3
 8006b06:	f7fa f835 	bl	8000b74 <__aeabi_d2f>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	613b      	str	r3, [r7, #16]

	estimated_pose->x += -1 * delta_s * sinf(estimated_pose->theta + delta_theta/2);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	ed93 8a01 	vldr	s16, [r3, #4]
 8006b14:	edd7 7a05 	vldr	s15, [r7, #20]
 8006b18:	eef1 8a67 	vneg.f32	s17, s15
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	ed93 7a03 	vldr	s14, [r3, #12]
 8006b22:	edd7 6a04 	vldr	s13, [r7, #16]
 8006b26:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8006b2a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8006b2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b32:	eeb0 0a67 	vmov.f32	s0, s15
 8006b36:	f008 f82d 	bl	800eb94 <sinf>
 8006b3a:	eef0 7a40 	vmov.f32	s15, s0
 8006b3e:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8006b42:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	edc3 7a01 	vstr	s15, [r3, #4]
	estimated_pose->y += delta_s * cosf(estimated_pose->theta + delta_theta/2);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	ed93 8a02 	vldr	s16, [r3, #8]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	ed93 7a03 	vldr	s14, [r3, #12]
 8006b58:	edd7 6a04 	vldr	s13, [r7, #16]
 8006b5c:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8006b60:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8006b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b68:	eeb0 0a67 	vmov.f32	s0, s15
 8006b6c:	f007 ffce 	bl	800eb0c <cosf>
 8006b70:	eeb0 7a40 	vmov.f32	s14, s0
 8006b74:	edd7 7a05 	vldr	s15, [r7, #20]
 8006b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b7c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	edc3 7a02 	vstr	s15, [r3, #8]
	estimated_pose->theta += delta_theta;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	ed93 7a03 	vldr	s14, [r3, #12]
 8006b8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8006b90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8006b9a:	bf00      	nop
 8006b9c:	3720      	adds	r7, #32
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	ecbd 8b02 	vpop	{d8}
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	075f6fd2 	.word	0x075f6fd2
 8006bac:	3fa119ce 	.word	0x3fa119ce
 8006bb0:	16872b02 	.word	0x16872b02
 8006bb4:	3fc7ced9 	.word	0x3fc7ced9

08006bb8 <calculatePIDResponse>:

static PIDStatus pid_left =  {.kP = 0.1, .kI = 1, .kD = 0.0, .integrated_error = 0.0};
static PIDStatus pid_right = {.kP = 0.1, .kI = 1, .kD = 0.0, .integrated_error = 0.0};

float calculatePIDResponse(PIDStatus * pid_status, float actual_speed, float desired_speed)
{
 8006bb8:	b5b0      	push	{r4, r5, r7, lr}
 8006bba:	b088      	sub	sp, #32
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	ed87 0a02 	vstr	s0, [r7, #8]
 8006bc4:	edc7 0a01 	vstr	s1, [r7, #4]
	float error = desired_speed - actual_speed;
 8006bc8:	ed97 7a01 	vldr	s14, [r7, #4]
 8006bcc:	edd7 7a02 	vldr	s15, [r7, #8]
 8006bd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006bd4:	edc7 7a06 	vstr	s15, [r7, #24]

	float proportional = error * pid_status->kP;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	edd3 7a00 	vldr	s15, [r3]
 8006bde:	ed97 7a06 	vldr	s14, [r7, #24]
 8006be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006be6:	edc7 7a05 	vstr	s15, [r7, #20]
	float integral = pid_status->integrated_error + pid_status->kI * error * PERIOD;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	68db      	ldr	r3, [r3, #12]
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f7f9 fcce 	bl	8000590 <__aeabi_f2d>
 8006bf4:	4604      	mov	r4, r0
 8006bf6:	460d      	mov	r5, r1
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	ed93 7a01 	vldr	s14, [r3, #4]
 8006bfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8006c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c06:	ee17 0a90 	vmov	r0, s15
 8006c0a:	f7f9 fcc1 	bl	8000590 <__aeabi_f2d>
 8006c0e:	a321      	add	r3, pc, #132	@ (adr r3, 8006c94 <calculatePIDResponse+0xdc>)
 8006c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c14:	f7f9 fd14 	bl	8000640 <__aeabi_dmul>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	4629      	mov	r1, r5
 8006c20:	f7f9 fb58 	bl	80002d4 <__adddf3>
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	4610      	mov	r0, r2
 8006c2a:	4619      	mov	r1, r3
 8006c2c:	f7f9 ffa2 	bl	8000b74 <__aeabi_d2f>
 8006c30:	4603      	mov	r3, r0
 8006c32:	613b      	str	r3, [r7, #16]

	float output = proportional + integral;
 8006c34:	ed97 7a05 	vldr	s14, [r7, #20]
 8006c38:	edd7 7a04 	vldr	s15, [r7, #16]
 8006c3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c40:	edc7 7a07 	vstr	s15, [r7, #28]

	// anti-windup
	if (output > 1.0)
 8006c44:	edd7 7a07 	vldr	s15, [r7, #28]
 8006c48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c54:	dd03      	ble.n	8006c5e <calculatePIDResponse+0xa6>
	{
		output = 1.0;
 8006c56:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006c5a:	61fb      	str	r3, [r7, #28]
 8006c5c:	e00e      	b.n	8006c7c <calculatePIDResponse+0xc4>
	}
	else if(output < -1.0)
 8006c5e:	edd7 7a07 	vldr	s15, [r7, #28]
 8006c62:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006c66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c6e:	d502      	bpl.n	8006c76 <calculatePIDResponse+0xbe>
	{
		output = -1.0;
 8006c70:	4b07      	ldr	r3, [pc, #28]	@ (8006c90 <calculatePIDResponse+0xd8>)
 8006c72:	61fb      	str	r3, [r7, #28]
 8006c74:	e002      	b.n	8006c7c <calculatePIDResponse+0xc4>
	}
	else
	{
		pid_status->integrated_error = integral;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	60da      	str	r2, [r3, #12]
	}
	return output;
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	ee07 3a90 	vmov	s15, r3
}
 8006c82:	eeb0 0a67 	vmov.f32	s0, s15
 8006c86:	3720      	adds	r7, #32
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bdb0      	pop	{r4, r5, r7, pc}
 8006c8c:	f3af 8000 	nop.w
 8006c90:	bf800000 	.word	0xbf800000
 8006c94:	47ae147b 	.word	0x47ae147b
 8006c98:	3f847ae1 	.word	0x3f847ae1

08006c9c <calculateRequiredDutyCycle>:

void calculateRequiredDutyCycle(const WheelSpeedSetPoint* speed_set_point, const WheelStatus* left_wheel_status, const WheelStatus* right_wheel_status, float* out_left_duty, float* out_right_duty)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b084      	sub	sp, #16
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
 8006ca8:	603b      	str	r3, [r7, #0]
	*out_left_duty = calculatePIDResponse(&pid_left, left_wheel_status->filtered_speed, speed_set_point->left);
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	edd3 7a02 	vldr	s15, [r3, #8]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	ed93 7a00 	vldr	s14, [r3]
 8006cb6:	eef0 0a47 	vmov.f32	s1, s14
 8006cba:	eeb0 0a67 	vmov.f32	s0, s15
 8006cbe:	480f      	ldr	r0, [pc, #60]	@ (8006cfc <calculateRequiredDutyCycle+0x60>)
 8006cc0:	f7ff ff7a 	bl	8006bb8 <calculatePIDResponse>
 8006cc4:	eef0 7a40 	vmov.f32	s15, s0
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	edc3 7a00 	vstr	s15, [r3]
	*out_right_duty = calculatePIDResponse(&pid_right, right_wheel_status->filtered_speed, speed_set_point->right);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	edd3 7a02 	vldr	s15, [r3, #8]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	ed93 7a01 	vldr	s14, [r3, #4]
 8006cda:	eef0 0a47 	vmov.f32	s1, s14
 8006cde:	eeb0 0a67 	vmov.f32	s0, s15
 8006ce2:	4807      	ldr	r0, [pc, #28]	@ (8006d00 <calculateRequiredDutyCycle+0x64>)
 8006ce4:	f7ff ff68 	bl	8006bb8 <calculatePIDResponse>
 8006ce8:	eef0 7a40 	vmov.f32	s15, s0
 8006cec:	69bb      	ldr	r3, [r7, #24]
 8006cee:	edc3 7a00 	vstr	s15, [r3]
}
 8006cf2:	bf00      	nop
 8006cf4:	3710      	adds	r7, #16
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	20000040 	.word	0x20000040
 8006d00:	20000050 	.word	0x20000050

08006d04 <resetController>:


void resetController()
{
 8006d04:	b480      	push	{r7}
 8006d06:	af00      	add	r7, sp, #0
	pid_left.integrated_error = 0.0;
 8006d08:	4b06      	ldr	r3, [pc, #24]	@ (8006d24 <resetController+0x20>)
 8006d0a:	f04f 0200 	mov.w	r2, #0
 8006d0e:	60da      	str	r2, [r3, #12]
	pid_right.integrated_error = 0.0;
 8006d10:	4b05      	ldr	r3, [pc, #20]	@ (8006d28 <resetController+0x24>)
 8006d12:	f04f 0200 	mov.w	r2, #0
 8006d16:	60da      	str	r2, [r3, #12]
}
 8006d18:	bf00      	nop
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop
 8006d24:	20000040 	.word	0x20000040
 8006d28:	20000050 	.word	0x20000050
 8006d2c:	00000000 	.word	0x00000000

08006d30 <updateWheelStatusEstimation>:
#define SMOOTHING_FACTOR 0.3



bool updateWheelStatusEstimation(WheelStatus* wheel_status, float angle, TickType_t tick)
{
 8006d30:	b5b0      	push	{r4, r5, r7, lr}
 8006d32:	b086      	sub	sp, #24
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	ed87 0a02 	vstr	s0, [r7, #8]
 8006d3c:	6079      	str	r1, [r7, #4]
    if (!wheel_status->initialized) {
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	7d1b      	ldrb	r3, [r3, #20]
 8006d42:	f083 0301 	eor.w	r3, r3, #1
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d012      	beq.n	8006d72 <updateWheelStatusEstimation+0x42>
    	wheel_status->last_angle = angle;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	601a      	str	r2, [r3, #0]
    	wheel_status->filtered_speed = 0.0f;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f04f 0200 	mov.w	r2, #0
 8006d58:	609a      	str	r2, [r3, #8]
    	wheel_status->delta_angle = 0.0f;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f04f 0200 	mov.w	r2, #0
 8006d60:	60da      	str	r2, [r3, #12]
    	wheel_status->last_tick = tick;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	611a      	str	r2, [r3, #16]
    	wheel_status->initialized = true;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	751a      	strb	r2, [r3, #20]

    	return false;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	e097      	b.n	8006ea2 <updateWheelStatusEstimation+0x172>
    }

    TickType_t delta_tick = tick - wheel_status->last_tick;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	691b      	ldr	r3, [r3, #16]
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	1ad3      	subs	r3, r2, r3
 8006d7a:	617b      	str	r3, [r7, #20]
    if (delta_tick == 0)
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <updateWheelStatusEstimation+0x56>
        return false;
 8006d82:	2300      	movs	r3, #0
 8006d84:	e08d      	b.n	8006ea2 <updateWheelStatusEstimation+0x172>

    wheel_status->delta_angle = angle - wheel_status->last_angle;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	edd3 7a00 	vldr	s15, [r3]
 8006d8c:	ed97 7a02 	vldr	s14, [r7, #8]
 8006d90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	edc3 7a03 	vstr	s15, [r3, #12]

    // Handle wrap-around (02PI)
    if (wheel_status->delta_angle > M_PI)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7f9 fbf6 	bl	8000590 <__aeabi_f2d>
 8006da4:	a347      	add	r3, pc, #284	@ (adr r3, 8006ec4 <updateWheelStatusEstimation+0x194>)
 8006da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006daa:	f7f9 fed9 	bl	8000b60 <__aeabi_dcmpgt>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d013      	beq.n	8006ddc <updateWheelStatusEstimation+0xac>
    	wheel_status->delta_angle -= M_TWOPI;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	4618      	mov	r0, r3
 8006dba:	f7f9 fbe9 	bl	8000590 <__aeabi_f2d>
 8006dbe:	a343      	add	r3, pc, #268	@ (adr r3, 8006ecc <updateWheelStatusEstimation+0x19c>)
 8006dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc4:	f7f9 fa84 	bl	80002d0 <__aeabi_dsub>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	460b      	mov	r3, r1
 8006dcc:	4610      	mov	r0, r2
 8006dce:	4619      	mov	r1, r3
 8006dd0:	f7f9 fed0 	bl	8000b74 <__aeabi_d2f>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	60da      	str	r2, [r3, #12]
 8006dda:	e01f      	b.n	8006e1c <updateWheelStatusEstimation+0xec>
    else if (wheel_status->delta_angle < -M_PI)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	68db      	ldr	r3, [r3, #12]
 8006de0:	4618      	mov	r0, r3
 8006de2:	f7f9 fbd5 	bl	8000590 <__aeabi_f2d>
 8006de6:	a33b      	add	r3, pc, #236	@ (adr r3, 8006ed4 <updateWheelStatusEstimation+0x1a4>)
 8006de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dec:	f7f9 fe9a 	bl	8000b24 <__aeabi_dcmplt>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d012      	beq.n	8006e1c <updateWheelStatusEstimation+0xec>
    	wheel_status->delta_angle += M_TWOPI;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7f9 fbc8 	bl	8000590 <__aeabi_f2d>
 8006e00:	a332      	add	r3, pc, #200	@ (adr r3, 8006ecc <updateWheelStatusEstimation+0x19c>)
 8006e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e06:	f7f9 fa65 	bl	80002d4 <__adddf3>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	4610      	mov	r0, r2
 8006e10:	4619      	mov	r1, r3
 8006e12:	f7f9 feaf 	bl	8000b74 <__aeabi_d2f>
 8006e16:	4602      	mov	r2, r0
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	60da      	str	r2, [r3, #12]

    // Convert tick difference to seconds
    float delta_time = delta_tick * (portTICK_PERIOD_MS / 1000.0f);
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	ee07 3a90 	vmov	s15, r3
 8006e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e26:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8006ec0 <updateWheelStatusEstimation+0x190>
 8006e2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e2e:	edc7 7a04 	vstr	s15, [r7, #16]
    wheel_status->last_speed = wheel_status->delta_angle / delta_time;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	edd3 6a03 	vldr	s13, [r3, #12]
 8006e38:	ed97 7a04 	vldr	s14, [r7, #16]
 8006e3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	edc3 7a01 	vstr	s15, [r3, #4]
    wheel_status->filtered_speed = SMOOTHING_FACTOR * wheel_status->last_speed + (1-SMOOTHING_FACTOR) * wheel_status->filtered_speed;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f7f9 fba0 	bl	8000590 <__aeabi_f2d>
 8006e50:	a317      	add	r3, pc, #92	@ (adr r3, 8006eb0 <updateWheelStatusEstimation+0x180>)
 8006e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e56:	f7f9 fbf3 	bl	8000640 <__aeabi_dmul>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	460b      	mov	r3, r1
 8006e5e:	4614      	mov	r4, r2
 8006e60:	461d      	mov	r5, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	4618      	mov	r0, r3
 8006e68:	f7f9 fb92 	bl	8000590 <__aeabi_f2d>
 8006e6c:	a312      	add	r3, pc, #72	@ (adr r3, 8006eb8 <updateWheelStatusEstimation+0x188>)
 8006e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e72:	f7f9 fbe5 	bl	8000640 <__aeabi_dmul>
 8006e76:	4602      	mov	r2, r0
 8006e78:	460b      	mov	r3, r1
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	4629      	mov	r1, r5
 8006e7e:	f7f9 fa29 	bl	80002d4 <__adddf3>
 8006e82:	4602      	mov	r2, r0
 8006e84:	460b      	mov	r3, r1
 8006e86:	4610      	mov	r0, r2
 8006e88:	4619      	mov	r1, r3
 8006e8a:	f7f9 fe73 	bl	8000b74 <__aeabi_d2f>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	609a      	str	r2, [r3, #8]
	wheel_status->last_angle = angle;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	68ba      	ldr	r2, [r7, #8]
 8006e98:	601a      	str	r2, [r3, #0]
	wheel_status->last_tick = tick;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	611a      	str	r2, [r3, #16]
    return true;
 8006ea0:	2301      	movs	r3, #1
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3718      	adds	r7, #24
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bdb0      	pop	{r4, r5, r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	f3af 8000 	nop.w
 8006eb0:	33333333 	.word	0x33333333
 8006eb4:	3fd33333 	.word	0x3fd33333
 8006eb8:	66666666 	.word	0x66666666
 8006ebc:	3fe66666 	.word	0x3fe66666
 8006ec0:	3a83126f 	.word	0x3a83126f
 8006ec4:	54442d18 	.word	0x54442d18
 8006ec8:	400921fb 	.word	0x400921fb
 8006ecc:	54442d18 	.word	0x54442d18
 8006ed0:	401921fb 	.word	0x401921fb
 8006ed4:	54442d18 	.word	0x54442d18
 8006ed8:	c00921fb 	.word	0xc00921fb

08006edc <getEncoderDevice>:
#define AS5600_ANGLE 0x0E
#define AS5600_STATUS 0x0B
#define AS5600_AGC 0x1A

RobottoI2CDevice getEncoderDevice(Wheel wheel)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	71fb      	strb	r3, [r7, #7]
	if (WHEEL_LEFT == wheel)
 8006ee6:	79fb      	ldrb	r3, [r7, #7]
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d101      	bne.n	8006ef0 <getEncoderDevice+0x14>
	{
		return ROBOTTO_DEVICE_LEFT_ENCODER;
 8006eec:	2300      	movs	r3, #0
 8006eee:	e000      	b.n	8006ef2 <getEncoderDevice+0x16>
	}
	else
	{
		return ROBOTTO_DEVICE_RIGHT_ENCODER;
 8006ef0:	2301      	movs	r3, #1
	}
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	370c      	adds	r7, #12
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
	...

08006f00 <readAngleRad>:

RobottoErrorCode readAngleRad(Wheel wheel, float* out)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b086      	sub	sp, #24
 8006f04:	af02      	add	r7, sp, #8
 8006f06:	4603      	mov	r3, r0
 8006f08:	6039      	str	r1, [r7, #0]
 8006f0a:	71fb      	strb	r3, [r7, #7]
    uint8_t buffer[2];
	if (ROBOTTO_OK != ReadI2C(getEncoderDevice(wheel), I2C_AS5600_ADDRESS, AS5600_ANGLE, buffer, 2))
 8006f0c:	79fb      	ldrb	r3, [r7, #7]
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f7ff ffe4 	bl	8006edc <getEncoderDevice>
 8006f14:	4603      	mov	r3, r0
 8006f16:	4618      	mov	r0, r3
 8006f18:	f107 030c 	add.w	r3, r7, #12
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	9200      	str	r2, [sp, #0]
 8006f20:	220e      	movs	r2, #14
 8006f22:	2136      	movs	r1, #54	@ 0x36
 8006f24:	f7fa f934 	bl	8001190 <ReadI2C>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <readAngleRad+0x32>
	{
		return ROBOTTO_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e03f      	b.n	8006fb2 <readAngleRad+0xb2>
	}

	uint16_t angle_unsigned = ((buffer[0] & 0x0F) << 8) | buffer[1];
 8006f32:	7b3b      	ldrb	r3, [r7, #12]
 8006f34:	b21b      	sxth	r3, r3
 8006f36:	021b      	lsls	r3, r3, #8
 8006f38:	b21b      	sxth	r3, r3
 8006f3a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006f3e:	b21a      	sxth	r2, r3
 8006f40:	7b7b      	ldrb	r3, [r7, #13]
 8006f42:	b21b      	sxth	r3, r3
 8006f44:	4313      	orrs	r3, r2
 8006f46:	b21b      	sxth	r3, r3
 8006f48:	81fb      	strh	r3, [r7, #14]
	*out = (angle_unsigned * M_TWOPI) / 4096.0f;
 8006f4a:	89fb      	ldrh	r3, [r7, #14]
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f7f9 fb0d 	bl	800056c <__aeabi_i2d>
 8006f52:	a31b      	add	r3, pc, #108	@ (adr r3, 8006fc0 <readAngleRad+0xc0>)
 8006f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f58:	f7f9 fb72 	bl	8000640 <__aeabi_dmul>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4610      	mov	r0, r2
 8006f62:	4619      	mov	r1, r3
 8006f64:	f04f 0200 	mov.w	r2, #0
 8006f68:	4b17      	ldr	r3, [pc, #92]	@ (8006fc8 <readAngleRad+0xc8>)
 8006f6a:	f7f9 fc93 	bl	8000894 <__aeabi_ddiv>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	460b      	mov	r3, r1
 8006f72:	4610      	mov	r0, r2
 8006f74:	4619      	mov	r1, r3
 8006f76:	f7f9 fdfd 	bl	8000b74 <__aeabi_d2f>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	601a      	str	r2, [r3, #0]


	if (WHEEL_LEFT == wheel)  // left wheel forward direction is counterclockwise compared to it's encoder
 8006f80:	79fb      	ldrb	r3, [r7, #7]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d114      	bne.n	8006fb0 <readAngleRad+0xb0>
	{
		*out = M_TWOPI - *out;
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f7f9 fb00 	bl	8000590 <__aeabi_f2d>
 8006f90:	4602      	mov	r2, r0
 8006f92:	460b      	mov	r3, r1
 8006f94:	a10a      	add	r1, pc, #40	@ (adr r1, 8006fc0 <readAngleRad+0xc0>)
 8006f96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f9a:	f7f9 f999 	bl	80002d0 <__aeabi_dsub>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	4610      	mov	r0, r2
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	f7f9 fde5 	bl	8000b74 <__aeabi_d2f>
 8006faa:	4602      	mov	r2, r0
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	601a      	str	r2, [r3, #0]
	}


	return ROBOTTO_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3710      	adds	r7, #16
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}
 8006fba:	bf00      	nop
 8006fbc:	f3af 8000 	nop.w
 8006fc0:	54442d18 	.word	0x54442d18
 8006fc4:	401921fb 	.word	0x401921fb
 8006fc8:	40b00000 	.word	0x40b00000

08006fcc <readFullEncoder>:


RobottoErrorCode readFullEncoder(Wheel wheel, EncoderStatus* out)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b086      	sub	sp, #24
 8006fd0:	af02      	add	r7, sp, #8
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	6039      	str	r1, [r7, #0]
 8006fd6:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	73bb      	strb	r3, [r7, #14]
	uint8_t automatic_gain_control = 0;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	737b      	strb	r3, [r7, #13]
	float angle = 0.0f;
 8006fe0:	f04f 0300 	mov.w	r3, #0
 8006fe4:	60bb      	str	r3, [r7, #8]

	RobottoI2CDevice device = getEncoderDevice(wheel);
 8006fe6:	79fb      	ldrb	r3, [r7, #7]
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f7ff ff77 	bl	8006edc <getEncoderDevice>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	73fb      	strb	r3, [r7, #15]

	if (ReadI2C(device, I2C_AS5600_ADDRESS, AS5600_STATUS, &status, 1) != ROBOTTO_OK
 8006ff2:	f107 030e 	add.w	r3, r7, #14
 8006ff6:	7bf8      	ldrb	r0, [r7, #15]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	9200      	str	r2, [sp, #0]
 8006ffc:	220b      	movs	r2, #11
 8006ffe:	2136      	movs	r1, #54	@ 0x36
 8007000:	f7fa f8c6 	bl	8001190 <ReadI2C>
 8007004:	4603      	mov	r3, r0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d115      	bne.n	8007036 <readFullEncoder+0x6a>
		|| ReadI2C(device, I2C_AS5600_ADDRESS, AS5600_AGC, &automatic_gain_control, 1) != ROBOTTO_OK
 800700a:	f107 030d 	add.w	r3, r7, #13
 800700e:	7bf8      	ldrb	r0, [r7, #15]
 8007010:	2201      	movs	r2, #1
 8007012:	9200      	str	r2, [sp, #0]
 8007014:	221a      	movs	r2, #26
 8007016:	2136      	movs	r1, #54	@ 0x36
 8007018:	f7fa f8ba 	bl	8001190 <ReadI2C>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	d109      	bne.n	8007036 <readFullEncoder+0x6a>
		|| readAngleRad(wheel, &angle) != ROBOTTO_OK)
 8007022:	f107 0208 	add.w	r2, r7, #8
 8007026:	79fb      	ldrb	r3, [r7, #7]
 8007028:	4611      	mov	r1, r2
 800702a:	4618      	mov	r0, r3
 800702c:	f7ff ff68 	bl	8006f00 <readAngleRad>
 8007030:	4603      	mov	r3, r0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d001      	beq.n	800703a <readFullEncoder+0x6e>
	{
		return ROBOTTO_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e02b      	b.n	8007092 <readFullEncoder+0xc6>
	}

	out->too_strong = (status >> 3) & 0x01;
 800703a:	7bbb      	ldrb	r3, [r7, #14]
 800703c:	08db      	lsrs	r3, r3, #3
 800703e:	b2db      	uxtb	r3, r3
 8007040:	f003 0301 	and.w	r3, r3, #1
 8007044:	b2da      	uxtb	r2, r3
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	705a      	strb	r2, [r3, #1]
	out->too_weak = (status >> 4) & 0x01;
 800704a:	7bbb      	ldrb	r3, [r7, #14]
 800704c:	091b      	lsrs	r3, r3, #4
 800704e:	b2db      	uxtb	r3, r3
 8007050:	f003 0301 	and.w	r3, r3, #1
 8007054:	b2da      	uxtb	r2, r3
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	709a      	strb	r2, [r3, #2]
	out->magnet_detected = (status >> 5) & 0x01;
 800705a:	7bbb      	ldrb	r3, [r7, #14]
 800705c:	095b      	lsrs	r3, r3, #5
 800705e:	b2db      	uxtb	r3, r3
 8007060:	f003 0301 	and.w	r3, r3, #1
 8007064:	b2da      	uxtb	r2, r3
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	701a      	strb	r2, [r3, #0]
	out->automatic_gain_control = (automatic_gain_control * 100.0f) / 128.0f;
 800706a:	7b7b      	ldrb	r3, [r7, #13]
 800706c:	ee07 3a90 	vmov	s15, r3
 8007070:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007074:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800709c <readFullEncoder+0xd0>
 8007078:	ee27 7a87 	vmul.f32	s14, s15, s14
 800707c:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80070a0 <readFullEncoder+0xd4>
 8007080:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	edc3 7a01 	vstr	s15, [r3, #4]
	out->angle = angle;
 800708a:	68ba      	ldr	r2, [r7, #8]
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	609a      	str	r2, [r3, #8]

	return ROBOTTO_OK;
 8007090:	2300      	movs	r3, #0
}
 8007092:	4618      	mov	r0, r3
 8007094:	3710      	adds	r7, #16
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}
 800709a:	bf00      	nop
 800709c:	42c80000 	.word	0x42c80000
 80070a0:	43000000 	.word	0x43000000

080070a4 <toFloat>:
	}
	return ROBOTTO_OK;
}

float toFloat(uint8_t high, uint8_t low, float max_scale)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b085      	sub	sp, #20
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	4603      	mov	r3, r0
 80070ac:	460a      	mov	r2, r1
 80070ae:	ed87 0a00 	vstr	s0, [r7]
 80070b2:	71fb      	strb	r3, [r7, #7]
 80070b4:	4613      	mov	r3, r2
 80070b6:	71bb      	strb	r3, [r7, #6]
    int16_t tmp = (int16_t)((int16_t)high << 8 | (uint16_t)low);
 80070b8:	79fb      	ldrb	r3, [r7, #7]
 80070ba:	b21b      	sxth	r3, r3
 80070bc:	021b      	lsls	r3, r3, #8
 80070be:	b21a      	sxth	r2, r3
 80070c0:	79bb      	ldrb	r3, [r7, #6]
 80070c2:	b21b      	sxth	r3, r3
 80070c4:	4313      	orrs	r3, r2
 80070c6:	81fb      	strh	r3, [r7, #14]
    return ((float)tmp) / 32768.0f * max_scale;
 80070c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80070cc:	ee07 3a90 	vmov	s15, r3
 80070d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070d4:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80070f4 <toFloat+0x50>
 80070d8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80070dc:	edd7 7a00 	vldr	s15, [r7]
 80070e0:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80070e4:	eeb0 0a67 	vmov.f32	s0, s15
 80070e8:	3714      	adds	r7, #20
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop
 80070f4:	47000000 	.word	0x47000000

080070f8 <readIMUData>:

RobottoErrorCode readIMUData(ImuData* out)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b088      	sub	sp, #32
 80070fc:	af02      	add	r7, sp, #8
 80070fe:	6078      	str	r0, [r7, #4]
	uint8_t rawImu[14];

	if(ROBOTTO_OK != ReadI2C(ROBOTTO_DEVICE_IMU, I2C_MPU6500_ADDRESS, MPU6500_ACCEL_XOUT_H, rawImu, 14))
 8007100:	f107 0308 	add.w	r3, r7, #8
 8007104:	220e      	movs	r2, #14
 8007106:	9200      	str	r2, [sp, #0]
 8007108:	223b      	movs	r2, #59	@ 0x3b
 800710a:	2168      	movs	r1, #104	@ 0x68
 800710c:	2002      	movs	r0, #2
 800710e:	f7fa f83f 	bl	8001190 <ReadI2C>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d001      	beq.n	800711c <readIMUData+0x24>
	{
		return ROBOTTO_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	e04e      	b.n	80071ba <readIMUData+0xc2>
	}

    out->acc_x = toFloat(rawImu[0], rawImu[1], ACCELEROMETER_SCALE);
 800711c:	7a3b      	ldrb	r3, [r7, #8]
 800711e:	7a7a      	ldrb	r2, [r7, #9]
 8007120:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 80071c4 <readIMUData+0xcc>
 8007124:	4611      	mov	r1, r2
 8007126:	4618      	mov	r0, r3
 8007128:	f7ff ffbc 	bl	80070a4 <toFloat>
 800712c:	eef0 7a40 	vmov.f32	s15, s0
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	edc3 7a01 	vstr	s15, [r3, #4]
    out->acc_y = toFloat(rawImu[2], rawImu[3], ACCELEROMETER_SCALE);
 8007136:	7abb      	ldrb	r3, [r7, #10]
 8007138:	7afa      	ldrb	r2, [r7, #11]
 800713a:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 80071c4 <readIMUData+0xcc>
 800713e:	4611      	mov	r1, r2
 8007140:	4618      	mov	r0, r3
 8007142:	f7ff ffaf 	bl	80070a4 <toFloat>
 8007146:	eef0 7a40 	vmov.f32	s15, s0
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	edc3 7a02 	vstr	s15, [r3, #8]
    out->acc_z = toFloat(rawImu[4], rawImu[5], ACCELEROMETER_SCALE);
 8007150:	7b3b      	ldrb	r3, [r7, #12]
 8007152:	7b7a      	ldrb	r2, [r7, #13]
 8007154:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 80071c4 <readIMUData+0xcc>
 8007158:	4611      	mov	r1, r2
 800715a:	4618      	mov	r0, r3
 800715c:	f7ff ffa2 	bl	80070a4 <toFloat>
 8007160:	eef0 7a40 	vmov.f32	s15, s0
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	edc3 7a03 	vstr	s15, [r3, #12]

    out->gyro_x = toFloat(rawImu[8], rawImu[9], GYRO_SCALE);
 800716a:	7c3b      	ldrb	r3, [r7, #16]
 800716c:	7c7a      	ldrb	r2, [r7, #17]
 800716e:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 80071c8 <readIMUData+0xd0>
 8007172:	4611      	mov	r1, r2
 8007174:	4618      	mov	r0, r3
 8007176:	f7ff ff95 	bl	80070a4 <toFloat>
 800717a:	eef0 7a40 	vmov.f32	s15, s0
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	edc3 7a04 	vstr	s15, [r3, #16]
    out->gyro_y = toFloat(rawImu[10], rawImu[11], GYRO_SCALE);
 8007184:	7cbb      	ldrb	r3, [r7, #18]
 8007186:	7cfa      	ldrb	r2, [r7, #19]
 8007188:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80071c8 <readIMUData+0xd0>
 800718c:	4611      	mov	r1, r2
 800718e:	4618      	mov	r0, r3
 8007190:	f7ff ff88 	bl	80070a4 <toFloat>
 8007194:	eef0 7a40 	vmov.f32	s15, s0
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	edc3 7a05 	vstr	s15, [r3, #20]
    out->gyro_z = toFloat(rawImu[12], rawImu[13], GYRO_SCALE);
 800719e:	7d3b      	ldrb	r3, [r7, #20]
 80071a0:	7d7a      	ldrb	r2, [r7, #21]
 80071a2:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80071c8 <readIMUData+0xd0>
 80071a6:	4611      	mov	r1, r2
 80071a8:	4618      	mov	r0, r3
 80071aa:	f7ff ff7b 	bl	80070a4 <toFloat>
 80071ae:	eef0 7a40 	vmov.f32	s15, s0
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	edc3 7a06 	vstr	s15, [r3, #24]
    return ROBOTTO_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3718      	adds	r7, #24
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop
 80071c4:	419ce80a 	.word	0x419ce80a
 80071c8:	437a0000 	.word	0x437a0000

080071cc <initializeMotorDriver>:
#define MIN_PWM 300
#define MAX_PWM 499


void initializeMotorDriver()
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	af00      	add	r7, sp, #0
	setMotorDutyCycle(WHEEL_RIGHT, 0);
 80071d0:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80071f8 <initializeMotorDriver+0x2c>
 80071d4:	2000      	movs	r0, #0
 80071d6:	f000 f859 	bl	800728c <setMotorDutyCycle>
	setMotorDutyCycle(WHEEL_LEFT, 0);
 80071da:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 80071f8 <initializeMotorDriver+0x2c>
 80071de:	2001      	movs	r0, #1
 80071e0:	f000 f854 	bl	800728c <setMotorDutyCycle>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80071e4:	2100      	movs	r1, #0
 80071e6:	4805      	ldr	r0, [pc, #20]	@ (80071fc <initializeMotorDriver+0x30>)
 80071e8:	f7fd fab2 	bl	8004750 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80071ec:	2104      	movs	r1, #4
 80071ee:	4803      	ldr	r0, [pc, #12]	@ (80071fc <initializeMotorDriver+0x30>)
 80071f0:	f7fd faae 	bl	8004750 <HAL_TIM_PWM_Start>
}
 80071f4:	bf00      	nop
 80071f6:	bd80      	pop	{r7, pc}
 80071f8:	00000000 	.word	0x00000000
 80071fc:	20000d94 	.word	0x20000d94

08007200 <setWheelDirection>:

void setWheelDirection(Wheel wheel, WheelDirection direction)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
 8007206:	4603      	mov	r3, r0
 8007208:	460a      	mov	r2, r1
 800720a:	71fb      	strb	r3, [r7, #7]
 800720c:	4613      	mov	r3, r2
 800720e:	71bb      	strb	r3, [r7, #6]
	if(WHEEL_RIGHT == wheel)
 8007210:	79fb      	ldrb	r3, [r7, #7]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d118      	bne.n	8007248 <setWheelDirection+0x48>
	{
		if(WHEEL_FORWARD == direction)
 8007216:	79bb      	ldrb	r3, [r7, #6]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d10a      	bne.n	8007232 <setWheelDirection+0x32>
		{
			HAL_GPIO_WritePin(MOTOR_R_UP_GPIO_Port, MOTOR_R_UP_Pin, 1);
 800721c:	2201      	movs	r2, #1
 800721e:	2104      	movs	r1, #4
 8007220:	4819      	ldr	r0, [pc, #100]	@ (8007288 <setWheelDirection+0x88>)
 8007222:	f7fb fd4f 	bl	8002cc4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DOWN_GPIO_Port, MOTOR_R_DOWN_Pin, 0);
 8007226:	2200      	movs	r2, #0
 8007228:	2108      	movs	r1, #8
 800722a:	4817      	ldr	r0, [pc, #92]	@ (8007288 <setWheelDirection+0x88>)
 800722c:	f7fb fd4a 	bl	8002cc4 <HAL_GPIO_WritePin>
		{
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 0);
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 1);
		}
	}
}
 8007230:	e025      	b.n	800727e <setWheelDirection+0x7e>
			HAL_GPIO_WritePin(MOTOR_R_UP_GPIO_Port, MOTOR_R_UP_Pin, 0);
 8007232:	2200      	movs	r2, #0
 8007234:	2104      	movs	r1, #4
 8007236:	4814      	ldr	r0, [pc, #80]	@ (8007288 <setWheelDirection+0x88>)
 8007238:	f7fb fd44 	bl	8002cc4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_R_DOWN_GPIO_Port, MOTOR_R_DOWN_Pin, 1);
 800723c:	2201      	movs	r2, #1
 800723e:	2108      	movs	r1, #8
 8007240:	4811      	ldr	r0, [pc, #68]	@ (8007288 <setWheelDirection+0x88>)
 8007242:	f7fb fd3f 	bl	8002cc4 <HAL_GPIO_WritePin>
}
 8007246:	e01a      	b.n	800727e <setWheelDirection+0x7e>
	else if(WHEEL_LEFT == wheel)
 8007248:	79fb      	ldrb	r3, [r7, #7]
 800724a:	2b01      	cmp	r3, #1
 800724c:	d117      	bne.n	800727e <setWheelDirection+0x7e>
		if(WHEEL_FORWARD == direction)
 800724e:	79bb      	ldrb	r3, [r7, #6]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d10a      	bne.n	800726a <setWheelDirection+0x6a>
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 1);
 8007254:	2201      	movs	r2, #1
 8007256:	2101      	movs	r1, #1
 8007258:	480b      	ldr	r0, [pc, #44]	@ (8007288 <setWheelDirection+0x88>)
 800725a:	f7fb fd33 	bl	8002cc4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 0);
 800725e:	2200      	movs	r2, #0
 8007260:	2102      	movs	r1, #2
 8007262:	4809      	ldr	r0, [pc, #36]	@ (8007288 <setWheelDirection+0x88>)
 8007264:	f7fb fd2e 	bl	8002cc4 <HAL_GPIO_WritePin>
}
 8007268:	e009      	b.n	800727e <setWheelDirection+0x7e>
			HAL_GPIO_WritePin(MOTOR_L_UP_GPIO_Port, MOTOR_L_UP_Pin, 0);
 800726a:	2200      	movs	r2, #0
 800726c:	2101      	movs	r1, #1
 800726e:	4806      	ldr	r0, [pc, #24]	@ (8007288 <setWheelDirection+0x88>)
 8007270:	f7fb fd28 	bl	8002cc4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_L_DOWN_GPIO_Port, MOTOR_L_DOWN_Pin, 1);
 8007274:	2201      	movs	r2, #1
 8007276:	2102      	movs	r1, #2
 8007278:	4803      	ldr	r0, [pc, #12]	@ (8007288 <setWheelDirection+0x88>)
 800727a:	f7fb fd23 	bl	8002cc4 <HAL_GPIO_WritePin>
}
 800727e:	bf00      	nop
 8007280:	3708      	adds	r7, #8
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	40020800 	.word	0x40020800

0800728c <setMotorDutyCycle>:

void setMotorDutyCycle(Wheel wheel, float normalized_duty_cycle)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af00      	add	r7, sp, #0
 8007292:	4603      	mov	r3, r0
 8007294:	ed87 0a00 	vstr	s0, [r7]
 8007298:	71fb      	strb	r3, [r7, #7]
	if (normalized_duty_cycle > 1.0f) normalized_duty_cycle = 1.0f;
 800729a:	edd7 7a00 	vldr	s15, [r7]
 800729e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80072a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80072a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072aa:	dd02      	ble.n	80072b2 <setMotorDutyCycle+0x26>
 80072ac:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80072b0:	603b      	str	r3, [r7, #0]
	if (normalized_duty_cycle < -1.0f) normalized_duty_cycle = -1.0f;
 80072b2:	edd7 7a00 	vldr	s15, [r7]
 80072b6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80072ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80072be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072c2:	d501      	bpl.n	80072c8 <setMotorDutyCycle+0x3c>
 80072c4:	4b18      	ldr	r3, [pc, #96]	@ (8007328 <setMotorDutyCycle+0x9c>)
 80072c6:	603b      	str	r3, [r7, #0]

	WheelDirection direction = WHEEL_FORWARD;
 80072c8:	2300      	movs	r3, #0
 80072ca:	73fb      	strb	r3, [r7, #15]
	if(normalized_duty_cycle < 0.0f)
 80072cc:	edd7 7a00 	vldr	s15, [r7]
 80072d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80072d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072d8:	d501      	bpl.n	80072de <setMotorDutyCycle+0x52>
	{
		direction = WHEEL_BACKWARD;
 80072da:	2301      	movs	r3, #1
 80072dc:	73fb      	strb	r3, [r7, #15]
	}
	setWheelDirection(wheel, direction);
 80072de:	7bfa      	ldrb	r2, [r7, #15]
 80072e0:	79fb      	ldrb	r3, [r7, #7]
 80072e2:	4611      	mov	r1, r2
 80072e4:	4618      	mov	r0, r3
 80072e6:	f7ff ff8b 	bl	8007200 <setWheelDirection>

	unsigned int motor_pwm = (unsigned int)((float)MAX_PWM * fabsf(normalized_duty_cycle));
 80072ea:	edd7 7a00 	vldr	s15, [r7]
 80072ee:	eef0 7ae7 	vabs.f32	s15, s15
 80072f2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800732c <setMotorDutyCycle+0xa0>
 80072f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80072fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072fe:	ee17 3a90 	vmov	r3, s15
 8007302:	60bb      	str	r3, [r7, #8]

	if(WHEEL_LEFT == wheel)
 8007304:	79fb      	ldrb	r3, [r7, #7]
 8007306:	2b01      	cmp	r3, #1
 8007308:	d103      	bne.n	8007312 <setMotorDutyCycle+0x86>
	{
		TIM1->CCR2 = motor_pwm;
 800730a:	4a09      	ldr	r2, [pc, #36]	@ (8007330 <setMotorDutyCycle+0xa4>)
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	6393      	str	r3, [r2, #56]	@ 0x38
	}
	else if(WHEEL_RIGHT == wheel)
	{
		TIM1->CCR1 = motor_pwm;
	}
}
 8007310:	e005      	b.n	800731e <setMotorDutyCycle+0x92>
	else if(WHEEL_RIGHT == wheel)
 8007312:	79fb      	ldrb	r3, [r7, #7]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d102      	bne.n	800731e <setMotorDutyCycle+0x92>
		TIM1->CCR1 = motor_pwm;
 8007318:	4a05      	ldr	r2, [pc, #20]	@ (8007330 <setMotorDutyCycle+0xa4>)
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	6353      	str	r3, [r2, #52]	@ 0x34
}
 800731e:	bf00      	nop
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	bf800000 	.word	0xbf800000
 800732c:	43f98000 	.word	0x43f98000
 8007330:	40010000 	.word	0x40010000

08007334 <communicationManagerStatusInit>:


static char* last_error = NULL;

ActivityStatus communicationManagerStatusInit()
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b082      	sub	sp, #8
 8007338:	af00      	add	r7, sp, #0
	CommunicationStatus status = initNetworkCommunication();
 800733a:	f7f9 ffab 	bl	8001294 <initNetworkCommunication>
 800733e:	4603      	mov	r3, r0
 8007340:	71fb      	strb	r3, [r7, #7]
	if(COMM_STATUS_IN_PROGRESS == status)
 8007342:	79fb      	ldrb	r3, [r7, #7]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d101      	bne.n	800734c <communicationManagerStatusInit+0x18>
	{
		return ACTIVITY_STATUS_INIT;
 8007348:	2300      	movs	r3, #0
 800734a:	e005      	b.n	8007358 <communicationManagerStatusInit+0x24>
	}

	if(COMM_STATUS_DONE != status)
 800734c:	79fb      	ldrb	r3, [r7, #7]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d001      	beq.n	8007356 <communicationManagerStatusInit+0x22>
	{
		return ACTIVITY_STATUS_ERROR;
 8007352:	2302      	movs	r3, #2
 8007354:	e000      	b.n	8007358 <communicationManagerStatusInit+0x24>
	}
	return ACTIVITY_STATUS_RUNNING;
 8007356:	2301      	movs	r3, #1
}
 8007358:	4618      	mov	r0, r3
 800735a:	3708      	adds	r7, #8
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}

08007360 <communicationManagerStatusRunning>:

ActivityStatus communicationManagerStatusRunning()
{
 8007360:	b480      	push	{r7}
 8007362:	af00      	add	r7, sp, #0
	return ACTIVITY_STATUS_RUNNING;
 8007364:	2301      	movs	r3, #1
}
 8007366:	4618      	mov	r0, r3
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <runCommunicationManagerStateMachine>:


void runCommunicationManagerStateMachine()
{
 8007370:	b580      	push	{r7, lr}
 8007372:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;
	parseNewData();
 8007374:	f7f9 ffa6 	bl	80012c4 <parseNewData>

	if(ACTIVITY_STATUS_INIT == activity_status)
 8007378:	4b0e      	ldr	r3, [pc, #56]	@ (80073b4 <runCommunicationManagerStateMachine+0x44>)
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d106      	bne.n	800738e <runCommunicationManagerStateMachine+0x1e>
	{
		activity_status = communicationManagerStatusInit();
 8007380:	f7ff ffd8 	bl	8007334 <communicationManagerStatusInit>
 8007384:	4603      	mov	r3, r0
 8007386:	461a      	mov	r2, r3
 8007388:	4b0a      	ldr	r3, [pc, #40]	@ (80073b4 <runCommunicationManagerStateMachine+0x44>)
 800738a:	701a      	strb	r2, [r3, #0]
	}
	else // ACTIVITY_STATUS_ERROR
	{
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
	}
}
 800738c:	e010      	b.n	80073b0 <runCommunicationManagerStateMachine+0x40>
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 800738e:	4b09      	ldr	r3, [pc, #36]	@ (80073b4 <runCommunicationManagerStateMachine+0x44>)
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	2b01      	cmp	r3, #1
 8007394:	d106      	bne.n	80073a4 <runCommunicationManagerStateMachine+0x34>
		activity_status = communicationManagerStatusRunning();
 8007396:	f7ff ffe3 	bl	8007360 <communicationManagerStatusRunning>
 800739a:	4603      	mov	r3, r0
 800739c:	461a      	mov	r2, r3
 800739e:	4b05      	ldr	r3, [pc, #20]	@ (80073b4 <runCommunicationManagerStateMachine+0x44>)
 80073a0:	701a      	strb	r2, [r3, #0]
}
 80073a2:	e005      	b.n	80073b0 <runCommunicationManagerStateMachine+0x40>
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
 80073a4:	4b04      	ldr	r3, [pc, #16]	@ (80073b8 <runCommunicationManagerStateMachine+0x48>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4619      	mov	r1, r3
 80073aa:	4804      	ldr	r0, [pc, #16]	@ (80073bc <runCommunicationManagerStateMachine+0x4c>)
 80073ac:	f007 fa3e 	bl	800e82c <SEGGER_SYSVIEW_ErrorfTarget>
}
 80073b0:	bf00      	nop
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	20000f34 	.word	0x20000f34
 80073b8:	20000f30 	.word	0x20000f30
 80073bc:	0800f6dc 	.word	0x0800f6dc

080073c0 <motionPlanningStatusInit>:

#define CRUISE_SPEED 6.28
#define MAX_ESTIMATED_POSE_DELAY 50

ActivityStatus motionPlanningStatusInit()
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b088      	sub	sp, #32
 80073c4:	af00      	add	r7, sp, #0
	RobottoPose estimated_pose;
	if (pdTRUE != xQueuePeek(robotto_pose_queue_handle, &estimated_pose, 0))
 80073c6:	4b13      	ldr	r3, [pc, #76]	@ (8007414 <motionPlanningStatusInit+0x54>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f107 0110 	add.w	r1, r7, #16
 80073ce:	2200      	movs	r2, #0
 80073d0:	4618      	mov	r0, r3
 80073d2:	f001 fb21 	bl	8008a18 <xQueuePeek>
 80073d6:	4603      	mov	r3, r0
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d016      	beq.n	800740a <motionPlanningStatusInit+0x4a>
	{
		WheelSpeedSetPoint speed_set_point = {0};
 80073dc:	1d3b      	adds	r3, r7, #4
 80073de:	2200      	movs	r2, #0
 80073e0:	601a      	str	r2, [r3, #0]
 80073e2:	605a      	str	r2, [r3, #4]
 80073e4:	609a      	str	r2, [r3, #8]
		xQueueSend(wheels_speed_set_points_queue_handle, &speed_set_point, 0);
 80073e6:	4b0c      	ldr	r3, [pc, #48]	@ (8007418 <motionPlanningStatusInit+0x58>)
 80073e8:	6818      	ldr	r0, [r3, #0]
 80073ea:	1d39      	adds	r1, r7, #4
 80073ec:	2300      	movs	r3, #0
 80073ee:	2200      	movs	r2, #0
 80073f0:	f001 f80a 	bl	8008408 <xQueueGenericSend>

		last_error = "Initializing... waiting for pose estimation.";
 80073f4:	4b09      	ldr	r3, [pc, #36]	@ (800741c <motionPlanningStatusInit+0x5c>)
 80073f6:	4a0a      	ldr	r2, [pc, #40]	@ (8007420 <motionPlanningStatusInit+0x60>)
 80073f8:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 80073fa:	4b08      	ldr	r3, [pc, #32]	@ (800741c <motionPlanningStatusInit+0x5c>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4619      	mov	r1, r3
 8007400:	4808      	ldr	r0, [pc, #32]	@ (8007424 <motionPlanningStatusInit+0x64>)
 8007402:	f007 f9ff 	bl	800e804 <SEGGER_SYSVIEW_WarnfTarget>
		return ACTIVITY_STATUS_INIT;
 8007406:	2300      	movs	r3, #0
 8007408:	e000      	b.n	800740c <motionPlanningStatusInit+0x4c>
	}
	return ACTIVITY_STATUS_RUNNING;
 800740a:	2301      	movs	r3, #1
}
 800740c:	4618      	mov	r0, r3
 800740e:	3720      	adds	r7, #32
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}
 8007414:	20000fa0 	.word	0x20000fa0
 8007418:	20000f98 	.word	0x20000f98
 800741c:	20000f38 	.word	0x20000f38
 8007420:	0800f6e0 	.word	0x0800f6e0
 8007424:	0800f710 	.word	0x0800f710

08007428 <motionPlanningStatusRunning>:
	}
}


ActivityStatus motionPlanningStatusRunning()
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b088      	sub	sp, #32
 800742c:	af00      	add	r7, sp, #0
	uint8_t behavior = 0;
 800742e:	2300      	movs	r3, #0
 8007430:	77fb      	strb	r3, [r7, #31]
	xQueuePeek(behavior_queue_handle, &behavior, 0);
 8007432:	4b27      	ldr	r3, [pc, #156]	@ (80074d0 <motionPlanningStatusRunning+0xa8>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f107 011f 	add.w	r1, r7, #31
 800743a:	2200      	movs	r2, #0
 800743c:	4618      	mov	r0, r3
 800743e:	f001 faeb 	bl	8008a18 <xQueuePeek>
	RobottoPose estimated_pose;
	if (pdTRUE != xQueuePeek(robotto_pose_queue_handle, &estimated_pose, 0) || (xTaskGetTickCount() - estimated_pose.timestamp) > MAX_ESTIMATED_POSE_DELAY)
 8007442:	4b24      	ldr	r3, [pc, #144]	@ (80074d4 <motionPlanningStatusRunning+0xac>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f107 010c 	add.w	r1, r7, #12
 800744a:	2200      	movs	r2, #0
 800744c:	4618      	mov	r0, r3
 800744e:	f001 fae3 	bl	8008a18 <xQueuePeek>
 8007452:	4603      	mov	r3, r0
 8007454:	2b01      	cmp	r3, #1
 8007456:	d106      	bne.n	8007466 <motionPlanningStatusRunning+0x3e>
 8007458:	f002 fa66 	bl	8009928 <xTaskGetTickCount>
 800745c:	4602      	mov	r2, r0
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	2b32      	cmp	r3, #50	@ 0x32
 8007464:	d904      	bls.n	8007470 <motionPlanningStatusRunning+0x48>
	{
		last_error = "Missing updates from pose estimation. Cannot compute motion planning";
 8007466:	4b1c      	ldr	r3, [pc, #112]	@ (80074d8 <motionPlanningStatusRunning+0xb0>)
 8007468:	4a1c      	ldr	r2, [pc, #112]	@ (80074dc <motionPlanningStatusRunning+0xb4>)
 800746a:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 800746c:	2302      	movs	r3, #2
 800746e:	e02b      	b.n	80074c8 <motionPlanningStatusRunning+0xa0>
	}

	WheelSpeedSetPoint speed_set_point = {0};
 8007470:	463b      	mov	r3, r7
 8007472:	2200      	movs	r2, #0
 8007474:	601a      	str	r2, [r3, #0]
 8007476:	605a      	str	r2, [r3, #4]
 8007478:	609a      	str	r2, [r3, #8]
	if(behavior == 1)
 800747a:	7ffb      	ldrb	r3, [r7, #31]
 800747c:	2b01      	cmp	r3, #1
 800747e:	d10f      	bne.n	80074a0 <motionPlanningStatusRunning+0x78>
	{
		static int counter = 0;
		if(counter < 120)
 8007480:	4b17      	ldr	r3, [pc, #92]	@ (80074e0 <motionPlanningStatusRunning+0xb8>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2b77      	cmp	r3, #119	@ 0x77
 8007486:	dc0b      	bgt.n	80074a0 <motionPlanningStatusRunning+0x78>
		{
			speed_set_point.active = true;
 8007488:	2301      	movs	r3, #1
 800748a:	723b      	strb	r3, [r7, #8]
			speed_set_point.left = 0;//CRUISE_SPEED;
 800748c:	f04f 0300 	mov.w	r3, #0
 8007490:	603b      	str	r3, [r7, #0]
			speed_set_point.right = CRUISE_SPEED;
 8007492:	4b14      	ldr	r3, [pc, #80]	@ (80074e4 <motionPlanningStatusRunning+0xbc>)
 8007494:	607b      	str	r3, [r7, #4]

			++counter;
 8007496:	4b12      	ldr	r3, [pc, #72]	@ (80074e0 <motionPlanningStatusRunning+0xb8>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	3301      	adds	r3, #1
 800749c:	4a10      	ldr	r2, [pc, #64]	@ (80074e0 <motionPlanningStatusRunning+0xb8>)
 800749e:	6013      	str	r3, [r2, #0]
		}
	}

	//makeCircle(&estimated_pose, &speed_set_point);

	if (xQueueSend(wheels_speed_set_points_queue_handle, &speed_set_point, 0) != pdPASS)
 80074a0:	4b11      	ldr	r3, [pc, #68]	@ (80074e8 <motionPlanningStatusRunning+0xc0>)
 80074a2:	6818      	ldr	r0, [r3, #0]
 80074a4:	4639      	mov	r1, r7
 80074a6:	2300      	movs	r3, #0
 80074a8:	2200      	movs	r2, #0
 80074aa:	f000 ffad 	bl	8008408 <xQueueGenericSend>
 80074ae:	4603      	mov	r3, r0
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d008      	beq.n	80074c6 <motionPlanningStatusRunning+0x9e>
	{
		last_error = "wheels_speed_set_points_queue_handle IS FULL";
 80074b4:	4b08      	ldr	r3, [pc, #32]	@ (80074d8 <motionPlanningStatusRunning+0xb0>)
 80074b6:	4a0d      	ldr	r2, [pc, #52]	@ (80074ec <motionPlanningStatusRunning+0xc4>)
 80074b8:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 80074ba:	4b07      	ldr	r3, [pc, #28]	@ (80074d8 <motionPlanningStatusRunning+0xb0>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4619      	mov	r1, r3
 80074c0:	480b      	ldr	r0, [pc, #44]	@ (80074f0 <motionPlanningStatusRunning+0xc8>)
 80074c2:	f007 f99f 	bl	800e804 <SEGGER_SYSVIEW_WarnfTarget>
	}
	return ACTIVITY_STATUS_RUNNING;
 80074c6:	2301      	movs	r3, #1
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3720      	adds	r7, #32
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}
 80074d0:	20000f94 	.word	0x20000f94
 80074d4:	20000fa0 	.word	0x20000fa0
 80074d8:	20000f38 	.word	0x20000f38
 80074dc:	0800f714 	.word	0x0800f714
 80074e0:	20000f3c 	.word	0x20000f3c
 80074e4:	40c8f5c3 	.word	0x40c8f5c3
 80074e8:	20000f98 	.word	0x20000f98
 80074ec:	0800f75c 	.word	0x0800f75c
 80074f0:	0800f710 	.word	0x0800f710

080074f4 <runMotionPlanningStateMachine>:



void runMotionPlanningStateMachine()
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;

	if(ACTIVITY_STATUS_INIT == activity_status)
 80074f8:	4b0e      	ldr	r3, [pc, #56]	@ (8007534 <runMotionPlanningStateMachine+0x40>)
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d106      	bne.n	800750e <runMotionPlanningStateMachine+0x1a>
	{
		activity_status = motionPlanningStatusInit();
 8007500:	f7ff ff5e 	bl	80073c0 <motionPlanningStatusInit>
 8007504:	4603      	mov	r3, r0
 8007506:	461a      	mov	r2, r3
 8007508:	4b0a      	ldr	r3, [pc, #40]	@ (8007534 <runMotionPlanningStateMachine+0x40>)
 800750a:	701a      	strb	r2, [r3, #0]
	{
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
	}


}
 800750c:	e010      	b.n	8007530 <runMotionPlanningStateMachine+0x3c>
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 800750e:	4b09      	ldr	r3, [pc, #36]	@ (8007534 <runMotionPlanningStateMachine+0x40>)
 8007510:	781b      	ldrb	r3, [r3, #0]
 8007512:	2b01      	cmp	r3, #1
 8007514:	d106      	bne.n	8007524 <runMotionPlanningStateMachine+0x30>
		activity_status = motionPlanningStatusRunning();
 8007516:	f7ff ff87 	bl	8007428 <motionPlanningStatusRunning>
 800751a:	4603      	mov	r3, r0
 800751c:	461a      	mov	r2, r3
 800751e:	4b05      	ldr	r3, [pc, #20]	@ (8007534 <runMotionPlanningStateMachine+0x40>)
 8007520:	701a      	strb	r2, [r3, #0]
}
 8007522:	e005      	b.n	8007530 <runMotionPlanningStateMachine+0x3c>
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
 8007524:	4b04      	ldr	r3, [pc, #16]	@ (8007538 <runMotionPlanningStateMachine+0x44>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4619      	mov	r1, r3
 800752a:	4804      	ldr	r0, [pc, #16]	@ (800753c <runMotionPlanningStateMachine+0x48>)
 800752c:	f007 f97e 	bl	800e82c <SEGGER_SYSVIEW_ErrorfTarget>
}
 8007530:	bf00      	nop
 8007532:	bd80      	pop	{r7, pc}
 8007534:	20000f40 	.word	0x20000f40
 8007538:	20000f38 	.word	0x20000f38
 800753c:	0800f710 	.word	0x0800f710

08007540 <removeBias>:
#define MEASURES_FOR_BIAS_ESTIMATION 100

#define DECIMALS 100000

void removeBias(ImuData* data)
{
 8007540:	b480      	push	{r7}
 8007542:	b083      	sub	sp, #12
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
	data->acc_x -= imu_bias.acc_x;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	ed93 7a01 	vldr	s14, [r3, #4]
 800754e:	4b22      	ldr	r3, [pc, #136]	@ (80075d8 <removeBias+0x98>)
 8007550:	edd3 7a01 	vldr	s15, [r3, #4]
 8007554:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	edc3 7a01 	vstr	s15, [r3, #4]
	data->acc_y -= imu_bias.acc_y;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	ed93 7a02 	vldr	s14, [r3, #8]
 8007564:	4b1c      	ldr	r3, [pc, #112]	@ (80075d8 <removeBias+0x98>)
 8007566:	edd3 7a02 	vldr	s15, [r3, #8]
 800756a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	edc3 7a02 	vstr	s15, [r3, #8]
	data->acc_z -= imu_bias.acc_z;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	ed93 7a03 	vldr	s14, [r3, #12]
 800757a:	4b17      	ldr	r3, [pc, #92]	@ (80075d8 <removeBias+0x98>)
 800757c:	edd3 7a03 	vldr	s15, [r3, #12]
 8007580:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	edc3 7a03 	vstr	s15, [r3, #12]

	data->gyro_x -= imu_bias.gyro_x;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	ed93 7a04 	vldr	s14, [r3, #16]
 8007590:	4b11      	ldr	r3, [pc, #68]	@ (80075d8 <removeBias+0x98>)
 8007592:	edd3 7a04 	vldr	s15, [r3, #16]
 8007596:	ee77 7a67 	vsub.f32	s15, s14, s15
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	edc3 7a04 	vstr	s15, [r3, #16]
	data->gyro_y -= imu_bias.gyro_y;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	ed93 7a05 	vldr	s14, [r3, #20]
 80075a6:	4b0c      	ldr	r3, [pc, #48]	@ (80075d8 <removeBias+0x98>)
 80075a8:	edd3 7a05 	vldr	s15, [r3, #20]
 80075ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	edc3 7a05 	vstr	s15, [r3, #20]
	data->gyro_z -= imu_bias.gyro_z;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	ed93 7a06 	vldr	s14, [r3, #24]
 80075bc:	4b06      	ldr	r3, [pc, #24]	@ (80075d8 <removeBias+0x98>)
 80075be:	edd3 7a06 	vldr	s15, [r3, #24]
 80075c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	edc3 7a06 	vstr	s15, [r3, #24]
}
 80075cc:	bf00      	nop
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr
 80075d8:	20000f48 	.word	0x20000f48

080075dc <addMeasureToBias>:


void addMeasureToBias(ImuData* imu_bias, unsigned int counter, const ImuData* current_reading)
{
 80075dc:	b480      	push	{r7}
 80075de:	b085      	sub	sp, #20
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	607a      	str	r2, [r7, #4]
	imu_bias->acc_x = (imu_bias->acc_x*counter + current_reading->acc_x)/(counter+1);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	ed93 7a01 	vldr	s14, [r3, #4]
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	ee07 3a90 	vmov	s15, r3
 80075f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8007602:	ee77 6a27 	vadd.f32	s13, s14, s15
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	3301      	adds	r3, #1
 800760a:	ee07 3a90 	vmov	s15, r3
 800760e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007612:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	edc3 7a01 	vstr	s15, [r3, #4]
	imu_bias->acc_y = (imu_bias->acc_y*counter + current_reading->acc_y)/(counter+1);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	ed93 7a02 	vldr	s14, [r3, #8]
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	ee07 3a90 	vmov	s15, r3
 8007628:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800762c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	edd3 7a02 	vldr	s15, [r3, #8]
 8007636:	ee77 6a27 	vadd.f32	s13, s14, s15
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	3301      	adds	r3, #1
 800763e:	ee07 3a90 	vmov	s15, r3
 8007642:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007646:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	edc3 7a02 	vstr	s15, [r3, #8]
	imu_bias->acc_z = (imu_bias->acc_z*counter + current_reading->acc_z)/(counter+1);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	ed93 7a03 	vldr	s14, [r3, #12]
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	ee07 3a90 	vmov	s15, r3
 800765c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007660:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	edd3 7a03 	vldr	s15, [r3, #12]
 800766a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	3301      	adds	r3, #1
 8007672:	ee07 3a90 	vmov	s15, r3
 8007676:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800767a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	edc3 7a03 	vstr	s15, [r3, #12]

	imu_bias->gyro_x = (imu_bias->gyro_x*counter + current_reading->gyro_x)/(counter+1);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	ed93 7a04 	vldr	s14, [r3, #16]
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	ee07 3a90 	vmov	s15, r3
 8007690:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007694:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	edd3 7a04 	vldr	s15, [r3, #16]
 800769e:	ee77 6a27 	vadd.f32	s13, s14, s15
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	3301      	adds	r3, #1
 80076a6:	ee07 3a90 	vmov	s15, r3
 80076aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80076ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	edc3 7a04 	vstr	s15, [r3, #16]
	imu_bias->gyro_y = (imu_bias->gyro_y*counter + current_reading->gyro_y)/(counter+1);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	ed93 7a05 	vldr	s14, [r3, #20]
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	ee07 3a90 	vmov	s15, r3
 80076c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	edd3 7a05 	vldr	s15, [r3, #20]
 80076d2:	ee77 6a27 	vadd.f32	s13, s14, s15
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	3301      	adds	r3, #1
 80076da:	ee07 3a90 	vmov	s15, r3
 80076de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80076e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	edc3 7a05 	vstr	s15, [r3, #20]
	imu_bias->gyro_z = (imu_bias->gyro_z*counter + current_reading->gyro_z)/(counter+1);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	ed93 7a06 	vldr	s14, [r3, #24]
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	ee07 3a90 	vmov	s15, r3
 80076f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	edd3 7a06 	vldr	s15, [r3, #24]
 8007706:	ee77 6a27 	vadd.f32	s13, s14, s15
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	3301      	adds	r3, #1
 800770e:	ee07 3a90 	vmov	s15, r3
 8007712:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007716:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8007720:	bf00      	nop
 8007722:	3714      	adds	r7, #20
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <poseEstimationStatusInit>:


ActivityStatus poseEstimationStatusInit()
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b08a      	sub	sp, #40	@ 0x28
 8007730:	af00      	add	r7, sp, #0
	static unsigned int counter = 0;
	++counter;
 8007732:	4b21      	ldr	r3, [pc, #132]	@ (80077b8 <poseEstimationStatusInit+0x8c>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	3301      	adds	r3, #1
 8007738:	4a1f      	ldr	r2, [pc, #124]	@ (80077b8 <poseEstimationStatusInit+0x8c>)
 800773a:	6013      	str	r3, [r2, #0]
	if (counter <= MEASURES_FOR_BIAS_ESTIMATION)
 800773c:	4b1e      	ldr	r3, [pc, #120]	@ (80077b8 <poseEstimationStatusInit+0x8c>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2b64      	cmp	r3, #100	@ 0x64
 8007742:	d81d      	bhi.n	8007780 <poseEstimationStatusInit+0x54>
	{
		ImuData current_reading = {0};
 8007744:	463b      	mov	r3, r7
 8007746:	2200      	movs	r2, #0
 8007748:	601a      	str	r2, [r3, #0]
 800774a:	605a      	str	r2, [r3, #4]
 800774c:	609a      	str	r2, [r3, #8]
 800774e:	60da      	str	r2, [r3, #12]
 8007750:	611a      	str	r2, [r3, #16]
 8007752:	615a      	str	r2, [r3, #20]
 8007754:	619a      	str	r2, [r3, #24]
		if(ROBOTTO_OK != readIMUData(&current_reading))
 8007756:	463b      	mov	r3, r7
 8007758:	4618      	mov	r0, r3
 800775a:	f7ff fccd 	bl	80070f8 <readIMUData>
 800775e:	4603      	mov	r3, r0
 8007760:	2b00      	cmp	r3, #0
 8007762:	d004      	beq.n	800776e <poseEstimationStatusInit+0x42>
		{
			last_error = "Error while reading IMU data";
 8007764:	4b15      	ldr	r3, [pc, #84]	@ (80077bc <poseEstimationStatusInit+0x90>)
 8007766:	4a16      	ldr	r2, [pc, #88]	@ (80077c0 <poseEstimationStatusInit+0x94>)
 8007768:	601a      	str	r2, [r3, #0]
			return ACTIVITY_STATUS_ERROR;
 800776a:	2302      	movs	r3, #2
 800776c:	e01f      	b.n	80077ae <poseEstimationStatusInit+0x82>
		}
		addMeasureToBias(&imu_bias, counter, &current_reading);
 800776e:	4b12      	ldr	r3, [pc, #72]	@ (80077b8 <poseEstimationStatusInit+0x8c>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	463a      	mov	r2, r7
 8007774:	4619      	mov	r1, r3
 8007776:	4813      	ldr	r0, [pc, #76]	@ (80077c4 <poseEstimationStatusInit+0x98>)
 8007778:	f7ff ff30 	bl	80075dc <addMeasureToBias>

		return ACTIVITY_STATUS_INIT;
 800777c:	2300      	movs	r3, #0
 800777e:	e016      	b.n	80077ae <poseEstimationStatusInit+0x82>
	}

	WheelsMovementUpdate wheels_movement_update;
	if (pdPASS != xQueueReceive(wheels_status_queue_handle, &wheels_movement_update, 0))
 8007780:	4b11      	ldr	r3, [pc, #68]	@ (80077c8 <poseEstimationStatusInit+0x9c>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f107 011c 	add.w	r1, r7, #28
 8007788:	2200      	movs	r2, #0
 800778a:	4618      	mov	r0, r3
 800778c:	f000 ff4a 	bl	8008624 <xQueueReceive>
 8007790:	4603      	mov	r3, r0
 8007792:	2b01      	cmp	r3, #1
 8007794:	d00a      	beq.n	80077ac <poseEstimationStatusInit+0x80>
	{
		last_error = "Initializing... waiting for wheel status";
 8007796:	4b09      	ldr	r3, [pc, #36]	@ (80077bc <poseEstimationStatusInit+0x90>)
 8007798:	4a0c      	ldr	r2, [pc, #48]	@ (80077cc <poseEstimationStatusInit+0xa0>)
 800779a:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 800779c:	4b07      	ldr	r3, [pc, #28]	@ (80077bc <poseEstimationStatusInit+0x90>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4619      	mov	r1, r3
 80077a2:	480b      	ldr	r0, [pc, #44]	@ (80077d0 <poseEstimationStatusInit+0xa4>)
 80077a4:	f007 f82e 	bl	800e804 <SEGGER_SYSVIEW_WarnfTarget>
		return ACTIVITY_STATUS_INIT;
 80077a8:	2300      	movs	r3, #0
 80077aa:	e000      	b.n	80077ae <poseEstimationStatusInit+0x82>
	}
	return ACTIVITY_STATUS_RUNNING;
 80077ac:	2301      	movs	r3, #1

}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3728      	adds	r7, #40	@ 0x28
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
 80077b6:	bf00      	nop
 80077b8:	20000f64 	.word	0x20000f64
 80077bc:	20000f44 	.word	0x20000f44
 80077c0:	0800f78c 	.word	0x0800f78c
 80077c4:	20000f48 	.word	0x20000f48
 80077c8:	20000f9c 	.word	0x20000f9c
 80077cc:	0800f7ac 	.word	0x0800f7ac
 80077d0:	0800f7d8 	.word	0x0800f7d8

080077d4 <poseEstimationStatusRunning>:


ActivityStatus poseEstimationStatusRunning()
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b08c      	sub	sp, #48	@ 0x30
 80077d8:	af02      	add	r7, sp, #8
	ImuData imu_data = {0};
 80077da:	f107 030c 	add.w	r3, r7, #12
 80077de:	2200      	movs	r2, #0
 80077e0:	601a      	str	r2, [r3, #0]
 80077e2:	605a      	str	r2, [r3, #4]
 80077e4:	609a      	str	r2, [r3, #8]
 80077e6:	60da      	str	r2, [r3, #12]
 80077e8:	611a      	str	r2, [r3, #16]
 80077ea:	615a      	str	r2, [r3, #20]
 80077ec:	619a      	str	r2, [r3, #24]
	if(ROBOTTO_OK != readIMUData(&imu_data))
 80077ee:	f107 030c 	add.w	r3, r7, #12
 80077f2:	4618      	mov	r0, r3
 80077f4:	f7ff fc80 	bl	80070f8 <readIMUData>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d004      	beq.n	8007808 <poseEstimationStatusRunning+0x34>
	{
		last_error = "Impossible to read IMU data";
 80077fe:	4b31      	ldr	r3, [pc, #196]	@ (80078c4 <poseEstimationStatusRunning+0xf0>)
 8007800:	4a31      	ldr	r2, [pc, #196]	@ (80078c8 <poseEstimationStatusRunning+0xf4>)
 8007802:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8007804:	2302      	movs	r3, #2
 8007806:	e058      	b.n	80078ba <poseEstimationStatusRunning+0xe6>
	}
	removeBias(&imu_data);
 8007808:	f107 030c 	add.w	r3, r7, #12
 800780c:	4618      	mov	r0, r3
 800780e:	f7ff fe97 	bl	8007540 <removeBias>


	if(0 == uxQueueMessagesWaiting(wheels_status_queue_handle))
 8007812:	4b2e      	ldr	r3, [pc, #184]	@ (80078cc <poseEstimationStatusRunning+0xf8>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4618      	mov	r0, r3
 8007818:	f001 f9f0 	bl	8008bfc <uxQueueMessagesWaiting>
 800781c:	4603      	mov	r3, r0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10b      	bne.n	800783a <poseEstimationStatusRunning+0x66>
	{
		last_error = "No wheels encoders data available";
 8007822:	4b28      	ldr	r3, [pc, #160]	@ (80078c4 <poseEstimationStatusRunning+0xf0>)
 8007824:	4a2a      	ldr	r2, [pc, #168]	@ (80078d0 <poseEstimationStatusRunning+0xfc>)
 8007826:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8007828:	2302      	movs	r3, #2
 800782a:	e046      	b.n	80078ba <poseEstimationStatusRunning+0xe6>

	static RobottoPose estimated_pose = {0};
	WheelsMovementUpdate wheels_movement_update;
	while(pdPASS == xQueueReceive(wheels_status_queue_handle, &wheels_movement_update, 0))
	{
		updateOdometry(&wheels_movement_update, &imu_data, &estimated_pose);
 800782c:	f107 010c 	add.w	r1, r7, #12
 8007830:	463b      	mov	r3, r7
 8007832:	4a28      	ldr	r2, [pc, #160]	@ (80078d4 <poseEstimationStatusRunning+0x100>)
 8007834:	4618      	mov	r0, r3
 8007836:	f7ff f91b 	bl	8006a70 <updateOdometry>
	while(pdPASS == xQueueReceive(wheels_status_queue_handle, &wheels_movement_update, 0))
 800783a:	4b24      	ldr	r3, [pc, #144]	@ (80078cc <poseEstimationStatusRunning+0xf8>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4639      	mov	r1, r7
 8007840:	2200      	movs	r2, #0
 8007842:	4618      	mov	r0, r3
 8007844:	f000 feee 	bl	8008624 <xQueueReceive>
 8007848:	4603      	mov	r3, r0
 800784a:	2b01      	cmp	r3, #1
 800784c:	d0ee      	beq.n	800782c <poseEstimationStatusRunning+0x58>
	}
	estimated_pose.timestamp = xTaskGetTickCount();
 800784e:	f002 f86b 	bl	8009928 <xTaskGetTickCount>
 8007852:	4603      	mov	r3, r0
 8007854:	4a1f      	ldr	r2, [pc, #124]	@ (80078d4 <poseEstimationStatusRunning+0x100>)
 8007856:	6013      	str	r3, [r2, #0]

    SEGGER_RTT_printf(0, "\t\t\t;%u;\t\t\t%d;\t\t\t%d;\t\t\t%d\n",
 8007858:	4b1e      	ldr	r3, [pc, #120]	@ (80078d4 <poseEstimationStatusRunning+0x100>)
 800785a:	681a      	ldr	r2, [r3, #0]
    		estimated_pose.timestamp,
			(int)(DECIMALS*estimated_pose.x),
 800785c:	4b1d      	ldr	r3, [pc, #116]	@ (80078d4 <poseEstimationStatusRunning+0x100>)
 800785e:	edd3 7a01 	vldr	s15, [r3, #4]
 8007862:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80078d8 <poseEstimationStatusRunning+0x104>
 8007866:	ee67 7a87 	vmul.f32	s15, s15, s14
    SEGGER_RTT_printf(0, "\t\t\t;%u;\t\t\t%d;\t\t\t%d;\t\t\t%d\n",
 800786a:	eefd 6ae7 	vcvt.s32.f32	s13, s15
			(int)(DECIMALS*estimated_pose.y),
 800786e:	4b19      	ldr	r3, [pc, #100]	@ (80078d4 <poseEstimationStatusRunning+0x100>)
 8007870:	edd3 7a02 	vldr	s15, [r3, #8]
 8007874:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80078d8 <poseEstimationStatusRunning+0x104>
 8007878:	ee67 7a87 	vmul.f32	s15, s15, s14
    SEGGER_RTT_printf(0, "\t\t\t;%u;\t\t\t%d;\t\t\t%d;\t\t\t%d\n",
 800787c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007880:	ee17 1a90 	vmov	r1, s15
			(int)(DECIMALS*estimated_pose.theta));
 8007884:	4b13      	ldr	r3, [pc, #76]	@ (80078d4 <poseEstimationStatusRunning+0x100>)
 8007886:	edd3 7a03 	vldr	s15, [r3, #12]
 800788a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80078d8 <poseEstimationStatusRunning+0x104>
 800788e:	ee67 7a87 	vmul.f32	s15, s15, s14
    SEGGER_RTT_printf(0, "\t\t\t;%u;\t\t\t%d;\t\t\t%d;\t\t\t%d\n",
 8007892:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007896:	ee17 3a90 	vmov	r3, s15
 800789a:	9301      	str	r3, [sp, #4]
 800789c:	9100      	str	r1, [sp, #0]
 800789e:	ee16 3a90 	vmov	r3, s13
 80078a2:	490e      	ldr	r1, [pc, #56]	@ (80078dc <poseEstimationStatusRunning+0x108>)
 80078a4:	2000      	movs	r0, #0
 80078a6:	f004 ffa7 	bl	800c7f8 <SEGGER_RTT_printf>
	xQueueOverwrite(robotto_pose_queue_handle, &estimated_pose);
 80078aa:	4b0d      	ldr	r3, [pc, #52]	@ (80078e0 <poseEstimationStatusRunning+0x10c>)
 80078ac:	6818      	ldr	r0, [r3, #0]
 80078ae:	2302      	movs	r3, #2
 80078b0:	2200      	movs	r2, #0
 80078b2:	4908      	ldr	r1, [pc, #32]	@ (80078d4 <poseEstimationStatusRunning+0x100>)
 80078b4:	f000 fda8 	bl	8008408 <xQueueGenericSend>

	return ACTIVITY_STATUS_RUNNING;
 80078b8:	2301      	movs	r3, #1
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3728      	adds	r7, #40	@ 0x28
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}
 80078c2:	bf00      	nop
 80078c4:	20000f44 	.word	0x20000f44
 80078c8:	0800f7dc 	.word	0x0800f7dc
 80078cc:	20000f9c 	.word	0x20000f9c
 80078d0:	0800f7f8 	.word	0x0800f7f8
 80078d4:	20000f68 	.word	0x20000f68
 80078d8:	47c35000 	.word	0x47c35000
 80078dc:	0800f81c 	.word	0x0800f81c
 80078e0:	20000fa0 	.word	0x20000fa0

080078e4 <runPoseEstimationStateMachine>:

void runPoseEstimationStateMachine()
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;

	if(ACTIVITY_STATUS_INIT == activity_status)
 80078e8:	4b0e      	ldr	r3, [pc, #56]	@ (8007924 <runPoseEstimationStateMachine+0x40>)
 80078ea:	781b      	ldrb	r3, [r3, #0]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d106      	bne.n	80078fe <runPoseEstimationStateMachine+0x1a>
	{
		activity_status = poseEstimationStatusInit();
 80078f0:	f7ff ff1c 	bl	800772c <poseEstimationStatusInit>
 80078f4:	4603      	mov	r3, r0
 80078f6:	461a      	mov	r2, r3
 80078f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007924 <runPoseEstimationStateMachine+0x40>)
 80078fa:	701a      	strb	r2, [r3, #0]
	{
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
	}


}
 80078fc:	e010      	b.n	8007920 <runPoseEstimationStateMachine+0x3c>
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 80078fe:	4b09      	ldr	r3, [pc, #36]	@ (8007924 <runPoseEstimationStateMachine+0x40>)
 8007900:	781b      	ldrb	r3, [r3, #0]
 8007902:	2b01      	cmp	r3, #1
 8007904:	d106      	bne.n	8007914 <runPoseEstimationStateMachine+0x30>
		activity_status = poseEstimationStatusRunning();
 8007906:	f7ff ff65 	bl	80077d4 <poseEstimationStatusRunning>
 800790a:	4603      	mov	r3, r0
 800790c:	461a      	mov	r2, r3
 800790e:	4b05      	ldr	r3, [pc, #20]	@ (8007924 <runPoseEstimationStateMachine+0x40>)
 8007910:	701a      	strb	r2, [r3, #0]
}
 8007912:	e005      	b.n	8007920 <runPoseEstimationStateMachine+0x3c>
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
 8007914:	4b04      	ldr	r3, [pc, #16]	@ (8007928 <runPoseEstimationStateMachine+0x44>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4619      	mov	r1, r3
 800791a:	4804      	ldr	r0, [pc, #16]	@ (800792c <runPoseEstimationStateMachine+0x48>)
 800791c:	f006 ff86 	bl	800e82c <SEGGER_SYSVIEW_ErrorfTarget>
}
 8007920:	bf00      	nop
 8007922:	bd80      	pop	{r7, pc}
 8007924:	20000f78 	.word	0x20000f78
 8007928:	20000f44 	.word	0x20000f44
 800792c:	0800f7d8 	.word	0x0800f7d8

08007930 <HAL_GPIO_EXTI_Callback>:
// From Pose Estimation to Motion Planning
QueueHandle_t robotto_pose_queue_handle = NULL;


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	4603      	mov	r3, r0
 8007938:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13)
 800793a:	88fb      	ldrh	r3, [r7, #6]
 800793c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007940:	d125      	bne.n	800798e <HAL_GPIO_EXTI_Callback+0x5e>
    {
        static uint32_t last = 0;
        uint32_t now = xTaskGetTickCountFromISR();
 8007942:	f002 f803 	bl	800994c <xTaskGetTickCountFromISR>
 8007946:	60f8      	str	r0, [r7, #12]

        // 50 ms debounce
        if ((now - last) > pdMS_TO_TICKS(50))
 8007948:	4b13      	ldr	r3, [pc, #76]	@ (8007998 <HAL_GPIO_EXTI_Callback+0x68>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	68fa      	ldr	r2, [r7, #12]
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	2b32      	cmp	r3, #50	@ 0x32
 8007952:	d919      	bls.n	8007988 <HAL_GPIO_EXTI_Callback+0x58>
        {
            BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8007954:	2300      	movs	r3, #0
 8007956:	60bb      	str	r3, [r7, #8]

            vTaskNotifyGiveFromISR(buttonTaskHandle, &xHigherPriorityTaskWoken);
 8007958:	4b10      	ldr	r3, [pc, #64]	@ (800799c <HAL_GPIO_EXTI_Callback+0x6c>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f107 0208 	add.w	r2, r7, #8
 8007960:	2100      	movs	r1, #0
 8007962:	4618      	mov	r0, r3
 8007964:	f002 ff02 	bl	800a76c <vTaskGenericNotifyGiveFromISR>

            portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00a      	beq.n	8007984 <HAL_GPIO_EXTI_Callback+0x54>
 800796e:	f006 fbd5 	bl	800e11c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8007972:	4b0b      	ldr	r3, [pc, #44]	@ (80079a0 <HAL_GPIO_EXTI_Callback+0x70>)
 8007974:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007978:	601a      	str	r2, [r3, #0]
 800797a:	f3bf 8f4f 	dsb	sy
 800797e:	f3bf 8f6f 	isb	sy
 8007982:	e001      	b.n	8007988 <HAL_GPIO_EXTI_Callback+0x58>
 8007984:	f006 fbae 	bl	800e0e4 <SEGGER_SYSVIEW_RecordExitISR>
        }

        last = now;
 8007988:	4a03      	ldr	r2, [pc, #12]	@ (8007998 <HAL_GPIO_EXTI_Callback+0x68>)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	6013      	str	r3, [r2, #0]
    }
}
 800798e:	bf00      	nop
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}
 8007996:	bf00      	nop
 8007998:	20000fa4 	.word	0x20000fa4
 800799c:	20000f88 	.word	0x20000f88
 80079a0:	e000ed04 	.word	0xe000ed04

080079a4 <ledBlinkTask>:


void ledBlinkTask(void *argument) {
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b084      	sub	sp, #16
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(LED_BLINK_PERIOD_MS);
 80079ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80079b0:	60fb      	str	r3, [r7, #12]
	TickType_t last_wake_time = xTaskGetTickCount();
 80079b2:	f001 ffb9 	bl	8009928 <xTaskGetTickCount>
 80079b6:	4603      	mov	r3, r0
 80079b8:	60bb      	str	r3, [r7, #8]
	for (;;) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80079ba:	2120      	movs	r1, #32
 80079bc:	4805      	ldr	r0, [pc, #20]	@ (80079d4 <ledBlinkTask+0x30>)
 80079be:	f7fb f99a 	bl	8002cf6 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&last_wake_time, period);
 80079c2:	f107 0308 	add.w	r3, r7, #8
 80079c6:	68f9      	ldr	r1, [r7, #12]
 80079c8:	4618      	mov	r0, r3
 80079ca:	f001 fd3f 	bl	800944c <xTaskDelayUntil>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80079ce:	bf00      	nop
 80079d0:	e7f3      	b.n	80079ba <ledBlinkTask+0x16>
 80079d2:	bf00      	nop
 80079d4:	40020000 	.word	0x40020000

080079d8 <buttonTask>:
	}
}

void buttonTask(void *argument) {
 80079d8:	b580      	push	{r7, lr}
 80079da:	b082      	sub	sp, #8
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
    for (;;)
    {
    	static uint8_t behavior = 0;
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80079e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80079e4:	2101      	movs	r1, #1
 80079e6:	2000      	movs	r0, #0
 80079e8:	f002 fe42 	bl	800a670 <ulTaskGenericNotifyTake>

        ++behavior;
 80079ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007a24 <buttonTask+0x4c>)
 80079ee:	781b      	ldrb	r3, [r3, #0]
 80079f0:	3301      	adds	r3, #1
 80079f2:	b2da      	uxtb	r2, r3
 80079f4:	4b0b      	ldr	r3, [pc, #44]	@ (8007a24 <buttonTask+0x4c>)
 80079f6:	701a      	strb	r2, [r3, #0]
        if (behavior > 3)
 80079f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007a24 <buttonTask+0x4c>)
 80079fa:	781b      	ldrb	r3, [r3, #0]
 80079fc:	2b03      	cmp	r3, #3
 80079fe:	d902      	bls.n	8007a06 <buttonTask+0x2e>
        {
        	behavior = 0;
 8007a00:	4b08      	ldr	r3, [pc, #32]	@ (8007a24 <buttonTask+0x4c>)
 8007a02:	2200      	movs	r2, #0
 8007a04:	701a      	strb	r2, [r3, #0]
        }
        if(xQueueOverwrite(behavior_queue_handle, &behavior)  != pdPASS)
 8007a06:	4b08      	ldr	r3, [pc, #32]	@ (8007a28 <buttonTask+0x50>)
 8007a08:	6818      	ldr	r0, [r3, #0]
 8007a0a:	2302      	movs	r3, #2
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	4905      	ldr	r1, [pc, #20]	@ (8007a24 <buttonTask+0x4c>)
 8007a10:	f000 fcfa 	bl	8008408 <xQueueGenericSend>
 8007a14:	4603      	mov	r3, r0
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d0e2      	beq.n	80079e0 <buttonTask+0x8>
        {
            SEGGER_RTT_printf(0, "buttonTask. ERROR\n");
 8007a1a:	4904      	ldr	r1, [pc, #16]	@ (8007a2c <buttonTask+0x54>)
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	f004 feeb 	bl	800c7f8 <SEGGER_RTT_printf>
    {
 8007a22:	e7dd      	b.n	80079e0 <buttonTask+0x8>
 8007a24:	20000fa8 	.word	0x20000fa8
 8007a28:	20000f94 	.word	0x20000f94
 8007a2c:	0800f838 	.word	0x0800f838

08007a30 <motionPlanningTask>:
        }
    }
}

void motionPlanningTask(void *argument)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(MOTION_PLANNING_PERIOD_MS);
 8007a38:	2332      	movs	r3, #50	@ 0x32
 8007a3a:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8007a3c:	f001 ff74 	bl	8009928 <xTaskGetTickCount>
 8007a40:	4603      	mov	r3, r0
 8007a42:	60bb      	str	r3, [r7, #8]
	for (;;) {
		runMotionPlanningStateMachine();
 8007a44:	f7ff fd56 	bl	80074f4 <runMotionPlanningStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8007a48:	f107 0308 	add.w	r3, r7, #8
 8007a4c:	68f9      	ldr	r1, [r7, #12]
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f001 fcfc 	bl	800944c <xTaskDelayUntil>
		runMotionPlanningStateMachine();
 8007a54:	bf00      	nop
 8007a56:	e7f5      	b.n	8007a44 <motionPlanningTask+0x14>

08007a58 <wheelsControlTask>:
	}
}


void wheelsControlTask(void *argument)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(WHEELS_CONTROL_PERIOD_MS);
 8007a60:	230a      	movs	r3, #10
 8007a62:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8007a64:	f001 ff60 	bl	8009928 <xTaskGetTickCount>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		runWheelsControlStateMachine();
 8007a6c:	f000 fa3c 	bl	8007ee8 <runWheelsControlStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8007a70:	f107 0308 	add.w	r3, r7, #8
 8007a74:	68f9      	ldr	r1, [r7, #12]
 8007a76:	4618      	mov	r0, r3
 8007a78:	f001 fce8 	bl	800944c <xTaskDelayUntil>
		runWheelsControlStateMachine();
 8007a7c:	bf00      	nop
 8007a7e:	e7f5      	b.n	8007a6c <wheelsControlTask+0x14>

08007a80 <poseEstimationTask>:
	}
}

void poseEstimationTask(void *argument)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(POSE_ESTIMATION_PERIOD_MS);
 8007a88:	2314      	movs	r3, #20
 8007a8a:	60fb      	str	r3, [r7, #12]

	TickType_t last_wake_time = xTaskGetTickCount();
 8007a8c:	f001 ff4c 	bl	8009928 <xTaskGetTickCount>
 8007a90:	4603      	mov	r3, r0
 8007a92:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		runPoseEstimationStateMachine();
 8007a94:	f7ff ff26 	bl	80078e4 <runPoseEstimationStateMachine>
		vTaskDelayUntil(&last_wake_time, period);
 8007a98:	f107 0308 	add.w	r3, r7, #8
 8007a9c:	68f9      	ldr	r1, [r7, #12]
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f001 fcd4 	bl	800944c <xTaskDelayUntil>
		runPoseEstimationStateMachine();
 8007aa4:	bf00      	nop
 8007aa6:	e7f5      	b.n	8007a94 <poseEstimationTask+0x14>

08007aa8 <communicationManagerTask>:
	}
}


void communicationManagerTask(void *argument)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(COMMUNICATION_MANAGER_PERIOD_MS);
 8007ab0:	2364      	movs	r3, #100	@ 0x64
 8007ab2:	60fb      	str	r3, [r7, #12]

	for (;;)
    {
		runCommunicationManagerStateMachine();
 8007ab4:	f7ff fc5c 	bl	8007370 <runCommunicationManagerStateMachine>
		ulTaskNotifyTake(pdTRUE, period);
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	2101      	movs	r1, #1
 8007abc:	2000      	movs	r0, #0
 8007abe:	f002 fdd7 	bl	800a670 <ulTaskGenericNotifyTake>
		runCommunicationManagerStateMachine();
 8007ac2:	bf00      	nop
 8007ac4:	e7f6      	b.n	8007ab4 <communicationManagerTask+0xc>
	...

08007ac8 <createQueues>:
}



RobottoErrorCode createQueues()
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	af00      	add	r7, sp, #0
	behavior_queue_handle = xQueueCreate(1, sizeof(uint8_t));
 8007acc:	2200      	movs	r2, #0
 8007ace:	2101      	movs	r1, #1
 8007ad0:	2001      	movs	r0, #1
 8007ad2:	f000 fbdf 	bl	8008294 <xQueueGenericCreate>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	4a1a      	ldr	r2, [pc, #104]	@ (8007b44 <createQueues+0x7c>)
 8007ada:	6013      	str	r3, [r2, #0]
	if (behavior_queue_handle == NULL)
 8007adc:	4b19      	ldr	r3, [pc, #100]	@ (8007b44 <createQueues+0x7c>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d101      	bne.n	8007ae8 <createQueues+0x20>
	{
		return ROBOTTO_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	e02a      	b.n	8007b3e <createQueues+0x76>
	}

	wheels_speed_set_points_queue_handle = xQueueCreate(1, sizeof(WheelSpeedSetPoint));
 8007ae8:	2200      	movs	r2, #0
 8007aea:	210c      	movs	r1, #12
 8007aec:	2001      	movs	r0, #1
 8007aee:	f000 fbd1 	bl	8008294 <xQueueGenericCreate>
 8007af2:	4603      	mov	r3, r0
 8007af4:	4a14      	ldr	r2, [pc, #80]	@ (8007b48 <createQueues+0x80>)
 8007af6:	6013      	str	r3, [r2, #0]
	if (wheels_speed_set_points_queue_handle == NULL)
 8007af8:	4b13      	ldr	r3, [pc, #76]	@ (8007b48 <createQueues+0x80>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d101      	bne.n	8007b04 <createQueues+0x3c>
	{
		return ROBOTTO_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e01c      	b.n	8007b3e <createQueues+0x76>
	}

	wheels_status_queue_handle = xQueueCreate(5, sizeof(WheelsMovementUpdate));
 8007b04:	2200      	movs	r2, #0
 8007b06:	210c      	movs	r1, #12
 8007b08:	2005      	movs	r0, #5
 8007b0a:	f000 fbc3 	bl	8008294 <xQueueGenericCreate>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	4a0e      	ldr	r2, [pc, #56]	@ (8007b4c <createQueues+0x84>)
 8007b12:	6013      	str	r3, [r2, #0]
	if (wheels_status_queue_handle == NULL)
 8007b14:	4b0d      	ldr	r3, [pc, #52]	@ (8007b4c <createQueues+0x84>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d101      	bne.n	8007b20 <createQueues+0x58>
	{
		return ROBOTTO_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e00e      	b.n	8007b3e <createQueues+0x76>
	}

	robotto_pose_queue_handle = xQueueCreate(1, sizeof(RobottoPose));
 8007b20:	2200      	movs	r2, #0
 8007b22:	2110      	movs	r1, #16
 8007b24:	2001      	movs	r0, #1
 8007b26:	f000 fbb5 	bl	8008294 <xQueueGenericCreate>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	4a08      	ldr	r2, [pc, #32]	@ (8007b50 <createQueues+0x88>)
 8007b2e:	6013      	str	r3, [r2, #0]
	if (robotto_pose_queue_handle == NULL)
 8007b30:	4b07      	ldr	r3, [pc, #28]	@ (8007b50 <createQueues+0x88>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d101      	bne.n	8007b3c <createQueues+0x74>
	{
		return ROBOTTO_ERROR;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e000      	b.n	8007b3e <createQueues+0x76>
	}
	return ROBOTTO_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	20000f94 	.word	0x20000f94
 8007b48:	20000f98 	.word	0x20000f98
 8007b4c:	20000f9c 	.word	0x20000f9c
 8007b50:	20000fa0 	.word	0x20000fa0

08007b54 <createTasks>:

RobottoErrorCode createTasks()
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b082      	sub	sp, #8
 8007b58:	af02      	add	r7, sp, #8
	if (xTaskCreate(ledBlinkTask, "LED_BLINK", configMINIMAL_STACK_SIZE,
 8007b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8007c18 <createTasks+0xc4>)
 8007b5c:	9301      	str	r3, [sp, #4]
 8007b5e:	2301      	movs	r3, #1
 8007b60:	9300      	str	r3, [sp, #0]
 8007b62:	2300      	movs	r3, #0
 8007b64:	2280      	movs	r2, #128	@ 0x80
 8007b66:	492d      	ldr	r1, [pc, #180]	@ (8007c1c <createTasks+0xc8>)
 8007b68:	482d      	ldr	r0, [pc, #180]	@ (8007c20 <createTasks+0xcc>)
 8007b6a:	f001 fae8 	bl	800913e <xTaskCreate>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d001      	beq.n	8007b78 <createTasks+0x24>
			NULL, LED_BLINK_PRIORITY, &led_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	e04b      	b.n	8007c10 <createTasks+0xbc>
	}
	if (xTaskCreate(buttonTask, "BUTTON", configMINIMAL_STACK_SIZE,
 8007b78:	4b2a      	ldr	r3, [pc, #168]	@ (8007c24 <createTasks+0xd0>)
 8007b7a:	9301      	str	r3, [sp, #4]
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	9300      	str	r3, [sp, #0]
 8007b80:	2300      	movs	r3, #0
 8007b82:	2280      	movs	r2, #128	@ 0x80
 8007b84:	4928      	ldr	r1, [pc, #160]	@ (8007c28 <createTasks+0xd4>)
 8007b86:	4829      	ldr	r0, [pc, #164]	@ (8007c2c <createTasks+0xd8>)
 8007b88:	f001 fad9 	bl	800913e <xTaskCreate>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d001      	beq.n	8007b96 <createTasks+0x42>
			NULL, BUTTON_TASK_PRIORITY, &buttonTaskHandle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e03c      	b.n	8007c10 <createTasks+0xbc>
	}
	if (xTaskCreate(wheelsControlTask, "WHEELS_CONTROL", configMINIMAL_STACK_SIZE,
 8007b96:	4b26      	ldr	r3, [pc, #152]	@ (8007c30 <createTasks+0xdc>)
 8007b98:	9301      	str	r3, [sp, #4]
 8007b9a:	2305      	movs	r3, #5
 8007b9c:	9300      	str	r3, [sp, #0]
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	2280      	movs	r2, #128	@ 0x80
 8007ba2:	4924      	ldr	r1, [pc, #144]	@ (8007c34 <createTasks+0xe0>)
 8007ba4:	4824      	ldr	r0, [pc, #144]	@ (8007c38 <createTasks+0xe4>)
 8007ba6:	f001 faca 	bl	800913e <xTaskCreate>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d001      	beq.n	8007bb4 <createTasks+0x60>
			NULL, WHEELS_CONTROL_PRIORITY, &motor_task_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e02d      	b.n	8007c10 <createTasks+0xbc>
	}
	if (xTaskCreate(motionPlanningTask, "MOTION_PLANNING", configMINIMAL_STACK_SIZE,
 8007bb4:	4b21      	ldr	r3, [pc, #132]	@ (8007c3c <createTasks+0xe8>)
 8007bb6:	9301      	str	r3, [sp, #4]
 8007bb8:	2303      	movs	r3, #3
 8007bba:	9300      	str	r3, [sp, #0]
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	2280      	movs	r2, #128	@ 0x80
 8007bc0:	491f      	ldr	r1, [pc, #124]	@ (8007c40 <createTasks+0xec>)
 8007bc2:	4820      	ldr	r0, [pc, #128]	@ (8007c44 <createTasks+0xf0>)
 8007bc4:	f001 fabb 	bl	800913e <xTaskCreate>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d001      	beq.n	8007bd2 <createTasks+0x7e>
			NULL, MOTION_PLANNING_PRIORITY, &motion_planning_handle) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e01e      	b.n	8007c10 <createTasks+0xbc>
	}
	if (xTaskCreate(poseEstimationTask, "POSE_ESTIMATION", configMINIMAL_STACK_SIZE,
 8007bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8007c48 <createTasks+0xf4>)
 8007bd4:	9301      	str	r3, [sp, #4]
 8007bd6:	2304      	movs	r3, #4
 8007bd8:	9300      	str	r3, [sp, #0]
 8007bda:	2300      	movs	r3, #0
 8007bdc:	2280      	movs	r2, #128	@ 0x80
 8007bde:	491b      	ldr	r1, [pc, #108]	@ (8007c4c <createTasks+0xf8>)
 8007be0:	481b      	ldr	r0, [pc, #108]	@ (8007c50 <createTasks+0xfc>)
 8007be2:	f001 faac 	bl	800913e <xTaskCreate>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d001      	beq.n	8007bf0 <createTasks+0x9c>
			NULL, POSE_ESTIMATION_PRIORITY, &pose_estimation_handles) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8007bec:	2301      	movs	r3, #1
 8007bee:	e00f      	b.n	8007c10 <createTasks+0xbc>
	}
	if (xTaskCreate(communicationManagerTask, "COMMUNICATION_MANAGER", configMINIMAL_STACK_SIZE,
 8007bf0:	4b18      	ldr	r3, [pc, #96]	@ (8007c54 <createTasks+0x100>)
 8007bf2:	9301      	str	r3, [sp, #4]
 8007bf4:	2302      	movs	r3, #2
 8007bf6:	9300      	str	r3, [sp, #0]
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	2280      	movs	r2, #128	@ 0x80
 8007bfc:	4916      	ldr	r1, [pc, #88]	@ (8007c58 <createTasks+0x104>)
 8007bfe:	4817      	ldr	r0, [pc, #92]	@ (8007c5c <createTasks+0x108>)
 8007c00:	f001 fa9d 	bl	800913e <xTaskCreate>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d001      	beq.n	8007c0e <createTasks+0xba>
			NULL, COMMUNICATION_MANAGER_PRIORITY, &communication_manager_handles) != pdPASS)
	{
		return ROBOTTO_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e000      	b.n	8007c10 <createTasks+0xbc>
	}
	return ROBOTTO_OK;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	20000f7c 	.word	0x20000f7c
 8007c1c:	0800f84c 	.word	0x0800f84c
 8007c20:	080079a5 	.word	0x080079a5
 8007c24:	20000f88 	.word	0x20000f88
 8007c28:	0800f858 	.word	0x0800f858
 8007c2c:	080079d9 	.word	0x080079d9
 8007c30:	20000f80 	.word	0x20000f80
 8007c34:	0800f860 	.word	0x0800f860
 8007c38:	08007a59 	.word	0x08007a59
 8007c3c:	20000f84 	.word	0x20000f84
 8007c40:	0800f870 	.word	0x0800f870
 8007c44:	08007a31 	.word	0x08007a31
 8007c48:	20000f8c 	.word	0x20000f8c
 8007c4c:	0800f880 	.word	0x0800f880
 8007c50:	08007a81 	.word	0x08007a81
 8007c54:	20000f90 	.word	0x20000f90
 8007c58:	0800f890 	.word	0x0800f890
 8007c5c:	08007aa9 	.word	0x08007aa9

08007c60 <setupRobotto>:

RobottoErrorCode setupRobotto()
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	af00      	add	r7, sp, #0
	initializeI2CMutexes();
 8007c64:	f7f9 fa80 	bl	8001168 <initializeI2CMutexes>

	if(ROBOTTO_OK != createQueues())
 8007c68:	f7ff ff2e 	bl	8007ac8 <createQueues>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d001      	beq.n	8007c76 <setupRobotto+0x16>
	{
		return ROBOTTO_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	e007      	b.n	8007c86 <setupRobotto+0x26>
	}

	if(ROBOTTO_OK != createTasks())
 8007c76:	f7ff ff6d 	bl	8007b54 <createTasks>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d001      	beq.n	8007c84 <setupRobotto+0x24>
	{
		return ROBOTTO_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	e000      	b.n	8007c86 <setupRobotto+0x26>
	}

	return ROBOTTO_OK;
 8007c84:	2300      	movs	r3, #0
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <readAngleAndUpdateWheelsStatus>:




RobottoErrorCode readAngleAndUpdateWheelsStatus(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b086      	sub	sp, #24
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
 8007c92:	6039      	str	r1, [r7, #0]
	TickType_t tick = xTaskGetTickCount();
 8007c94:	f001 fe48 	bl	8009928 <xTaskGetTickCount>
 8007c98:	6178      	str	r0, [r7, #20]

	float left_wheel_angle = 0.0f;
 8007c9a:	f04f 0300 	mov.w	r3, #0
 8007c9e:	613b      	str	r3, [r7, #16]
	if(ROBOTTO_OK != readAngleRad(WHEEL_LEFT, &left_wheel_angle))
 8007ca0:	f107 0310 	add.w	r3, r7, #16
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	2001      	movs	r0, #1
 8007ca8:	f7ff f92a 	bl	8006f00 <readAngleRad>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d001      	beq.n	8007cb6 <readAngleAndUpdateWheelsStatus+0x2c>
	{
		return ROBOTTO_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	e01e      	b.n	8007cf4 <readAngleAndUpdateWheelsStatus+0x6a>
	}
	updateWheelStatusEstimation(left_wheel_status, left_wheel_angle, tick);
 8007cb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8007cba:	6979      	ldr	r1, [r7, #20]
 8007cbc:	eeb0 0a67 	vmov.f32	s0, s15
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f7ff f835 	bl	8006d30 <updateWheelStatusEstimation>


	float right_wheel_angle = 0.0f;
 8007cc6:	f04f 0300 	mov.w	r3, #0
 8007cca:	60fb      	str	r3, [r7, #12]
	if(ROBOTTO_OK != readAngleRad(WHEEL_RIGHT, &right_wheel_angle))
 8007ccc:	f107 030c 	add.w	r3, r7, #12
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	2000      	movs	r0, #0
 8007cd4:	f7ff f914 	bl	8006f00 <readAngleRad>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d001      	beq.n	8007ce2 <readAngleAndUpdateWheelsStatus+0x58>
	{
		return ROBOTTO_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	e008      	b.n	8007cf4 <readAngleAndUpdateWheelsStatus+0x6a>
	}
	updateWheelStatusEstimation(right_wheel_status, right_wheel_angle, tick);
 8007ce2:	edd7 7a03 	vldr	s15, [r7, #12]
 8007ce6:	6979      	ldr	r1, [r7, #20]
 8007ce8:	eeb0 0a67 	vmov.f32	s0, s15
 8007cec:	6838      	ldr	r0, [r7, #0]
 8007cee:	f7ff f81f 	bl	8006d30 <updateWheelStatusEstimation>

	return ROBOTTO_OK;
 8007cf2:	2300      	movs	r3, #0
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	3718      	adds	r7, #24
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <runWheelsControlStatusInit>:
/////////////////////////////////////////////////////////////////



ActivityStatus runWheelsControlStatusInit(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b088      	sub	sp, #32
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
	initializeMotorDriver();
 8007d06:	f7ff fa61 	bl	80071cc <initializeMotorDriver>

	EncoderStatus left_encoder_status = {0};
 8007d0a:	f107 0314 	add.w	r3, r7, #20
 8007d0e:	2200      	movs	r2, #0
 8007d10:	601a      	str	r2, [r3, #0]
 8007d12:	605a      	str	r2, [r3, #4]
 8007d14:	609a      	str	r2, [r3, #8]
	EncoderStatus right_encoder_status = {0};
 8007d16:	f107 0308 	add.w	r3, r7, #8
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	601a      	str	r2, [r3, #0]
 8007d1e:	605a      	str	r2, [r3, #4]
 8007d20:	609a      	str	r2, [r3, #8]

	if(ROBOTTO_OK != readFullEncoder(WHEEL_LEFT, &left_encoder_status))
 8007d22:	f107 0314 	add.w	r3, r7, #20
 8007d26:	4619      	mov	r1, r3
 8007d28:	2001      	movs	r0, #1
 8007d2a:	f7ff f94f 	bl	8006fcc <readFullEncoder>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d004      	beq.n	8007d3e <runWheelsControlStatusInit+0x42>
	{
		last_error = "INITIALIZATION ERROR, IMPOSSIBLE TO READ LEFT ENCODER";
 8007d34:	4b19      	ldr	r3, [pc, #100]	@ (8007d9c <runWheelsControlStatusInit+0xa0>)
 8007d36:	4a1a      	ldr	r2, [pc, #104]	@ (8007da0 <runWheelsControlStatusInit+0xa4>)
 8007d38:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8007d3a:	2302      	movs	r3, #2
 8007d3c:	e02a      	b.n	8007d94 <runWheelsControlStatusInit+0x98>
	};
	if(ROBOTTO_OK != readFullEncoder(WHEEL_RIGHT, &right_encoder_status))
 8007d3e:	f107 0308 	add.w	r3, r7, #8
 8007d42:	4619      	mov	r1, r3
 8007d44:	2000      	movs	r0, #0
 8007d46:	f7ff f941 	bl	8006fcc <readFullEncoder>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d004      	beq.n	8007d5a <runWheelsControlStatusInit+0x5e>
	{
		last_error = "INITIALIZATION ERROR, IMPOSSIBLE TO READ RIGHT ENCODER";
 8007d50:	4b12      	ldr	r3, [pc, #72]	@ (8007d9c <runWheelsControlStatusInit+0xa0>)
 8007d52:	4a14      	ldr	r2, [pc, #80]	@ (8007da4 <runWheelsControlStatusInit+0xa8>)
 8007d54:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8007d56:	2302      	movs	r3, #2
 8007d58:	e01c      	b.n	8007d94 <runWheelsControlStatusInit+0x98>
	};

	if(0 == left_encoder_status.magnet_detected)
 8007d5a:	7d3b      	ldrb	r3, [r7, #20]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d104      	bne.n	8007d6a <runWheelsControlStatusInit+0x6e>
	{
		last_error = "INITIALIZATION ERROR, LEFT MAGNET NOT DETECTED";
 8007d60:	4b0e      	ldr	r3, [pc, #56]	@ (8007d9c <runWheelsControlStatusInit+0xa0>)
 8007d62:	4a11      	ldr	r2, [pc, #68]	@ (8007da8 <runWheelsControlStatusInit+0xac>)
 8007d64:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8007d66:	2302      	movs	r3, #2
 8007d68:	e014      	b.n	8007d94 <runWheelsControlStatusInit+0x98>
	};
	if(0 == right_encoder_status.magnet_detected)
 8007d6a:	7a3b      	ldrb	r3, [r7, #8]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d104      	bne.n	8007d7a <runWheelsControlStatusInit+0x7e>
	{
		last_error = "INITIALIZATION ERROR, RIGHT MAGNET NOT DETECTED";
 8007d70:	4b0a      	ldr	r3, [pc, #40]	@ (8007d9c <runWheelsControlStatusInit+0xa0>)
 8007d72:	4a0e      	ldr	r2, [pc, #56]	@ (8007dac <runWheelsControlStatusInit+0xb0>)
 8007d74:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8007d76:	2302      	movs	r3, #2
 8007d78:	e00c      	b.n	8007d94 <runWheelsControlStatusInit+0x98>
	};


	if(ROBOTTO_OK != readAngleAndUpdateWheelsStatus(left_wheel_status, right_wheel_status))
 8007d7a:	6839      	ldr	r1, [r7, #0]
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f7ff ff84 	bl	8007c8a <readAngleAndUpdateWheelsStatus>
 8007d82:	4603      	mov	r3, r0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d004      	beq.n	8007d92 <runWheelsControlStatusInit+0x96>
	{
		last_error = "ERROR WHILE INITIALIZING ENCODERS STATE";
 8007d88:	4b04      	ldr	r3, [pc, #16]	@ (8007d9c <runWheelsControlStatusInit+0xa0>)
 8007d8a:	4a09      	ldr	r2, [pc, #36]	@ (8007db0 <runWheelsControlStatusInit+0xb4>)
 8007d8c:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8007d8e:	2302      	movs	r3, #2
 8007d90:	e000      	b.n	8007d94 <runWheelsControlStatusInit+0x98>
	}

	return ACTIVITY_STATUS_RUNNING;
 8007d92:	2301      	movs	r3, #1
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3720      	adds	r7, #32
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}
 8007d9c:	20000fac 	.word	0x20000fac
 8007da0:	0800f8a8 	.word	0x0800f8a8
 8007da4:	0800f8e0 	.word	0x0800f8e0
 8007da8:	0800f918 	.word	0x0800f918
 8007dac:	0800f948 	.word	0x0800f948
 8007db0:	0800f978 	.word	0x0800f978

08007db4 <runWheelsControlStatusRunning>:




ActivityStatus runWheelsControlStatusRunning(WheelStatus* left_wheel_status, WheelStatus* right_wheel_status)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b08a      	sub	sp, #40	@ 0x28
 8007db8:	af02      	add	r7, sp, #8
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
	// GET SETPOINT FROM MOTION PLANNING
	static WheelSpeedSetPoint speed_set_point = {0};
	static int missing_setpoint_counter = 0;

	SEGGER_SYSVIEW_MarkStart(10);
 8007dbe:	200a      	movs	r0, #10
 8007dc0:	f006 fb9e 	bl	800e500 <SEGGER_SYSVIEW_MarkStart>
	if (xQueueReceive(wheels_speed_set_points_queue_handle, &speed_set_point, 0) == pdPASS)
 8007dc4:	4b3e      	ldr	r3, [pc, #248]	@ (8007ec0 <runWheelsControlStatusRunning+0x10c>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	493e      	ldr	r1, [pc, #248]	@ (8007ec4 <runWheelsControlStatusRunning+0x110>)
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f000 fc29 	bl	8008624 <xQueueReceive>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d103      	bne.n	8007de0 <runWheelsControlStatusRunning+0x2c>
	{
		missing_setpoint_counter = 0;
 8007dd8:	4b3b      	ldr	r3, [pc, #236]	@ (8007ec8 <runWheelsControlStatusRunning+0x114>)
 8007dda:	2200      	movs	r2, #0
 8007ddc:	601a      	str	r2, [r3, #0]
 8007dde:	e004      	b.n	8007dea <runWheelsControlStatusRunning+0x36>
	}
	else
	{
		++missing_setpoint_counter;
 8007de0:	4b39      	ldr	r3, [pc, #228]	@ (8007ec8 <runWheelsControlStatusRunning+0x114>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	3301      	adds	r3, #1
 8007de6:	4a38      	ldr	r2, [pc, #224]	@ (8007ec8 <runWheelsControlStatusRunning+0x114>)
 8007de8:	6013      	str	r3, [r2, #0]
	}

	if(missing_setpoint_counter > 6)
 8007dea:	4b37      	ldr	r3, [pc, #220]	@ (8007ec8 <runWheelsControlStatusRunning+0x114>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2b06      	cmp	r3, #6
 8007df0:	dd08      	ble.n	8007e04 <runWheelsControlStatusRunning+0x50>
	{
		last_error = "Missing Speed SetPoint";
 8007df2:	4b36      	ldr	r3, [pc, #216]	@ (8007ecc <runWheelsControlStatusRunning+0x118>)
 8007df4:	4a36      	ldr	r2, [pc, #216]	@ (8007ed0 <runWheelsControlStatusRunning+0x11c>)
 8007df6:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 8007df8:	4b34      	ldr	r3, [pc, #208]	@ (8007ecc <runWheelsControlStatusRunning+0x118>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	4835      	ldr	r0, [pc, #212]	@ (8007ed4 <runWheelsControlStatusRunning+0x120>)
 8007e00:	f006 fd00 	bl	800e804 <SEGGER_SYSVIEW_WarnfTarget>
	}

	SEGGER_SYSVIEW_MarkStop(10);
 8007e04:	200a      	movs	r0, #10
 8007e06:	f006 fbb7 	bl	800e578 <SEGGER_SYSVIEW_MarkStop>
	// READ WHEEL STATUS FROM ENCODERS
	if(ROBOTTO_OK != readAngleAndUpdateWheelsStatus(left_wheel_status, right_wheel_status))
 8007e0a:	6839      	ldr	r1, [r7, #0]
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f7ff ff3c 	bl	8007c8a <readAngleAndUpdateWheelsStatus>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d004      	beq.n	8007e22 <runWheelsControlStatusRunning+0x6e>
	{
		last_error = "CANNOT READ FROM ENCODER";
 8007e18:	4b2c      	ldr	r3, [pc, #176]	@ (8007ecc <runWheelsControlStatusRunning+0x118>)
 8007e1a:	4a2f      	ldr	r2, [pc, #188]	@ (8007ed8 <runWheelsControlStatusRunning+0x124>)
 8007e1c:	601a      	str	r2, [r3, #0]
		return ACTIVITY_STATUS_ERROR;
 8007e1e:	2302      	movs	r3, #2
 8007e20:	e04a      	b.n	8007eb8 <runWheelsControlStatusRunning+0x104>
	}


	// RUN CONTROL LOOP AND ACTUATE
	if(!speed_set_point.active)
 8007e22:	4b28      	ldr	r3, [pc, #160]	@ (8007ec4 <runWheelsControlStatusRunning+0x110>)
 8007e24:	7a1b      	ldrb	r3, [r3, #8]
 8007e26:	f083 0301 	eor.w	r3, r3, #1
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d00c      	beq.n	8007e4a <runWheelsControlStatusRunning+0x96>
	{
		setMotorDutyCycle(WHEEL_LEFT, 0);
 8007e30:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 8007edc <runWheelsControlStatusRunning+0x128>
 8007e34:	2001      	movs	r0, #1
 8007e36:	f7ff fa29 	bl	800728c <setMotorDutyCycle>
		setMotorDutyCycle(WHEEL_RIGHT, 0);
 8007e3a:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8007edc <runWheelsControlStatusRunning+0x128>
 8007e3e:	2000      	movs	r0, #0
 8007e40:	f7ff fa24 	bl	800728c <setMotorDutyCycle>
		resetController();
 8007e44:	f7fe ff5e 	bl	8006d04 <resetController>
 8007e48:	e018      	b.n	8007e7c <runWheelsControlStatusRunning+0xc8>
	}
	else
	{
		float left_duty, right_duty;
		calculateRequiredDutyCycle(&speed_set_point, left_wheel_status, right_wheel_status, &left_duty, &right_duty);
 8007e4a:	f107 0210 	add.w	r2, r7, #16
 8007e4e:	f107 030c 	add.w	r3, r7, #12
 8007e52:	9300      	str	r3, [sp, #0]
 8007e54:	4613      	mov	r3, r2
 8007e56:	683a      	ldr	r2, [r7, #0]
 8007e58:	6879      	ldr	r1, [r7, #4]
 8007e5a:	481a      	ldr	r0, [pc, #104]	@ (8007ec4 <runWheelsControlStatusRunning+0x110>)
 8007e5c:	f7fe ff1e 	bl	8006c9c <calculateRequiredDutyCycle>

		setMotorDutyCycle(WHEEL_LEFT, left_duty);
 8007e60:	edd7 7a04 	vldr	s15, [r7, #16]
 8007e64:	eeb0 0a67 	vmov.f32	s0, s15
 8007e68:	2001      	movs	r0, #1
 8007e6a:	f7ff fa0f 	bl	800728c <setMotorDutyCycle>
		setMotorDutyCycle(WHEEL_RIGHT, right_duty);
 8007e6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8007e72:	eeb0 0a67 	vmov.f32	s0, s15
 8007e76:	2000      	movs	r0, #0
 8007e78:	f7ff fa08 	bl	800728c <setMotorDutyCycle>
	}

	// SEND UPDATES TO POSE ESTIMATION
	WheelsMovementUpdate wheels_movement_update;
	wheels_movement_update.timestamp = left_wheel_status->last_tick;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	617b      	str	r3, [r7, #20]
	wheels_movement_update.delta_angle_left = left_wheel_status->delta_angle;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	68db      	ldr	r3, [r3, #12]
 8007e86:	61bb      	str	r3, [r7, #24]
	wheels_movement_update.delta_angle_right = right_wheel_status->delta_angle;
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	61fb      	str	r3, [r7, #28]
	if(pdPASS != xQueueSendToBack(wheels_status_queue_handle, &wheels_movement_update, 0))
 8007e8e:	4b14      	ldr	r3, [pc, #80]	@ (8007ee0 <runWheelsControlStatusRunning+0x12c>)
 8007e90:	6818      	ldr	r0, [r3, #0]
 8007e92:	f107 0114 	add.w	r1, r7, #20
 8007e96:	2300      	movs	r3, #0
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f000 fab5 	bl	8008408 <xQueueGenericSend>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d008      	beq.n	8007eb6 <runWheelsControlStatusRunning+0x102>
	{
		last_error = "wheels_status_queue_handle IS FULL";
 8007ea4:	4b09      	ldr	r3, [pc, #36]	@ (8007ecc <runWheelsControlStatusRunning+0x118>)
 8007ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8007ee4 <runWheelsControlStatusRunning+0x130>)
 8007ea8:	601a      	str	r2, [r3, #0]
		SEGGER_SYSVIEW_WarnfTarget("%s\n", last_error);
 8007eaa:	4b08      	ldr	r3, [pc, #32]	@ (8007ecc <runWheelsControlStatusRunning+0x118>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4619      	mov	r1, r3
 8007eb0:	4808      	ldr	r0, [pc, #32]	@ (8007ed4 <runWheelsControlStatusRunning+0x120>)
 8007eb2:	f006 fca7 	bl	800e804 <SEGGER_SYSVIEW_WarnfTarget>
	}
	return ACTIVITY_STATUS_RUNNING;
 8007eb6:	2301      	movs	r3, #1
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3720      	adds	r7, #32
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}
 8007ec0:	20000f98 	.word	0x20000f98
 8007ec4:	20000fb0 	.word	0x20000fb0
 8007ec8:	20000fbc 	.word	0x20000fbc
 8007ecc:	20000fac 	.word	0x20000fac
 8007ed0:	0800f9a0 	.word	0x0800f9a0
 8007ed4:	0800f9b8 	.word	0x0800f9b8
 8007ed8:	0800f9bc 	.word	0x0800f9bc
 8007edc:	00000000 	.word	0x00000000
 8007ee0:	20000f9c 	.word	0x20000f9c
 8007ee4:	0800f9d8 	.word	0x0800f9d8

08007ee8 <runWheelsControlStateMachine>:




void runWheelsControlStateMachine()
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	af00      	add	r7, sp, #0
	static ActivityStatus activity_status = ACTIVITY_STATUS_INIT;
	static WheelStatus left_wheel_status = {0};
	static WheelStatus right_wheel_status = {0};

	if(ACTIVITY_STATUS_INIT == activity_status)
 8007eec:	4b15      	ldr	r3, [pc, #84]	@ (8007f44 <runWheelsControlStateMachine+0x5c>)
 8007eee:	781b      	ldrb	r3, [r3, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d108      	bne.n	8007f06 <runWheelsControlStateMachine+0x1e>
	{
		activity_status = runWheelsControlStatusInit(&left_wheel_status, &right_wheel_status);
 8007ef4:	4914      	ldr	r1, [pc, #80]	@ (8007f48 <runWheelsControlStateMachine+0x60>)
 8007ef6:	4815      	ldr	r0, [pc, #84]	@ (8007f4c <runWheelsControlStateMachine+0x64>)
 8007ef8:	f7ff ff00 	bl	8007cfc <runWheelsControlStatusInit>
 8007efc:	4603      	mov	r3, r0
 8007efe:	461a      	mov	r2, r3
 8007f00:	4b10      	ldr	r3, [pc, #64]	@ (8007f44 <runWheelsControlStateMachine+0x5c>)
 8007f02:	701a      	strb	r2, [r3, #0]
		return;
 8007f04:	e01c      	b.n	8007f40 <runWheelsControlStateMachine+0x58>
	}
	else if(ACTIVITY_STATUS_RUNNING == activity_status)
 8007f06:	4b0f      	ldr	r3, [pc, #60]	@ (8007f44 <runWheelsControlStateMachine+0x5c>)
 8007f08:	781b      	ldrb	r3, [r3, #0]
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d108      	bne.n	8007f20 <runWheelsControlStateMachine+0x38>
	{
		activity_status = runWheelsControlStatusRunning(&left_wheel_status, &right_wheel_status);
 8007f0e:	490e      	ldr	r1, [pc, #56]	@ (8007f48 <runWheelsControlStateMachine+0x60>)
 8007f10:	480e      	ldr	r0, [pc, #56]	@ (8007f4c <runWheelsControlStateMachine+0x64>)
 8007f12:	f7ff ff4f 	bl	8007db4 <runWheelsControlStatusRunning>
 8007f16:	4603      	mov	r3, r0
 8007f18:	461a      	mov	r2, r3
 8007f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8007f44 <runWheelsControlStateMachine+0x5c>)
 8007f1c:	701a      	strb	r2, [r3, #0]
		return;
 8007f1e:	e00f      	b.n	8007f40 <runWheelsControlStateMachine+0x58>
	}
	else
	{
		// ACTIVITY_STATUS_ERROR
		setMotorDutyCycle(WHEEL_RIGHT, 0);
 8007f20:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8007f50 <runWheelsControlStateMachine+0x68>
 8007f24:	2000      	movs	r0, #0
 8007f26:	f7ff f9b1 	bl	800728c <setMotorDutyCycle>
		setMotorDutyCycle(WHEEL_LEFT, 0);
 8007f2a:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8007f50 <runWheelsControlStateMachine+0x68>
 8007f2e:	2001      	movs	r0, #1
 8007f30:	f7ff f9ac 	bl	800728c <setMotorDutyCycle>
		SEGGER_SYSVIEW_ErrorfTarget("%s\n", last_error);
 8007f34:	4b07      	ldr	r3, [pc, #28]	@ (8007f54 <runWheelsControlStateMachine+0x6c>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4619      	mov	r1, r3
 8007f3a:	4807      	ldr	r0, [pc, #28]	@ (8007f58 <runWheelsControlStateMachine+0x70>)
 8007f3c:	f006 fc76 	bl	800e82c <SEGGER_SYSVIEW_ErrorfTarget>
	}
}
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	20000fc0 	.word	0x20000fc0
 8007f48:	20000fdc 	.word	0x20000fdc
 8007f4c:	20000fc4 	.word	0x20000fc4
 8007f50:	00000000 	.word	0x00000000
 8007f54:	20000fac 	.word	0x20000fac
 8007f58:	0800f9b8 	.word	0x0800f9b8

08007f5c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b082      	sub	sp, #8
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f103 0208 	add.w	r2, r3, #8
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f74:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f103 0208 	add.w	r2, r3, #8
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f103 0208 	add.w	r2, r3, #8
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8007f90:	f240 1019 	movw	r0, #281	@ 0x119
 8007f94:	f006 f8de 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
}
 8007f98:	bf00      	nop
 8007f9a:	3708      	adds	r7, #8
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2200      	movs	r2, #0
 8007fac:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8007fae:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8007fb2:	f006 f8cf 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
}
 8007fb6:	bf00      	nop
 8007fb8:	3708      	adds	r7, #8
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b084      	sub	sp, #16
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6078      	str	r0, [r7, #4]
 8007fc6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007fd4:	d103      	bne.n	8007fde <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	691b      	ldr	r3, [r3, #16]
 8007fda:	60fb      	str	r3, [r7, #12]
 8007fdc:	e00c      	b.n	8007ff8 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	3308      	adds	r3, #8
 8007fe2:	60fb      	str	r3, [r7, #12]
 8007fe4:	e002      	b.n	8007fec <vListInsert+0x2e>
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	60fb      	str	r3, [r7, #12]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	68ba      	ldr	r2, [r7, #8]
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d2f6      	bcs.n	8007fe6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	685a      	ldr	r2, [r3, #4]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	683a      	ldr	r2, [r7, #0]
 8008006:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	683a      	ldr	r2, [r7, #0]
 8008012:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	687a      	ldr	r2, [r7, #4]
 8008018:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	1c5a      	adds	r2, r3, #1
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8008024:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8008028:	f006 f894 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
}
 800802c:	bf00      	nop
 800802e:	3710      	adds	r7, #16
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}

08008034 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	687a      	ldr	r2, [r7, #4]
 8008048:	6892      	ldr	r2, [r2, #8]
 800804a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	689b      	ldr	r3, [r3, #8]
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	6852      	ldr	r2, [r2, #4]
 8008054:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	429a      	cmp	r2, r3
 800805e:	d103      	bne.n	8008068 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	689a      	ldr	r2, [r3, #8]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	1e5a      	subs	r2, r3, #1
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4619      	mov	r1, r3
 800807e:	f240 101d 	movw	r0, #285	@ 0x11d
 8008082:	f006 f8a3 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
}
 800808a:	4618      	mov	r0, r3
 800808c:	3710      	adds	r7, #16
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
	...

08008094 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b086      	sub	sp, #24
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800809e:	2301      	movs	r3, #1
 80080a0:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d10b      	bne.n	80080c4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80080ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b0:	f383 8811 	msr	BASEPRI, r3
 80080b4:	f3bf 8f6f 	isb	sy
 80080b8:	f3bf 8f4f 	dsb	sy
 80080bc:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80080be:	bf00      	nop
 80080c0:	bf00      	nop
 80080c2:	e7fd      	b.n	80080c0 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d05d      	beq.n	8008186 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d059      	beq.n	8008186 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080da:	2100      	movs	r1, #0
 80080dc:	fba3 2302 	umull	r2, r3, r3, r2
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d000      	beq.n	80080e6 <xQueueGenericReset+0x52>
 80080e4:	2101      	movs	r1, #1
 80080e6:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d14c      	bne.n	8008186 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80080ec:	f003 f93a 	bl	800b364 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080f8:	6939      	ldr	r1, [r7, #16]
 80080fa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80080fc:	fb01 f303 	mul.w	r3, r1, r3
 8008100:	441a      	add	r2, r3
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	2200      	movs	r2, #0
 800810a:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800811c:	3b01      	subs	r3, #1
 800811e:	6939      	ldr	r1, [r7, #16]
 8008120:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008122:	fb01 f303 	mul.w	r3, r1, r3
 8008126:	441a      	add	r2, r3
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	22ff      	movs	r2, #255	@ 0xff
 8008130:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	22ff      	movs	r2, #255	@ 0xff
 8008138:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d114      	bne.n	800816c <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	691b      	ldr	r3, [r3, #16]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d01a      	beq.n	8008180 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	3310      	adds	r3, #16
 800814e:	4618      	mov	r0, r3
 8008150:	f001 fe0e 	bl	8009d70 <xTaskRemoveFromEventList>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d012      	beq.n	8008180 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800815a:	4b18      	ldr	r3, [pc, #96]	@ (80081bc <xQueueGenericReset+0x128>)
 800815c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008160:	601a      	str	r2, [r3, #0]
 8008162:	f3bf 8f4f 	dsb	sy
 8008166:	f3bf 8f6f 	isb	sy
 800816a:	e009      	b.n	8008180 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	3310      	adds	r3, #16
 8008170:	4618      	mov	r0, r3
 8008172:	f7ff fef3 	bl	8007f5c <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	3324      	adds	r3, #36	@ 0x24
 800817a:	4618      	mov	r0, r3
 800817c:	f7ff feee 	bl	8007f5c <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8008180:	f003 f922 	bl	800b3c8 <vPortExitCritical>
 8008184:	e001      	b.n	800818a <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8008186:	2300      	movs	r3, #0
 8008188:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d10b      	bne.n	80081a8 <xQueueGenericReset+0x114>
    __asm volatile
 8008190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008194:	f383 8811 	msr	BASEPRI, r3
 8008198:	f3bf 8f6f 	isb	sy
 800819c:	f3bf 8f4f 	dsb	sy
 80081a0:	60bb      	str	r3, [r7, #8]
}
 80081a2:	bf00      	nop
 80081a4:	bf00      	nop
 80081a6:	e7fd      	b.n	80081a4 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	4619      	mov	r1, r3
 80081ac:	2096      	movs	r0, #150	@ 0x96
 80081ae:	f006 f80d 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80081b2:	697b      	ldr	r3, [r7, #20]
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3718      	adds	r7, #24
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}
 80081bc:	e000ed04 	.word	0xe000ed04

080081c0 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b08c      	sub	sp, #48	@ 0x30
 80081c4:	af02      	add	r7, sp, #8
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]
 80081cc:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80081ce:	2300      	movs	r3, #0
 80081d0:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d10b      	bne.n	80081f0 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 80081d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081dc:	f383 8811 	msr	BASEPRI, r3
 80081e0:	f3bf 8f6f 	isb	sy
 80081e4:	f3bf 8f4f 	dsb	sy
 80081e8:	623b      	str	r3, [r7, #32]
}
 80081ea:	bf00      	nop
 80081ec:	bf00      	nop
 80081ee:	e7fd      	b.n	80081ec <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d031      	beq.n	800825a <xQueueGenericCreateStatic+0x9a>
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d02e      	beq.n	800825a <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d002      	beq.n	8008208 <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d028      	beq.n	800825a <xQueueGenericCreateStatic+0x9a>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d102      	bne.n	8008214 <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d122      	bne.n	800825a <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8008214:	2350      	movs	r3, #80	@ 0x50
 8008216:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	2b50      	cmp	r3, #80	@ 0x50
 800821c:	d00b      	beq.n	8008236 <xQueueGenericCreateStatic+0x76>
    __asm volatile
 800821e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008222:	f383 8811 	msr	BASEPRI, r3
 8008226:	f3bf 8f6f 	isb	sy
 800822a:	f3bf 8f4f 	dsb	sy
 800822e:	61fb      	str	r3, [r7, #28]
}
 8008230:	bf00      	nop
 8008232:	bf00      	nop
 8008234:	e7fd      	b.n	8008232 <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8008236:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800823c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823e:	2201      	movs	r2, #1
 8008240:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008244:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8008248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824a:	9300      	str	r3, [sp, #0]
 800824c:	4613      	mov	r3, r2
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	68b9      	ldr	r1, [r7, #8]
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f000 f87a 	bl	800834c <prvInitialiseNewQueue>
 8008258:	e00e      	b.n	8008278 <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 800825a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825c:	2b00      	cmp	r3, #0
 800825e:	d10b      	bne.n	8008278 <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8008260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008264:	f383 8811 	msr	BASEPRI, r3
 8008268:	f3bf 8f6f 	isb	sy
 800826c:	f3bf 8f4f 	dsb	sy
 8008270:	61bb      	str	r3, [r7, #24]
}
 8008272:	bf00      	nop
 8008274:	bf00      	nop
 8008276:	e7fd      	b.n	8008274 <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 8008278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827a:	4618      	mov	r0, r3
 800827c:	f006 f9b8 	bl	800e5f0 <SEGGER_SYSVIEW_ShrinkId>
 8008280:	4603      	mov	r3, r0
 8008282:	4619      	mov	r1, r3
 8008284:	2097      	movs	r0, #151	@ 0x97
 8008286:	f005 ffa1 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 800828a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800828c:	4618      	mov	r0, r3
 800828e:	3728      	adds	r7, #40	@ 0x28
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8008294:	b580      	push	{r7, lr}
 8008296:	b08a      	sub	sp, #40	@ 0x28
 8008298:	af02      	add	r7, sp, #8
 800829a:	60f8      	str	r0, [r7, #12]
 800829c:	60b9      	str	r1, [r7, #8]
 800829e:	4613      	mov	r3, r2
 80082a0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80082a2:	2300      	movs	r3, #0
 80082a4:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d032      	beq.n	8008312 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80082ac:	2100      	movs	r1, #0
 80082ae:	68ba      	ldr	r2, [r7, #8]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	fba3 2302 	umull	r2, r3, r3, r2
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d000      	beq.n	80082bc <xQueueGenericCreate+0x28>
 80082ba:	2101      	movs	r1, #1
 80082bc:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d127      	bne.n	8008312 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80082ca:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80082ce:	d820      	bhi.n	8008312 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	68ba      	ldr	r2, [r7, #8]
 80082d4:	fb02 f303 	mul.w	r3, r2, r3
 80082d8:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	3350      	adds	r3, #80	@ 0x50
 80082de:	4618      	mov	r0, r3
 80082e0:	f003 f96e 	bl	800b5c0 <pvPortMalloc>
 80082e4:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d021      	beq.n	8008330 <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80082ec:	69fb      	ldr	r3, [r7, #28]
 80082ee:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	3350      	adds	r3, #80	@ 0x50
 80082f4:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80082f6:	69fb      	ldr	r3, [r7, #28]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80082fe:	79fa      	ldrb	r2, [r7, #7]
 8008300:	69fb      	ldr	r3, [r7, #28]
 8008302:	9300      	str	r3, [sp, #0]
 8008304:	4613      	mov	r3, r2
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	68b9      	ldr	r1, [r7, #8]
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f000 f81e 	bl	800834c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8008310:	e00e      	b.n	8008330 <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d10b      	bne.n	8008330 <xQueueGenericCreate+0x9c>
    __asm volatile
 8008318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831c:	f383 8811 	msr	BASEPRI, r3
 8008320:	f3bf 8f6f 	isb	sy
 8008324:	f3bf 8f4f 	dsb	sy
 8008328:	613b      	str	r3, [r7, #16]
}
 800832a:	bf00      	nop
 800832c:	bf00      	nop
 800832e:	e7fd      	b.n	800832c <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8008330:	69fb      	ldr	r3, [r7, #28]
 8008332:	4618      	mov	r0, r3
 8008334:	f006 f95c 	bl	800e5f0 <SEGGER_SYSVIEW_ShrinkId>
 8008338:	4603      	mov	r3, r0
 800833a:	4619      	mov	r1, r3
 800833c:	2098      	movs	r0, #152	@ 0x98
 800833e:	f005 ff45 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8008342:	69fb      	ldr	r3, [r7, #28]
    }
 8008344:	4618      	mov	r0, r3
 8008346:	3720      	adds	r7, #32
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}

0800834c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b084      	sub	sp, #16
 8008350:	af00      	add	r7, sp, #0
 8008352:	60f8      	str	r0, [r7, #12]
 8008354:	60b9      	str	r1, [r7, #8]
 8008356:	607a      	str	r2, [r7, #4]
 8008358:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d103      	bne.n	8008368 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008360:	69bb      	ldr	r3, [r7, #24]
 8008362:	69ba      	ldr	r2, [r7, #24]
 8008364:	601a      	str	r2, [r3, #0]
 8008366:	e002      	b.n	800836e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008368:	69bb      	ldr	r3, [r7, #24]
 800836a:	687a      	ldr	r2, [r7, #4]
 800836c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800836e:	69bb      	ldr	r3, [r7, #24]
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8008374:	69bb      	ldr	r3, [r7, #24]
 8008376:	68ba      	ldr	r2, [r7, #8]
 8008378:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800837a:	2101      	movs	r1, #1
 800837c:	69b8      	ldr	r0, [r7, #24]
 800837e:	f7ff fe89 	bl	8008094 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8008382:	69bb      	ldr	r3, [r7, #24]
 8008384:	78fa      	ldrb	r2, [r7, #3]
 8008386:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800838a:	bf00      	nop
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8008392:	b580      	push	{r7, lr}
 8008394:	b082      	sub	sp, #8
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d00e      	beq.n	80083be <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2200      	movs	r2, #0
 80083a4:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80083b2:	2300      	movs	r3, #0
 80083b4:	2200      	movs	r2, #0
 80083b6:	2100      	movs	r1, #0
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f000 f825 	bl	8008408 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 80083be:	bf00      	nop
 80083c0:	3708      	adds	r7, #8
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b086      	sub	sp, #24
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	4603      	mov	r3, r0
 80083ce:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80083d0:	2301      	movs	r3, #1
 80083d2:	617b      	str	r3, [r7, #20]
 80083d4:	2300      	movs	r3, #0
 80083d6:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80083d8:	79fb      	ldrb	r3, [r7, #7]
 80083da:	461a      	mov	r2, r3
 80083dc:	6939      	ldr	r1, [r7, #16]
 80083de:	6978      	ldr	r0, [r7, #20]
 80083e0:	f7ff ff58 	bl	8008294 <xQueueGenericCreate>
 80083e4:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f7ff ffd3 	bl	8008392 <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f006 f8fe 	bl	800e5f0 <SEGGER_SYSVIEW_ShrinkId>
 80083f4:	4603      	mov	r3, r0
 80083f6:	4619      	mov	r1, r3
 80083f8:	2099      	movs	r0, #153	@ 0x99
 80083fa:	f005 fee7 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xNewQueue;
 80083fe:	68fb      	ldr	r3, [r7, #12]
    }
 8008400:	4618      	mov	r0, r3
 8008402:	3718      	adds	r7, #24
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}

08008408 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b08e      	sub	sp, #56	@ 0x38
 800840c:	af00      	add	r7, sp, #0
 800840e:	60f8      	str	r0, [r7, #12]
 8008410:	60b9      	str	r1, [r7, #8]
 8008412:	607a      	str	r2, [r7, #4]
 8008414:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008416:	2300      	movs	r3, #0
 8008418:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 800841e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008420:	2b00      	cmp	r3, #0
 8008422:	d10b      	bne.n	800843c <xQueueGenericSend+0x34>
    __asm volatile
 8008424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008428:	f383 8811 	msr	BASEPRI, r3
 800842c:	f3bf 8f6f 	isb	sy
 8008430:	f3bf 8f4f 	dsb	sy
 8008434:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008436:	bf00      	nop
 8008438:	bf00      	nop
 800843a:	e7fd      	b.n	8008438 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d103      	bne.n	800844a <xQueueGenericSend+0x42>
 8008442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008446:	2b00      	cmp	r3, #0
 8008448:	d101      	bne.n	800844e <xQueueGenericSend+0x46>
 800844a:	2301      	movs	r3, #1
 800844c:	e000      	b.n	8008450 <xQueueGenericSend+0x48>
 800844e:	2300      	movs	r3, #0
 8008450:	2b00      	cmp	r3, #0
 8008452:	d10b      	bne.n	800846c <xQueueGenericSend+0x64>
    __asm volatile
 8008454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008458:	f383 8811 	msr	BASEPRI, r3
 800845c:	f3bf 8f6f 	isb	sy
 8008460:	f3bf 8f4f 	dsb	sy
 8008464:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008466:	bf00      	nop
 8008468:	bf00      	nop
 800846a:	e7fd      	b.n	8008468 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	2b02      	cmp	r3, #2
 8008470:	d103      	bne.n	800847a <xQueueGenericSend+0x72>
 8008472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008476:	2b01      	cmp	r3, #1
 8008478:	d101      	bne.n	800847e <xQueueGenericSend+0x76>
 800847a:	2301      	movs	r3, #1
 800847c:	e000      	b.n	8008480 <xQueueGenericSend+0x78>
 800847e:	2300      	movs	r3, #0
 8008480:	2b00      	cmp	r3, #0
 8008482:	d10b      	bne.n	800849c <xQueueGenericSend+0x94>
    __asm volatile
 8008484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008488:	f383 8811 	msr	BASEPRI, r3
 800848c:	f3bf 8f6f 	isb	sy
 8008490:	f3bf 8f4f 	dsb	sy
 8008494:	623b      	str	r3, [r7, #32]
}
 8008496:	bf00      	nop
 8008498:	bf00      	nop
 800849a:	e7fd      	b.n	8008498 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800849c:	f001 feb2 	bl	800a204 <xTaskGetSchedulerState>
 80084a0:	4603      	mov	r3, r0
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d102      	bne.n	80084ac <xQueueGenericSend+0xa4>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d101      	bne.n	80084b0 <xQueueGenericSend+0xa8>
 80084ac:	2301      	movs	r3, #1
 80084ae:	e000      	b.n	80084b2 <xQueueGenericSend+0xaa>
 80084b0:	2300      	movs	r3, #0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d10b      	bne.n	80084ce <xQueueGenericSend+0xc6>
    __asm volatile
 80084b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ba:	f383 8811 	msr	BASEPRI, r3
 80084be:	f3bf 8f6f 	isb	sy
 80084c2:	f3bf 8f4f 	dsb	sy
 80084c6:	61fb      	str	r3, [r7, #28]
}
 80084c8:	bf00      	nop
 80084ca:	bf00      	nop
 80084cc:	e7fd      	b.n	80084ca <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80084ce:	f002 ff49 	bl	800b364 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80084d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084da:	429a      	cmp	r2, r3
 80084dc:	d302      	bcc.n	80084e4 <xQueueGenericSend+0xdc>
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	2b02      	cmp	r3, #2
 80084e2:	d12d      	bne.n	8008540 <xQueueGenericSend+0x138>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80084e4:	683a      	ldr	r2, [r7, #0]
 80084e6:	68b9      	ldr	r1, [r7, #8]
 80084e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80084ea:	f000 fbc2 	bl	8008c72 <prvCopyDataToQueue>
 80084ee:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80084f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d010      	beq.n	800851a <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fa:	3324      	adds	r3, #36	@ 0x24
 80084fc:	4618      	mov	r0, r3
 80084fe:	f001 fc37 	bl	8009d70 <xTaskRemoveFromEventList>
 8008502:	4603      	mov	r3, r0
 8008504:	2b00      	cmp	r3, #0
 8008506:	d013      	beq.n	8008530 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8008508:	4b45      	ldr	r3, [pc, #276]	@ (8008620 <xQueueGenericSend+0x218>)
 800850a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800850e:	601a      	str	r2, [r3, #0]
 8008510:	f3bf 8f4f 	dsb	sy
 8008514:	f3bf 8f6f 	isb	sy
 8008518:	e00a      	b.n	8008530 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800851a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800851c:	2b00      	cmp	r3, #0
 800851e:	d007      	beq.n	8008530 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8008520:	4b3f      	ldr	r3, [pc, #252]	@ (8008620 <xQueueGenericSend+0x218>)
 8008522:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008526:	601a      	str	r2, [r3, #0]
 8008528:	f3bf 8f4f 	dsb	sy
 800852c:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8008530:	f002 ff4a 	bl	800b3c8 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );
 8008534:	2101      	movs	r1, #1
 8008536:	20a1      	movs	r0, #161	@ 0xa1
 8008538:	f005 fe48 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 800853c:	2301      	movs	r3, #1
 800853e:	e06b      	b.n	8008618 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d107      	bne.n	8008556 <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8008546:	f002 ff3f 	bl	800b3c8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 800854a:	2100      	movs	r1, #0
 800854c:	20a1      	movs	r0, #161	@ 0xa1
 800854e:	f005 fe3d 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_FULL;
 8008552:	2300      	movs	r3, #0
 8008554:	e060      	b.n	8008618 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 8008556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008558:	2b00      	cmp	r3, #0
 800855a:	d106      	bne.n	800856a <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800855c:	f107 0314 	add.w	r3, r7, #20
 8008560:	4618      	mov	r0, r3
 8008562:	f001 fce7 	bl	8009f34 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8008566:	2301      	movs	r3, #1
 8008568:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800856a:	f002 ff2d 	bl	800b3c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800856e:	f001 f8bb 	bl	80096e8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8008572:	f002 fef7 	bl	800b364 <vPortEnterCritical>
 8008576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008578:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800857c:	b25b      	sxtb	r3, r3
 800857e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008582:	d103      	bne.n	800858c <xQueueGenericSend+0x184>
 8008584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008586:	2200      	movs	r2, #0
 8008588:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800858c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008592:	b25b      	sxtb	r3, r3
 8008594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008598:	d103      	bne.n	80085a2 <xQueueGenericSend+0x19a>
 800859a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800859c:	2200      	movs	r2, #0
 800859e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80085a2:	f002 ff11 	bl	800b3c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80085a6:	1d3a      	adds	r2, r7, #4
 80085a8:	f107 0314 	add.w	r3, r7, #20
 80085ac:	4611      	mov	r1, r2
 80085ae:	4618      	mov	r0, r3
 80085b0:	f001 fcd8 	bl	8009f64 <xTaskCheckForTimeOut>
 80085b4:	4603      	mov	r3, r0
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d124      	bne.n	8008604 <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80085ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80085bc:	f000 fc51 	bl	8008e62 <prvIsQueueFull>
 80085c0:	4603      	mov	r3, r0
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d018      	beq.n	80085f8 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	3310      	adds	r3, #16
 80085ca:	687a      	ldr	r2, [r7, #4]
 80085cc:	4611      	mov	r1, r2
 80085ce:	4618      	mov	r0, r3
 80085d0:	f001 fb5c 	bl	8009c8c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80085d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80085d6:	f000 fbdc 	bl	8008d92 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80085da:	f001 f893 	bl	8009704 <xTaskResumeAll>
 80085de:	4603      	mov	r3, r0
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	f47f af74 	bne.w	80084ce <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 80085e6:	4b0e      	ldr	r3, [pc, #56]	@ (8008620 <xQueueGenericSend+0x218>)
 80085e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085ec:	601a      	str	r2, [r3, #0]
 80085ee:	f3bf 8f4f 	dsb	sy
 80085f2:	f3bf 8f6f 	isb	sy
 80085f6:	e76a      	b.n	80084ce <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80085f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80085fa:	f000 fbca 	bl	8008d92 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80085fe:	f001 f881 	bl	8009704 <xTaskResumeAll>
 8008602:	e764      	b.n	80084ce <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8008604:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008606:	f000 fbc4 	bl	8008d92 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800860a:	f001 f87b 	bl	8009704 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 800860e:	2100      	movs	r1, #0
 8008610:	20a1      	movs	r0, #161	@ 0xa1
 8008612:	f005 fddb 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

            return errQUEUE_FULL;
 8008616:	2300      	movs	r3, #0
        }
    }
}
 8008618:	4618      	mov	r0, r3
 800861a:	3738      	adds	r7, #56	@ 0x38
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}
 8008620:	e000ed04 	.word	0xe000ed04

08008624 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b08c      	sub	sp, #48	@ 0x30
 8008628:	af00      	add	r7, sp, #0
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	60b9      	str	r1, [r7, #8]
 800862e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8008630:	2300      	movs	r3, #0
 8008632:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8008638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863a:	2b00      	cmp	r3, #0
 800863c:	d10b      	bne.n	8008656 <xQueueReceive+0x32>
    __asm volatile
 800863e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008642:	f383 8811 	msr	BASEPRI, r3
 8008646:	f3bf 8f6f 	isb	sy
 800864a:	f3bf 8f4f 	dsb	sy
 800864e:	623b      	str	r3, [r7, #32]
}
 8008650:	bf00      	nop
 8008652:	bf00      	nop
 8008654:	e7fd      	b.n	8008652 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d103      	bne.n	8008664 <xQueueReceive+0x40>
 800865c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800865e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008660:	2b00      	cmp	r3, #0
 8008662:	d101      	bne.n	8008668 <xQueueReceive+0x44>
 8008664:	2301      	movs	r3, #1
 8008666:	e000      	b.n	800866a <xQueueReceive+0x46>
 8008668:	2300      	movs	r3, #0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d10b      	bne.n	8008686 <xQueueReceive+0x62>
    __asm volatile
 800866e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008672:	f383 8811 	msr	BASEPRI, r3
 8008676:	f3bf 8f6f 	isb	sy
 800867a:	f3bf 8f4f 	dsb	sy
 800867e:	61fb      	str	r3, [r7, #28]
}
 8008680:	bf00      	nop
 8008682:	bf00      	nop
 8008684:	e7fd      	b.n	8008682 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008686:	f001 fdbd 	bl	800a204 <xTaskGetSchedulerState>
 800868a:	4603      	mov	r3, r0
 800868c:	2b00      	cmp	r3, #0
 800868e:	d102      	bne.n	8008696 <xQueueReceive+0x72>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d101      	bne.n	800869a <xQueueReceive+0x76>
 8008696:	2301      	movs	r3, #1
 8008698:	e000      	b.n	800869c <xQueueReceive+0x78>
 800869a:	2300      	movs	r3, #0
 800869c:	2b00      	cmp	r3, #0
 800869e:	d10b      	bne.n	80086b8 <xQueueReceive+0x94>
    __asm volatile
 80086a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a4:	f383 8811 	msr	BASEPRI, r3
 80086a8:	f3bf 8f6f 	isb	sy
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	61bb      	str	r3, [r7, #24]
}
 80086b2:	bf00      	nop
 80086b4:	bf00      	nop
 80086b6:	e7fd      	b.n	80086b4 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80086b8:	f002 fe54 	bl	800b364 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086c0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80086c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d023      	beq.n	8008710 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80086c8:	68b9      	ldr	r1, [r7, #8]
 80086ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80086cc:	f000 fb3b 	bl	8008d46 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80086d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d2:	1e5a      	subs	r2, r3, #1
 80086d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d00f      	beq.n	8008700 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e2:	3310      	adds	r3, #16
 80086e4:	4618      	mov	r0, r3
 80086e6:	f001 fb43 	bl	8009d70 <xTaskRemoveFromEventList>
 80086ea:	4603      	mov	r3, r0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d007      	beq.n	8008700 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80086f0:	4b42      	ldr	r3, [pc, #264]	@ (80087fc <xQueueReceive+0x1d8>)
 80086f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086f6:	601a      	str	r2, [r3, #0]
 80086f8:	f3bf 8f4f 	dsb	sy
 80086fc:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8008700:	f002 fe62 	bl	800b3c8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 8008704:	2101      	movs	r1, #1
 8008706:	20a4      	movs	r0, #164	@ 0xa4
 8008708:	f005 fd60 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 800870c:	2301      	movs	r3, #1
 800870e:	e071      	b.n	80087f4 <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d107      	bne.n	8008726 <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8008716:	f002 fe57 	bl	800b3c8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 800871a:	2100      	movs	r1, #0
 800871c:	20a4      	movs	r0, #164	@ 0xa4
 800871e:	f005 fd55 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 8008722:	2300      	movs	r3, #0
 8008724:	e066      	b.n	80087f4 <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8008726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008728:	2b00      	cmp	r3, #0
 800872a:	d106      	bne.n	800873a <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800872c:	f107 0310 	add.w	r3, r7, #16
 8008730:	4618      	mov	r0, r3
 8008732:	f001 fbff 	bl	8009f34 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8008736:	2301      	movs	r3, #1
 8008738:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800873a:	f002 fe45 	bl	800b3c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800873e:	f000 ffd3 	bl	80096e8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8008742:	f002 fe0f 	bl	800b364 <vPortEnterCritical>
 8008746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008748:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800874c:	b25b      	sxtb	r3, r3
 800874e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008752:	d103      	bne.n	800875c <xQueueReceive+0x138>
 8008754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008756:	2200      	movs	r2, #0
 8008758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800875c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008762:	b25b      	sxtb	r3, r3
 8008764:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008768:	d103      	bne.n	8008772 <xQueueReceive+0x14e>
 800876a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876c:	2200      	movs	r2, #0
 800876e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008772:	f002 fe29 	bl	800b3c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008776:	1d3a      	adds	r2, r7, #4
 8008778:	f107 0310 	add.w	r3, r7, #16
 800877c:	4611      	mov	r1, r2
 800877e:	4618      	mov	r0, r3
 8008780:	f001 fbf0 	bl	8009f64 <xTaskCheckForTimeOut>
 8008784:	4603      	mov	r3, r0
 8008786:	2b00      	cmp	r3, #0
 8008788:	d123      	bne.n	80087d2 <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800878a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800878c:	f000 fb53 	bl	8008e36 <prvIsQueueEmpty>
 8008790:	4603      	mov	r3, r0
 8008792:	2b00      	cmp	r3, #0
 8008794:	d017      	beq.n	80087c6 <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008798:	3324      	adds	r3, #36	@ 0x24
 800879a:	687a      	ldr	r2, [r7, #4]
 800879c:	4611      	mov	r1, r2
 800879e:	4618      	mov	r0, r3
 80087a0:	f001 fa74 	bl	8009c8c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80087a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087a6:	f000 faf4 	bl	8008d92 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80087aa:	f000 ffab 	bl	8009704 <xTaskResumeAll>
 80087ae:	4603      	mov	r3, r0
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d181      	bne.n	80086b8 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 80087b4:	4b11      	ldr	r3, [pc, #68]	@ (80087fc <xQueueReceive+0x1d8>)
 80087b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087ba:	601a      	str	r2, [r3, #0]
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	f3bf 8f6f 	isb	sy
 80087c4:	e778      	b.n	80086b8 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80087c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087c8:	f000 fae3 	bl	8008d92 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80087cc:	f000 ff9a 	bl	8009704 <xTaskResumeAll>
 80087d0:	e772      	b.n	80086b8 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80087d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087d4:	f000 fadd 	bl	8008d92 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80087d8:	f000 ff94 	bl	8009704 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80087dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087de:	f000 fb2a 	bl	8008e36 <prvIsQueueEmpty>
 80087e2:	4603      	mov	r3, r0
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	f43f af67 	beq.w	80086b8 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80087ea:	2100      	movs	r1, #0
 80087ec:	20a4      	movs	r0, #164	@ 0xa4
 80087ee:	f005 fced 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80087f2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3730      	adds	r7, #48	@ 0x30
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}
 80087fc:	e000ed04 	.word	0xe000ed04

08008800 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b08c      	sub	sp, #48	@ 0x30
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 800880a:	2300      	movs	r3, #0
 800880c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8008812:	2300      	movs	r3, #0
 8008814:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8008816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008818:	2b00      	cmp	r3, #0
 800881a:	d10b      	bne.n	8008834 <xQueueSemaphoreTake+0x34>
    __asm volatile
 800881c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008820:	f383 8811 	msr	BASEPRI, r3
 8008824:	f3bf 8f6f 	isb	sy
 8008828:	f3bf 8f4f 	dsb	sy
 800882c:	61bb      	str	r3, [r7, #24]
}
 800882e:	bf00      	nop
 8008830:	bf00      	nop
 8008832:	e7fd      	b.n	8008830 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8008834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00b      	beq.n	8008854 <xQueueSemaphoreTake+0x54>
    __asm volatile
 800883c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008840:	f383 8811 	msr	BASEPRI, r3
 8008844:	f3bf 8f6f 	isb	sy
 8008848:	f3bf 8f4f 	dsb	sy
 800884c:	617b      	str	r3, [r7, #20]
}
 800884e:	bf00      	nop
 8008850:	bf00      	nop
 8008852:	e7fd      	b.n	8008850 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008854:	f001 fcd6 	bl	800a204 <xTaskGetSchedulerState>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d102      	bne.n	8008864 <xQueueSemaphoreTake+0x64>
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d101      	bne.n	8008868 <xQueueSemaphoreTake+0x68>
 8008864:	2301      	movs	r3, #1
 8008866:	e000      	b.n	800886a <xQueueSemaphoreTake+0x6a>
 8008868:	2300      	movs	r3, #0
 800886a:	2b00      	cmp	r3, #0
 800886c:	d10b      	bne.n	8008886 <xQueueSemaphoreTake+0x86>
    __asm volatile
 800886e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008872:	f383 8811 	msr	BASEPRI, r3
 8008876:	f3bf 8f6f 	isb	sy
 800887a:	f3bf 8f4f 	dsb	sy
 800887e:	613b      	str	r3, [r7, #16]
}
 8008880:	bf00      	nop
 8008882:	bf00      	nop
 8008884:	e7fd      	b.n	8008882 <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8008886:	f002 fd6d 	bl	800b364 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800888a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800888c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800888e:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008890:	6a3b      	ldr	r3, [r7, #32]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d028      	beq.n	80088e8 <xQueueSemaphoreTake+0xe8>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8008896:	6a3b      	ldr	r3, [r7, #32]
 8008898:	1e5a      	subs	r2, r3, #1
 800889a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800889c:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800889e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d104      	bne.n	80088b0 <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80088a6:	f001 fec5 	bl	800a634 <pvTaskIncrementMutexHeldCount>
 80088aa:	4602      	mov	r2, r0
 80088ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ae:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b2:	691b      	ldr	r3, [r3, #16]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00f      	beq.n	80088d8 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ba:	3310      	adds	r3, #16
 80088bc:	4618      	mov	r0, r3
 80088be:	f001 fa57 	bl	8009d70 <xTaskRemoveFromEventList>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d007      	beq.n	80088d8 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80088c8:	4b52      	ldr	r3, [pc, #328]	@ (8008a14 <xQueueSemaphoreTake+0x214>)
 80088ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088ce:	601a      	str	r2, [r3, #0]
 80088d0:	f3bf 8f4f 	dsb	sy
 80088d4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80088d8:	f002 fd76 	bl	800b3c8 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );
 80088dc:	2101      	movs	r1, #1
 80088de:	20a5      	movs	r0, #165	@ 0xa5
 80088e0:	f005 fc74 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80088e4:	2301      	movs	r3, #1
 80088e6:	e091      	b.n	8008a0c <xQueueSemaphoreTake+0x20c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d107      	bne.n	80088fe <xQueueSemaphoreTake+0xfe>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 80088ee:	f002 fd6b 	bl	800b3c8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 80088f2:	2100      	movs	r1, #0
 80088f4:	20a5      	movs	r0, #165	@ 0xa5
 80088f6:	f005 fc69 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80088fa:	2300      	movs	r3, #0
 80088fc:	e086      	b.n	8008a0c <xQueueSemaphoreTake+0x20c>
                }
                else if( xEntryTimeSet == pdFALSE )
 80088fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008900:	2b00      	cmp	r3, #0
 8008902:	d106      	bne.n	8008912 <xQueueSemaphoreTake+0x112>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8008904:	f107 0308 	add.w	r3, r7, #8
 8008908:	4618      	mov	r0, r3
 800890a:	f001 fb13 	bl	8009f34 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800890e:	2301      	movs	r3, #1
 8008910:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8008912:	f002 fd59 	bl	800b3c8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8008916:	f000 fee7 	bl	80096e8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800891a:	f002 fd23 	bl	800b364 <vPortEnterCritical>
 800891e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008920:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008924:	b25b      	sxtb	r3, r3
 8008926:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800892a:	d103      	bne.n	8008934 <xQueueSemaphoreTake+0x134>
 800892c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800892e:	2200      	movs	r2, #0
 8008930:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008936:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800893a:	b25b      	sxtb	r3, r3
 800893c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008940:	d103      	bne.n	800894a <xQueueSemaphoreTake+0x14a>
 8008942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008944:	2200      	movs	r2, #0
 8008946:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800894a:	f002 fd3d 	bl	800b3c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800894e:	463a      	mov	r2, r7
 8008950:	f107 0308 	add.w	r3, r7, #8
 8008954:	4611      	mov	r1, r2
 8008956:	4618      	mov	r0, r3
 8008958:	f001 fb04 	bl	8009f64 <xTaskCheckForTimeOut>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d132      	bne.n	80089c8 <xQueueSemaphoreTake+0x1c8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008962:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008964:	f000 fa67 	bl	8008e36 <prvIsQueueEmpty>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d026      	beq.n	80089bc <xQueueSemaphoreTake+0x1bc>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800896e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d109      	bne.n	800898a <xQueueSemaphoreTake+0x18a>
                    {
                        taskENTER_CRITICAL();
 8008976:	f002 fcf5 	bl	800b364 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800897a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	4618      	mov	r0, r3
 8008980:	f001 fc62 	bl	800a248 <xTaskPriorityInherit>
 8008984:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8008986:	f002 fd1f 	bl	800b3c8 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800898a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800898c:	3324      	adds	r3, #36	@ 0x24
 800898e:	683a      	ldr	r2, [r7, #0]
 8008990:	4611      	mov	r1, r2
 8008992:	4618      	mov	r0, r3
 8008994:	f001 f97a 	bl	8009c8c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8008998:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800899a:	f000 f9fa 	bl	8008d92 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800899e:	f000 feb1 	bl	8009704 <xTaskResumeAll>
 80089a2:	4603      	mov	r3, r0
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	f47f af6e 	bne.w	8008886 <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 80089aa:	4b1a      	ldr	r3, [pc, #104]	@ (8008a14 <xQueueSemaphoreTake+0x214>)
 80089ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089b0:	601a      	str	r2, [r3, #0]
 80089b2:	f3bf 8f4f 	dsb	sy
 80089b6:	f3bf 8f6f 	isb	sy
 80089ba:	e764      	b.n	8008886 <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 80089bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80089be:	f000 f9e8 	bl	8008d92 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80089c2:	f000 fe9f 	bl	8009704 <xTaskResumeAll>
 80089c6:	e75e      	b.n	8008886 <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 80089c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80089ca:	f000 f9e2 	bl	8008d92 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80089ce:	f000 fe99 	bl	8009704 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80089d4:	f000 fa2f 	bl	8008e36 <prvIsQueueEmpty>
 80089d8:	4603      	mov	r3, r0
 80089da:	2b00      	cmp	r3, #0
 80089dc:	f43f af53 	beq.w	8008886 <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 80089e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d00d      	beq.n	8008a02 <xQueueSemaphoreTake+0x202>
                    {
                        taskENTER_CRITICAL();
 80089e6:	f002 fcbd 	bl	800b364 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80089ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80089ec:	f000 f929 	bl	8008c42 <prvGetDisinheritPriorityAfterTimeout>
 80089f0:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80089f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	69f9      	ldr	r1, [r7, #28]
 80089f8:	4618      	mov	r0, r3
 80089fa:	f001 fd65 	bl	800a4c8 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 80089fe:	f002 fce3 	bl	800b3c8 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 8008a02:	2100      	movs	r1, #0
 8008a04:	20a5      	movs	r0, #165	@ 0xa5
 8008a06:	f005 fbe1 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8008a0a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3730      	adds	r7, #48	@ 0x30
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}
 8008a14:	e000ed04 	.word	0xe000ed04

08008a18 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue,
                       void * const pvBuffer,
                       TickType_t xTicksToWait )
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b08e      	sub	sp, #56	@ 0x38
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8008a24:	2300      	movs	r3, #0
 8008a26:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    int8_t * pcOriginalReadPosition;
    Queue_t * const pxQueue = xQueue;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueuePeek( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8008a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d10b      	bne.n	8008a4a <xQueuePeek+0x32>
    __asm volatile
 8008a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a36:	f383 8811 	msr	BASEPRI, r3
 8008a3a:	f3bf 8f6f 	isb	sy
 8008a3e:	f3bf 8f4f 	dsb	sy
 8008a42:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008a44:	bf00      	nop
 8008a46:	bf00      	nop
 8008a48:	e7fd      	b.n	8008a46 <xQueuePeek+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer. */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d103      	bne.n	8008a58 <xQueuePeek+0x40>
 8008a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d101      	bne.n	8008a5c <xQueuePeek+0x44>
 8008a58:	2301      	movs	r3, #1
 8008a5a:	e000      	b.n	8008a5e <xQueuePeek+0x46>
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d10b      	bne.n	8008a7a <xQueuePeek+0x62>
    __asm volatile
 8008a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a66:	f383 8811 	msr	BASEPRI, r3
 8008a6a:	f3bf 8f6f 	isb	sy
 8008a6e:	f3bf 8f4f 	dsb	sy
 8008a72:	623b      	str	r3, [r7, #32]
}
 8008a74:	bf00      	nop
 8008a76:	bf00      	nop
 8008a78:	e7fd      	b.n	8008a76 <xQueuePeek+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a7a:	f001 fbc3 	bl	800a204 <xTaskGetSchedulerState>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d102      	bne.n	8008a8a <xQueuePeek+0x72>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d101      	bne.n	8008a8e <xQueuePeek+0x76>
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	e000      	b.n	8008a90 <xQueuePeek+0x78>
 8008a8e:	2300      	movs	r3, #0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d10b      	bne.n	8008aac <xQueuePeek+0x94>
    __asm volatile
 8008a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a98:	f383 8811 	msr	BASEPRI, r3
 8008a9c:	f3bf 8f6f 	isb	sy
 8008aa0:	f3bf 8f4f 	dsb	sy
 8008aa4:	61fb      	str	r3, [r7, #28]
}
 8008aa6:	bf00      	nop
 8008aa8:	bf00      	nop
 8008aaa:	e7fd      	b.n	8008aa8 <xQueuePeek+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8008aac:	f002 fc5a 	bl	800b364 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d025      	beq.n	8008b08 <xQueuePeek+0xf0>
            {
                /* Remember the read position so it can be reset after the data
                 * is read from the queue as this function is only peeking the
                 * data, not removing it. */
                pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8008abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abe:	68db      	ldr	r3, [r3, #12]
 8008ac0:	62bb      	str	r3, [r7, #40]	@ 0x28

                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008ac2:	68b9      	ldr	r1, [r7, #8]
 8008ac4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ac6:	f000 f93e 	bl	8008d46 <prvCopyDataFromQueue>
                traceQUEUE_PEEK( pxQueue );

                /* The data is not being removed, so reset the read pointer. */
                pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8008aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008acc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ace:	60da      	str	r2, [r3, #12]

                /* The data is being left in the queue, so see if there are
                 * any other tasks waiting for the data. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d00f      	beq.n	8008af8 <xQueuePeek+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ada:	3324      	adds	r3, #36	@ 0x24
 8008adc:	4618      	mov	r0, r3
 8008ade:	f001 f947 	bl	8009d70 <xTaskRemoveFromEventList>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d007      	beq.n	8008af8 <xQueuePeek+0xe0>
                    {
                        /* The task waiting has a higher priority than this task. */
                        queueYIELD_IF_USING_PREEMPTION();
 8008ae8:	4b43      	ldr	r3, [pc, #268]	@ (8008bf8 <xQueuePeek+0x1e0>)
 8008aea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aee:	601a      	str	r2, [r3, #0]
 8008af0:	f3bf 8f4f 	dsb	sy
 8008af4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8008af8:	f002 fc66 	bl	800b3c8 <vPortExitCritical>

                traceRETURN_xQueuePeek( pdPASS );
 8008afc:	2101      	movs	r1, #1
 8008afe:	20a6      	movs	r0, #166	@ 0xa6
 8008b00:	f005 fb64 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8008b04:	2301      	movs	r3, #1
 8008b06:	e072      	b.n	8008bee <xQueuePeek+0x1d6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d107      	bne.n	8008b1e <xQueuePeek+0x106>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8008b0e:	f002 fc5b 	bl	800b3c8 <vPortExitCritical>

                    traceQUEUE_PEEK_FAILED( pxQueue );
                    traceRETURN_xQueuePeek( errQUEUE_EMPTY );
 8008b12:	2100      	movs	r1, #0
 8008b14:	20a6      	movs	r0, #166	@ 0xa6
 8008b16:	f005 fb59 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	e067      	b.n	8008bee <xQueuePeek+0x1d6>
                }
                else if( xEntryTimeSet == pdFALSE )
 8008b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d106      	bne.n	8008b32 <xQueuePeek+0x11a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure ready to enter the blocked
                     * state. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8008b24:	f107 0314 	add.w	r3, r7, #20
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f001 fa03 	bl	8009f34 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8008b32:	f002 fc49 	bl	800b3c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now that the critical section has been exited. */

        vTaskSuspendAll();
 8008b36:	f000 fdd7 	bl	80096e8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8008b3a:	f002 fc13 	bl	800b364 <vPortEnterCritical>
 8008b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b44:	b25b      	sxtb	r3, r3
 8008b46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b4a:	d103      	bne.n	8008b54 <xQueuePeek+0x13c>
 8008b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b4e:	2200      	movs	r2, #0
 8008b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b5a:	b25b      	sxtb	r3, r3
 8008b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b60:	d103      	bne.n	8008b6a <xQueuePeek+0x152>
 8008b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b6a:	f002 fc2d 	bl	800b3c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b6e:	1d3a      	adds	r2, r7, #4
 8008b70:	f107 0314 	add.w	r3, r7, #20
 8008b74:	4611      	mov	r1, r2
 8008b76:	4618      	mov	r0, r3
 8008b78:	f001 f9f4 	bl	8009f64 <xTaskCheckForTimeOut>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d124      	bne.n	8008bcc <xQueuePeek+0x1b4>
        {
            /* Timeout has not expired yet, check to see if there is data in the
            * queue now, and if not enter the Blocked state to wait for data. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b84:	f000 f957 	bl	8008e36 <prvIsQueueEmpty>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d018      	beq.n	8008bc0 <xQueuePeek+0x1a8>
            {
                traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b90:	3324      	adds	r3, #36	@ 0x24
 8008b92:	687a      	ldr	r2, [r7, #4]
 8008b94:	4611      	mov	r1, r2
 8008b96:	4618      	mov	r0, r3
 8008b98:	f001 f878 	bl	8009c8c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8008b9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b9e:	f000 f8f8 	bl	8008d92 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8008ba2:	f000 fdaf 	bl	8009704 <xTaskResumeAll>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	f47f af7f 	bne.w	8008aac <xQueuePeek+0x94>
                {
                    taskYIELD_WITHIN_API();
 8008bae:	4b12      	ldr	r3, [pc, #72]	@ (8008bf8 <xQueuePeek+0x1e0>)
 8008bb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bb4:	601a      	str	r2, [r3, #0]
 8008bb6:	f3bf 8f4f 	dsb	sy
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	e775      	b.n	8008aac <xQueuePeek+0x94>
            }
            else
            {
                /* There is data in the queue now, so don't enter the blocked
                 * state, instead return to try and obtain the data. */
                prvUnlockQueue( pxQueue );
 8008bc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bc2:	f000 f8e6 	bl	8008d92 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8008bc6:	f000 fd9d 	bl	8009704 <xTaskResumeAll>
 8008bca:	e76f      	b.n	8008aac <xQueuePeek+0x94>
        }
        else
        {
            /* The timeout has expired.  If there is still no data in the queue
             * exit, otherwise go back and try to read the data again. */
            prvUnlockQueue( pxQueue );
 8008bcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bce:	f000 f8e0 	bl	8008d92 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8008bd2:	f000 fd97 	bl	8009704 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008bd6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bd8:	f000 f92d 	bl	8008e36 <prvIsQueueEmpty>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	f43f af64 	beq.w	8008aac <xQueuePeek+0x94>
            {
                traceQUEUE_PEEK_FAILED( pxQueue );
                traceRETURN_xQueuePeek( errQUEUE_EMPTY );
 8008be4:	2100      	movs	r1, #0
 8008be6:	20a6      	movs	r0, #166	@ 0xa6
 8008be8:	f005 faf0 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8008bec:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3738      	adds	r7, #56	@ 0x38
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	e000ed04 	.word	0xe000ed04

08008bfc <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d10b      	bne.n	8008c22 <uxQueueMessagesWaiting+0x26>
    __asm volatile
 8008c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c0e:	f383 8811 	msr	BASEPRI, r3
 8008c12:	f3bf 8f6f 	isb	sy
 8008c16:	f3bf 8f4f 	dsb	sy
 8008c1a:	60bb      	str	r3, [r7, #8]
}
 8008c1c:	bf00      	nop
 8008c1e:	bf00      	nop
 8008c20:	e7fd      	b.n	8008c1e <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8008c22:	f002 fb9f 	bl	800b364 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c2a:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8008c2c:	f002 fbcc 	bl	800b3c8 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );
 8008c30:	68f9      	ldr	r1, [r7, #12]
 8008c32:	20a9      	movs	r0, #169	@ 0xa9
 8008c34:	f005 faca 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxReturn;
 8008c38:	68fb      	ldr	r3, [r7, #12]
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3710      	adds	r7, #16
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}

08008c42 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8008c42:	b480      	push	{r7}
 8008c44:	b085      	sub	sp, #20
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d006      	beq.n	8008c60 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f1c3 0308 	rsb	r3, r3, #8
 8008c5c:	60fb      	str	r3, [r7, #12]
 8008c5e:	e001      	b.n	8008c64 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008c60:	2300      	movs	r3, #0
 8008c62:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8008c64:	68fb      	ldr	r3, [r7, #12]
    }
 8008c66:	4618      	mov	r0, r3
 8008c68:	3714      	adds	r7, #20
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr

08008c72 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b086      	sub	sp, #24
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	60f8      	str	r0, [r7, #12]
 8008c7a:	60b9      	str	r1, [r7, #8]
 8008c7c:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c86:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d10d      	bne.n	8008cac <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d14d      	bne.n	8008d34 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f001 fb6f 	bl	800a380 <xTaskPriorityDisinherit>
 8008ca2:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	609a      	str	r2, [r3, #8]
 8008caa:	e043      	b.n	8008d34 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d119      	bne.n	8008ce6 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6858      	ldr	r0, [r3, #4]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cba:	461a      	mov	r2, r3
 8008cbc:	68b9      	ldr	r1, [r7, #8]
 8008cbe:	f005 fec1 	bl	800ea44 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	685a      	ldr	r2, [r3, #4]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cca:	441a      	add	r2, r3
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	685a      	ldr	r2, [r3, #4]
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d32b      	bcc.n	8008d34 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681a      	ldr	r2, [r3, #0]
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	605a      	str	r2, [r3, #4]
 8008ce4:	e026      	b.n	8008d34 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	68d8      	ldr	r0, [r3, #12]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cee:	461a      	mov	r2, r3
 8008cf0:	68b9      	ldr	r1, [r7, #8]
 8008cf2:	f005 fea7 	bl	800ea44 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	68da      	ldr	r2, [r3, #12]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cfe:	425b      	negs	r3, r3
 8008d00:	441a      	add	r2, r3
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	68da      	ldr	r2, [r3, #12]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	429a      	cmp	r2, r3
 8008d10:	d207      	bcs.n	8008d22 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	689a      	ldr	r2, [r3, #8]
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d1a:	425b      	negs	r3, r3
 8008d1c:	441a      	add	r2, r3
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2b02      	cmp	r3, #2
 8008d26:	d105      	bne.n	8008d34 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d002      	beq.n	8008d34 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	3b01      	subs	r3, #1
 8008d32:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	1c5a      	adds	r2, r3, #1
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8008d3c:	697b      	ldr	r3, [r7, #20]
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3718      	adds	r7, #24
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}

08008d46 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8008d46:	b580      	push	{r7, lr}
 8008d48:	b082      	sub	sp, #8
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	6078      	str	r0, [r7, #4]
 8008d4e:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d018      	beq.n	8008d8a <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	68da      	ldr	r2, [r3, #12]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d60:	441a      	add	r2, r3
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	68da      	ldr	r2, [r3, #12]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d303      	bcc.n	8008d7a <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681a      	ldr	r2, [r3, #0]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	68d9      	ldr	r1, [r3, #12]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d82:	461a      	mov	r2, r3
 8008d84:	6838      	ldr	r0, [r7, #0]
 8008d86:	f005 fe5d 	bl	800ea44 <memcpy>
    }
}
 8008d8a:	bf00      	nop
 8008d8c:	3708      	adds	r7, #8
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b084      	sub	sp, #16
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8008d9a:	f002 fae3 	bl	800b364 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008da4:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8008da6:	e011      	b.n	8008dcc <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d012      	beq.n	8008dd6 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	3324      	adds	r3, #36	@ 0x24
 8008db4:	4618      	mov	r0, r3
 8008db6:	f000 ffdb 	bl	8009d70 <xTaskRemoveFromEventList>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d001      	beq.n	8008dc4 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8008dc0:	f001 f93c 	bl	800a03c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8008dc4:	7bfb      	ldrb	r3, [r7, #15]
 8008dc6:	3b01      	subs	r3, #1
 8008dc8:	b2db      	uxtb	r3, r3
 8008dca:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8008dcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	dce9      	bgt.n	8008da8 <prvUnlockQueue+0x16>
 8008dd4:	e000      	b.n	8008dd8 <prvUnlockQueue+0x46>
                    break;
 8008dd6:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	22ff      	movs	r2, #255	@ 0xff
 8008ddc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8008de0:	f002 faf2 	bl	800b3c8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8008de4:	f002 fabe 	bl	800b364 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008dee:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8008df0:	e011      	b.n	8008e16 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d012      	beq.n	8008e20 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	3310      	adds	r3, #16
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f000 ffb6 	bl	8009d70 <xTaskRemoveFromEventList>
 8008e04:	4603      	mov	r3, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d001      	beq.n	8008e0e <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8008e0a:	f001 f917 	bl	800a03c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8008e0e:	7bbb      	ldrb	r3, [r7, #14]
 8008e10:	3b01      	subs	r3, #1
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8008e16:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	dce9      	bgt.n	8008df2 <prvUnlockQueue+0x60>
 8008e1e:	e000      	b.n	8008e22 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8008e20:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	22ff      	movs	r2, #255	@ 0xff
 8008e26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8008e2a:	f002 facd 	bl	800b3c8 <vPortExitCritical>
}
 8008e2e:	bf00      	nop
 8008e30:	3710      	adds	r7, #16
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}

08008e36 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8008e36:	b580      	push	{r7, lr}
 8008e38:	b084      	sub	sp, #16
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8008e3e:	f002 fa91 	bl	800b364 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d102      	bne.n	8008e50 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	60fb      	str	r3, [r7, #12]
 8008e4e:	e001      	b.n	8008e54 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8008e50:	2300      	movs	r3, #0
 8008e52:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8008e54:	f002 fab8 	bl	800b3c8 <vPortExitCritical>

    return xReturn;
 8008e58:	68fb      	ldr	r3, [r7, #12]
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3710      	adds	r7, #16
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}

08008e62 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b084      	sub	sp, #16
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8008e6a:	f002 fa7b 	bl	800b364 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d102      	bne.n	8008e80 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	60fb      	str	r3, [r7, #12]
 8008e7e:	e001      	b.n	8008e84 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8008e80:	2300      	movs	r3, #0
 8008e82:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8008e84:	f002 faa0 	bl	800b3c8 <vPortExitCritical>

    return xReturn;
 8008e88:	68fb      	ldr	r3, [r7, #12]
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
	...

08008e94 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b086      	sub	sp, #24
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d10b      	bne.n	8008ec0 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8008ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eac:	f383 8811 	msr	BASEPRI, r3
 8008eb0:	f3bf 8f6f 	isb	sy
 8008eb4:	f3bf 8f4f 	dsb	sy
 8008eb8:	60fb      	str	r3, [r7, #12]
}
 8008eba:	bf00      	nop
 8008ebc:	bf00      	nop
 8008ebe:	e7fd      	b.n	8008ebc <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d024      	beq.n	8008f10 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	617b      	str	r3, [r7, #20]
 8008eca:	e01e      	b.n	8008f0a <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8008ecc:	4a18      	ldr	r2, [pc, #96]	@ (8008f30 <vQueueAddToRegistry+0x9c>)
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	00db      	lsls	r3, r3, #3
 8008ed2:	4413      	add	r3, r2
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	687a      	ldr	r2, [r7, #4]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d105      	bne.n	8008ee8 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	00db      	lsls	r3, r3, #3
 8008ee0:	4a13      	ldr	r2, [pc, #76]	@ (8008f30 <vQueueAddToRegistry+0x9c>)
 8008ee2:	4413      	add	r3, r2
 8008ee4:	613b      	str	r3, [r7, #16]
                    break;
 8008ee6:	e013      	b.n	8008f10 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d10a      	bne.n	8008f04 <vQueueAddToRegistry+0x70>
 8008eee:	4a10      	ldr	r2, [pc, #64]	@ (8008f30 <vQueueAddToRegistry+0x9c>)
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d104      	bne.n	8008f04 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	00db      	lsls	r3, r3, #3
 8008efe:	4a0c      	ldr	r2, [pc, #48]	@ (8008f30 <vQueueAddToRegistry+0x9c>)
 8008f00:	4413      	add	r3, r2
 8008f02:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008f04:	697b      	ldr	r3, [r7, #20]
 8008f06:	3301      	adds	r3, #1
 8008f08:	617b      	str	r3, [r7, #20]
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	2b07      	cmp	r3, #7
 8008f0e:	d9dd      	bls.n	8008ecc <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d005      	beq.n	8008f22 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	683a      	ldr	r2, [r7, #0]
 8008f1a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	687a      	ldr	r2, [r7, #4]
 8008f20:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8008f22:	20b6      	movs	r0, #182	@ 0xb6
 8008f24:	f005 f916 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8008f28:	bf00      	nop
 8008f2a:	3718      	adds	r7, #24
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}
 8008f30:	20000ff4 	.word	0x20000ff4

08008f34 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b086      	sub	sp, #24
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8008f44:	f002 fa0e 	bl	800b364 <vPortEnterCritical>
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008f4e:	b25b      	sxtb	r3, r3
 8008f50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f54:	d103      	bne.n	8008f5e <vQueueWaitForMessageRestricted+0x2a>
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	2200      	movs	r2, #0
 8008f5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f64:	b25b      	sxtb	r3, r3
 8008f66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f6a:	d103      	bne.n	8008f74 <vQueueWaitForMessageRestricted+0x40>
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f74:	f002 fa28 	bl	800b3c8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d106      	bne.n	8008f8e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	3324      	adds	r3, #36	@ 0x24
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	68b9      	ldr	r1, [r7, #8]
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f000 fea7 	bl	8009cdc <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8008f8e:	6978      	ldr	r0, [r7, #20]
 8008f90:	f7ff feff 	bl	8008d92 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 8008f94:	20b9      	movs	r0, #185	@ 0xb9
 8008f96:	f005 f8dd 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8008f9a:	bf00      	nop
 8008f9c:	3718      	adds	r7, #24
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b08e      	sub	sp, #56	@ 0x38
 8008fa6:	af04      	add	r7, sp, #16
 8008fa8:	60f8      	str	r0, [r7, #12]
 8008faa:	60b9      	str	r1, [r7, #8]
 8008fac:	607a      	str	r2, [r7, #4]
 8008fae:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 8008fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d10b      	bne.n	8008fce <prvCreateStaticTask+0x2c>
    __asm volatile
 8008fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fba:	f383 8811 	msr	BASEPRI, r3
 8008fbe:	f3bf 8f6f 	isb	sy
 8008fc2:	f3bf 8f4f 	dsb	sy
 8008fc6:	623b      	str	r3, [r7, #32]
}
 8008fc8:	bf00      	nop
 8008fca:	bf00      	nop
 8008fcc:	e7fd      	b.n	8008fca <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8008fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d10b      	bne.n	8008fec <prvCreateStaticTask+0x4a>
    __asm volatile
 8008fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd8:	f383 8811 	msr	BASEPRI, r3
 8008fdc:	f3bf 8f6f 	isb	sy
 8008fe0:	f3bf 8f4f 	dsb	sy
 8008fe4:	61fb      	str	r3, [r7, #28]
}
 8008fe6:	bf00      	nop
 8008fe8:	bf00      	nop
 8008fea:	e7fd      	b.n	8008fe8 <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8008fec:	23a8      	movs	r3, #168	@ 0xa8
 8008fee:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	2ba8      	cmp	r3, #168	@ 0xa8
 8008ff4:	d00b      	beq.n	800900e <prvCreateStaticTask+0x6c>
    __asm volatile
 8008ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ffa:	f383 8811 	msr	BASEPRI, r3
 8008ffe:	f3bf 8f6f 	isb	sy
 8009002:	f3bf 8f4f 	dsb	sy
 8009006:	61bb      	str	r3, [r7, #24]
}
 8009008:	bf00      	nop
 800900a:	bf00      	nop
 800900c:	e7fd      	b.n	800900a <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 800900e:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009012:	2b00      	cmp	r3, #0
 8009014:	d01f      	beq.n	8009056 <prvCreateStaticTask+0xb4>
 8009016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009018:	2b00      	cmp	r3, #0
 800901a:	d01c      	beq.n	8009056 <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 800901c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800901e:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8009020:	22a8      	movs	r2, #168	@ 0xa8
 8009022:	2100      	movs	r1, #0
 8009024:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009026:	f005 fc81 	bl	800e92c <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800902a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800902c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800902e:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009032:	2202      	movs	r2, #2
 8009034:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009038:	2300      	movs	r3, #0
 800903a:	9303      	str	r3, [sp, #12]
 800903c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800903e:	9302      	str	r3, [sp, #8]
 8009040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009042:	9301      	str	r3, [sp, #4]
 8009044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009046:	9300      	str	r3, [sp, #0]
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	687a      	ldr	r2, [r7, #4]
 800904c:	68b9      	ldr	r1, [r7, #8]
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	f000 f89e 	bl	8009190 <prvInitialiseNewTask>
 8009054:	e001      	b.n	800905a <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 8009056:	2300      	movs	r3, #0
 8009058:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 800905a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800905c:	4618      	mov	r0, r3
 800905e:	3728      	adds	r7, #40	@ 0x28
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8009064:	b580      	push	{r7, lr}
 8009066:	b08a      	sub	sp, #40	@ 0x28
 8009068:	af04      	add	r7, sp, #16
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	60b9      	str	r1, [r7, #8]
 800906e:	607a      	str	r2, [r7, #4]
 8009070:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8009072:	2300      	movs	r3, #0
 8009074:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8009076:	f107 0310 	add.w	r3, r7, #16
 800907a:	9303      	str	r3, [sp, #12]
 800907c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800907e:	9302      	str	r3, [sp, #8]
 8009080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009082:	9301      	str	r3, [sp, #4]
 8009084:	6a3b      	ldr	r3, [r7, #32]
 8009086:	9300      	str	r3, [sp, #0]
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	687a      	ldr	r2, [r7, #4]
 800908c:	68b9      	ldr	r1, [r7, #8]
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f7ff ff87 	bl	8008fa2 <prvCreateStaticTask>
 8009094:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d002      	beq.n	80090a2 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800909c:	6978      	ldr	r0, [r7, #20]
 800909e:	f000 f91d 	bl	80092dc <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	4618      	mov	r0, r3
 80090a6:	f005 faa3 	bl	800e5f0 <SEGGER_SYSVIEW_ShrinkId>
 80090aa:	4603      	mov	r3, r0
 80090ac:	4619      	mov	r1, r3
 80090ae:	20bf      	movs	r0, #191	@ 0xbf
 80090b0:	f005 f88c 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80090b4:	693b      	ldr	r3, [r7, #16]
    }
 80090b6:	4618      	mov	r0, r3
 80090b8:	3718      	adds	r7, #24
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}

080090be <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80090be:	b580      	push	{r7, lr}
 80090c0:	b08a      	sub	sp, #40	@ 0x28
 80090c2:	af04      	add	r7, sp, #16
 80090c4:	60f8      	str	r0, [r7, #12]
 80090c6:	60b9      	str	r1, [r7, #8]
 80090c8:	607a      	str	r2, [r7, #4]
 80090ca:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	009b      	lsls	r3, r3, #2
 80090d0:	4618      	mov	r0, r3
 80090d2:	f002 fa75 	bl	800b5c0 <pvPortMalloc>
 80090d6:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d013      	beq.n	8009106 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80090de:	20a8      	movs	r0, #168	@ 0xa8
 80090e0:	f002 fa6e 	bl	800b5c0 <pvPortMalloc>
 80090e4:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d008      	beq.n	80090fe <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80090ec:	22a8      	movs	r2, #168	@ 0xa8
 80090ee:	2100      	movs	r1, #0
 80090f0:	6978      	ldr	r0, [r7, #20]
 80090f2:	f005 fc1b 	bl	800e92c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	693a      	ldr	r2, [r7, #16]
 80090fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80090fc:	e005      	b.n	800910a <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80090fe:	6938      	ldr	r0, [r7, #16]
 8009100:	f002 fb90 	bl	800b824 <vPortFree>
 8009104:	e001      	b.n	800910a <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8009106:	2300      	movs	r3, #0
 8009108:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d011      	beq.n	8009134 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	2200      	movs	r2, #0
 8009114:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009118:	2300      	movs	r3, #0
 800911a:	9303      	str	r3, [sp, #12]
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	9302      	str	r3, [sp, #8]
 8009120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009122:	9301      	str	r3, [sp, #4]
 8009124:	6a3b      	ldr	r3, [r7, #32]
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	687a      	ldr	r2, [r7, #4]
 800912c:	68b9      	ldr	r1, [r7, #8]
 800912e:	68f8      	ldr	r0, [r7, #12]
 8009130:	f000 f82e 	bl	8009190 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8009134:	697b      	ldr	r3, [r7, #20]
    }
 8009136:	4618      	mov	r0, r3
 8009138:	3718      	adds	r7, #24
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800913e:	b580      	push	{r7, lr}
 8009140:	b088      	sub	sp, #32
 8009142:	af02      	add	r7, sp, #8
 8009144:	60f8      	str	r0, [r7, #12]
 8009146:	60b9      	str	r1, [r7, #8]
 8009148:	607a      	str	r2, [r7, #4]
 800914a:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800914c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800914e:	9301      	str	r3, [sp, #4]
 8009150:	6a3b      	ldr	r3, [r7, #32]
 8009152:	9300      	str	r3, [sp, #0]
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	68b9      	ldr	r1, [r7, #8]
 800915a:	68f8      	ldr	r0, [r7, #12]
 800915c:	f7ff ffaf 	bl	80090be <prvCreateTask>
 8009160:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d005      	beq.n	8009174 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8009168:	6938      	ldr	r0, [r7, #16]
 800916a:	f000 f8b7 	bl	80092dc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800916e:	2301      	movs	r3, #1
 8009170:	617b      	str	r3, [r7, #20]
 8009172:	e002      	b.n	800917a <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009174:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009178:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	4619      	mov	r1, r3
 800917e:	20c2      	movs	r0, #194	@ 0xc2
 8009180:	f005 f824 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8009184:	697b      	ldr	r3, [r7, #20]
    }
 8009186:	4618      	mov	r0, r3
 8009188:	3718      	adds	r7, #24
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}
	...

08009190 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b088      	sub	sp, #32
 8009194:	af00      	add	r7, sp, #0
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	607a      	str	r2, [r7, #4]
 800919c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800919e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	461a      	mov	r2, r3
 80091a8:	21a5      	movs	r1, #165	@ 0xa5
 80091aa:	f005 fbbf 	bl	800e92c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80091ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80091b8:	3b01      	subs	r3, #1
 80091ba:	009b      	lsls	r3, r3, #2
 80091bc:	4413      	add	r3, r2
 80091be:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80091c0:	69bb      	ldr	r3, [r7, #24]
 80091c2:	f023 0307 	bic.w	r3, r3, #7
 80091c6:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80091c8:	69bb      	ldr	r3, [r7, #24]
 80091ca:	f003 0307 	and.w	r3, r3, #7
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00b      	beq.n	80091ea <prvInitialiseNewTask+0x5a>
    __asm volatile
 80091d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d6:	f383 8811 	msr	BASEPRI, r3
 80091da:	f3bf 8f6f 	isb	sy
 80091de:	f3bf 8f4f 	dsb	sy
 80091e2:	617b      	str	r3, [r7, #20]
}
 80091e4:	bf00      	nop
 80091e6:	bf00      	nop
 80091e8:	e7fd      	b.n	80091e6 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d01e      	beq.n	800922e <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80091f0:	2300      	movs	r3, #0
 80091f2:	61fb      	str	r3, [r7, #28]
 80091f4:	e012      	b.n	800921c <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80091f6:	68ba      	ldr	r2, [r7, #8]
 80091f8:	69fb      	ldr	r3, [r7, #28]
 80091fa:	4413      	add	r3, r2
 80091fc:	7819      	ldrb	r1, [r3, #0]
 80091fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009200:	69fb      	ldr	r3, [r7, #28]
 8009202:	4413      	add	r3, r2
 8009204:	3334      	adds	r3, #52	@ 0x34
 8009206:	460a      	mov	r2, r1
 8009208:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800920a:	68ba      	ldr	r2, [r7, #8]
 800920c:	69fb      	ldr	r3, [r7, #28]
 800920e:	4413      	add	r3, r2
 8009210:	781b      	ldrb	r3, [r3, #0]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d006      	beq.n	8009224 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009216:	69fb      	ldr	r3, [r7, #28]
 8009218:	3301      	adds	r3, #1
 800921a:	61fb      	str	r3, [r7, #28]
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	2b0f      	cmp	r3, #15
 8009220:	d9e9      	bls.n	80091f6 <prvInitialiseNewTask+0x66>
 8009222:	e000      	b.n	8009226 <prvInitialiseNewTask+0x96>
            {
                break;
 8009224:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8009226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009228:	2200      	movs	r2, #0
 800922a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800922e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009230:	2b07      	cmp	r3, #7
 8009232:	d90b      	bls.n	800924c <prvInitialiseNewTask+0xbc>
    __asm volatile
 8009234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009238:	f383 8811 	msr	BASEPRI, r3
 800923c:	f3bf 8f6f 	isb	sy
 8009240:	f3bf 8f4f 	dsb	sy
 8009244:	613b      	str	r3, [r7, #16]
}
 8009246:	bf00      	nop
 8009248:	bf00      	nop
 800924a:	e7fd      	b.n	8009248 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800924c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800924e:	2b07      	cmp	r3, #7
 8009250:	d901      	bls.n	8009256 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009252:	2307      	movs	r3, #7
 8009254:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8009256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009258:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800925a:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800925c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009260:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009264:	3304      	adds	r3, #4
 8009266:	4618      	mov	r0, r3
 8009268:	f7fe fe9a 	bl	8007fa0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800926c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926e:	3318      	adds	r3, #24
 8009270:	4618      	mov	r0, r3
 8009272:	f7fe fe95 	bl	8007fa0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009278:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800927a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800927c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800927e:	f1c3 0208 	rsb	r2, r3, #8
 8009282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009284:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009288:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800928a:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 800928c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928e:	3354      	adds	r3, #84	@ 0x54
 8009290:	224c      	movs	r2, #76	@ 0x4c
 8009292:	2100      	movs	r1, #0
 8009294:	4618      	mov	r0, r3
 8009296:	f005 fb49 	bl	800e92c <memset>
 800929a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929c:	4a0c      	ldr	r2, [pc, #48]	@ (80092d0 <prvInitialiseNewTask+0x140>)
 800929e:	659a      	str	r2, [r3, #88]	@ 0x58
 80092a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a2:	4a0c      	ldr	r2, [pc, #48]	@ (80092d4 <prvInitialiseNewTask+0x144>)
 80092a4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80092a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a8:	4a0b      	ldr	r2, [pc, #44]	@ (80092d8 <prvInitialiseNewTask+0x148>)
 80092aa:	661a      	str	r2, [r3, #96]	@ 0x60
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80092ac:	683a      	ldr	r2, [r7, #0]
 80092ae:	68f9      	ldr	r1, [r7, #12]
 80092b0:	69b8      	ldr	r0, [r7, #24]
 80092b2:	f001 fed7 	bl	800b064 <pxPortInitialiseStack>
 80092b6:	4602      	mov	r2, r0
 80092b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ba:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80092bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d002      	beq.n	80092c8 <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80092c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092c6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80092c8:	bf00      	nop
 80092ca:	3720      	adds	r7, #32
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}
 80092d0:	20006064 	.word	0x20006064
 80092d4:	200060cc 	.word	0x200060cc
 80092d8:	20006134 	.word	0x20006134

080092dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80092dc:	b5b0      	push	{r4, r5, r7, lr}
 80092de:	b086      	sub	sp, #24
 80092e0:	af02      	add	r7, sp, #8
 80092e2:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80092e4:	f002 f83e 	bl	800b364 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80092e8:	4b51      	ldr	r3, [pc, #324]	@ (8009430 <prvAddNewTaskToReadyList+0x154>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	3301      	adds	r3, #1
 80092ee:	4a50      	ldr	r2, [pc, #320]	@ (8009430 <prvAddNewTaskToReadyList+0x154>)
 80092f0:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80092f2:	4b50      	ldr	r3, [pc, #320]	@ (8009434 <prvAddNewTaskToReadyList+0x158>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d109      	bne.n	800930e <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80092fa:	4a4e      	ldr	r2, [pc, #312]	@ (8009434 <prvAddNewTaskToReadyList+0x158>)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009300:	4b4b      	ldr	r3, [pc, #300]	@ (8009430 <prvAddNewTaskToReadyList+0x154>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2b01      	cmp	r3, #1
 8009306:	d110      	bne.n	800932a <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8009308:	f000 febc 	bl	800a084 <prvInitialiseTaskLists>
 800930c:	e00d      	b.n	800932a <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800930e:	4b4a      	ldr	r3, [pc, #296]	@ (8009438 <prvAddNewTaskToReadyList+0x15c>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d109      	bne.n	800932a <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009316:	4b47      	ldr	r3, [pc, #284]	@ (8009434 <prvAddNewTaskToReadyList+0x158>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009320:	429a      	cmp	r2, r3
 8009322:	d802      	bhi.n	800932a <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8009324:	4a43      	ldr	r2, [pc, #268]	@ (8009434 <prvAddNewTaskToReadyList+0x158>)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800932a:	4b44      	ldr	r3, [pc, #272]	@ (800943c <prvAddNewTaskToReadyList+0x160>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	3301      	adds	r3, #1
 8009330:	4a42      	ldr	r2, [pc, #264]	@ (800943c <prvAddNewTaskToReadyList+0x160>)
 8009332:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009334:	4b41      	ldr	r3, [pc, #260]	@ (800943c <prvAddNewTaskToReadyList+0x160>)
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d016      	beq.n	8009370 <prvAddNewTaskToReadyList+0x94>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	4618      	mov	r0, r3
 8009346:	f004 ffb5 	bl	800e2b4 <SEGGER_SYSVIEW_OnTaskCreate>
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800935a:	461d      	mov	r5, r3
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	461c      	mov	r4, r3
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009366:	1ae3      	subs	r3, r4, r3
 8009368:	9300      	str	r3, [sp, #0]
 800936a:	462b      	mov	r3, r5
 800936c:	f003 fb0c 	bl	800c988 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	4618      	mov	r0, r3
 8009374:	f005 f822 	bl	800e3bc <SEGGER_SYSVIEW_OnTaskStartReady>
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800937c:	4b30      	ldr	r3, [pc, #192]	@ (8009440 <prvAddNewTaskToReadyList+0x164>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	429a      	cmp	r2, r3
 8009382:	d903      	bls.n	800938c <prvAddNewTaskToReadyList+0xb0>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009388:	4a2d      	ldr	r2, [pc, #180]	@ (8009440 <prvAddNewTaskToReadyList+0x164>)
 800938a:	6013      	str	r3, [r2, #0]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009390:	492c      	ldr	r1, [pc, #176]	@ (8009444 <prvAddNewTaskToReadyList+0x168>)
 8009392:	4613      	mov	r3, r2
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	4413      	add	r3, r2
 8009398:	009b      	lsls	r3, r3, #2
 800939a:	440b      	add	r3, r1
 800939c:	3304      	adds	r3, #4
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	60fb      	str	r3, [r7, #12]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	68fa      	ldr	r2, [r7, #12]
 80093a6:	609a      	str	r2, [r3, #8]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	689a      	ldr	r2, [r3, #8]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	60da      	str	r2, [r3, #12]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	689b      	ldr	r3, [r3, #8]
 80093b4:	687a      	ldr	r2, [r7, #4]
 80093b6:	3204      	adds	r2, #4
 80093b8:	605a      	str	r2, [r3, #4]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	1d1a      	adds	r2, r3, #4
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	609a      	str	r2, [r3, #8]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093c6:	4613      	mov	r3, r2
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	4413      	add	r3, r2
 80093cc:	009b      	lsls	r3, r3, #2
 80093ce:	4a1d      	ldr	r2, [pc, #116]	@ (8009444 <prvAddNewTaskToReadyList+0x168>)
 80093d0:	441a      	add	r2, r3
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	615a      	str	r2, [r3, #20]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093da:	491a      	ldr	r1, [pc, #104]	@ (8009444 <prvAddNewTaskToReadyList+0x168>)
 80093dc:	4613      	mov	r3, r2
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	4413      	add	r3, r2
 80093e2:	009b      	lsls	r3, r3, #2
 80093e4:	440b      	add	r3, r1
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	687a      	ldr	r2, [r7, #4]
 80093ea:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80093ec:	1c59      	adds	r1, r3, #1
 80093ee:	4815      	ldr	r0, [pc, #84]	@ (8009444 <prvAddNewTaskToReadyList+0x168>)
 80093f0:	4613      	mov	r3, r2
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	4413      	add	r3, r2
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	4403      	add	r3, r0
 80093fa:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80093fc:	f001 ffe4 	bl	800b3c8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8009400:	4b0d      	ldr	r3, [pc, #52]	@ (8009438 <prvAddNewTaskToReadyList+0x15c>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00e      	beq.n	8009426 <prvAddNewTaskToReadyList+0x14a>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8009408:	4b0a      	ldr	r3, [pc, #40]	@ (8009434 <prvAddNewTaskToReadyList+0x158>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009412:	429a      	cmp	r2, r3
 8009414:	d207      	bcs.n	8009426 <prvAddNewTaskToReadyList+0x14a>
 8009416:	4b0c      	ldr	r3, [pc, #48]	@ (8009448 <prvAddNewTaskToReadyList+0x16c>)
 8009418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800941c:	601a      	str	r2, [r3, #0]
 800941e:	f3bf 8f4f 	dsb	sy
 8009422:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8009426:	bf00      	nop
 8009428:	3710      	adds	r7, #16
 800942a:	46bd      	mov	sp, r7
 800942c:	bdb0      	pop	{r4, r5, r7, pc}
 800942e:	bf00      	nop
 8009430:	20001148 	.word	0x20001148
 8009434:	20001034 	.word	0x20001034
 8009438:	20001154 	.word	0x20001154
 800943c:	20001164 	.word	0x20001164
 8009440:	20001150 	.word	0x20001150
 8009444:	20001038 	.word	0x20001038
 8009448:	e000ed04 	.word	0xe000ed04

0800944c <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 800944c:	b580      	push	{r7, lr}
 800944e:	b08a      	sub	sp, #40	@ 0x28
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8009456:	2300      	movs	r3, #0
 8009458:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );

        configASSERT( pxPreviousWakeTime );
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d10b      	bne.n	8009478 <xTaskDelayUntil+0x2c>
    __asm volatile
 8009460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009464:	f383 8811 	msr	BASEPRI, r3
 8009468:	f3bf 8f6f 	isb	sy
 800946c:	f3bf 8f4f 	dsb	sy
 8009470:	617b      	str	r3, [r7, #20]
}
 8009472:	bf00      	nop
 8009474:	bf00      	nop
 8009476:	e7fd      	b.n	8009474 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d10b      	bne.n	8009496 <xTaskDelayUntil+0x4a>
    __asm volatile
 800947e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009482:	f383 8811 	msr	BASEPRI, r3
 8009486:	f3bf 8f6f 	isb	sy
 800948a:	f3bf 8f4f 	dsb	sy
 800948e:	613b      	str	r3, [r7, #16]
}
 8009490:	bf00      	nop
 8009492:	bf00      	nop
 8009494:	e7fd      	b.n	8009492 <xTaskDelayUntil+0x46>

        vTaskSuspendAll();
 8009496:	f000 f927 	bl	80096e8 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 800949a:	4b2c      	ldr	r3, [pc, #176]	@ (800954c <xTaskDelayUntil+0x100>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	623b      	str	r3, [r7, #32]

            configASSERT( uxSchedulerSuspended == 1U );
 80094a0:	4b2b      	ldr	r3, [pc, #172]	@ (8009550 <xTaskDelayUntil+0x104>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d00b      	beq.n	80094c0 <xTaskDelayUntil+0x74>
    __asm volatile
 80094a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ac:	f383 8811 	msr	BASEPRI, r3
 80094b0:	f3bf 8f6f 	isb	sy
 80094b4:	f3bf 8f4f 	dsb	sy
 80094b8:	60fb      	str	r3, [r7, #12]
}
 80094ba:	bf00      	nop
 80094bc:	bf00      	nop
 80094be:	e7fd      	b.n	80094bc <xTaskDelayUntil+0x70>

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	683a      	ldr	r2, [r7, #0]
 80094c6:	4413      	add	r3, r2
 80094c8:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	6a3a      	ldr	r2, [r7, #32]
 80094d0:	429a      	cmp	r2, r3
 80094d2:	d20b      	bcs.n	80094ec <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	69fa      	ldr	r2, [r7, #28]
 80094da:	429a      	cmp	r2, r3
 80094dc:	d211      	bcs.n	8009502 <xTaskDelayUntil+0xb6>
 80094de:	69fa      	ldr	r2, [r7, #28]
 80094e0:	6a3b      	ldr	r3, [r7, #32]
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d90d      	bls.n	8009502 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 80094e6:	2301      	movs	r3, #1
 80094e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80094ea:	e00a      	b.n	8009502 <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	69fa      	ldr	r2, [r7, #28]
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d303      	bcc.n	80094fe <xTaskDelayUntil+0xb2>
 80094f6:	69fa      	ldr	r2, [r7, #28]
 80094f8:	6a3b      	ldr	r3, [r7, #32]
 80094fa:	429a      	cmp	r2, r3
 80094fc:	d901      	bls.n	8009502 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 80094fe:	2301      	movs	r3, #1
 8009500:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	69fa      	ldr	r2, [r7, #28]
 8009506:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8009508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800950a:	2b00      	cmp	r3, #0
 800950c:	d006      	beq.n	800951c <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800950e:	69fa      	ldr	r2, [r7, #28]
 8009510:	6a3b      	ldr	r3, [r7, #32]
 8009512:	1ad3      	subs	r3, r2, r3
 8009514:	2100      	movs	r1, #0
 8009516:	4618      	mov	r0, r3
 8009518:	f001 fa3c 	bl	800a994 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 800951c:	f000 f8f2 	bl	8009704 <xTaskResumeAll>
 8009520:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8009522:	69bb      	ldr	r3, [r7, #24]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d107      	bne.n	8009538 <xTaskDelayUntil+0xec>
        {
            taskYIELD_WITHIN_API();
 8009528:	4b0a      	ldr	r3, [pc, #40]	@ (8009554 <xTaskDelayUntil+0x108>)
 800952a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800952e:	601a      	str	r2, [r3, #0]
 8009530:	f3bf 8f4f 	dsb	sy
 8009534:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskDelayUntil( xShouldDelay );
 8009538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800953a:	4619      	mov	r1, r3
 800953c:	20c4      	movs	r0, #196	@ 0xc4
 800953e:	f004 fe45 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xShouldDelay;
 8009542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8009544:	4618      	mov	r0, r3
 8009546:	3728      	adds	r7, #40	@ 0x28
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}
 800954c:	2000114c 	.word	0x2000114c
 8009550:	20001170 	.word	0x20001170
 8009554:	e000ed04 	.word	0xe000ed04

08009558 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b090      	sub	sp, #64	@ 0x40
 800955c:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 800955e:	2301      	movs	r3, #1
 8009560:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8009562:	2300      	movs	r3, #0
 8009564:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8009566:	2300      	movs	r3, #0
 8009568:	627b      	str	r3, [r7, #36]	@ 0x24
 800956a:	e013      	b.n	8009594 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800956c:	4a2b      	ldr	r2, [pc, #172]	@ (800961c <prvCreateIdleTasks+0xc4>)
 800956e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009570:	4413      	add	r3, r2
 8009572:	7819      	ldrb	r1, [r3, #0]
 8009574:	f107 0210 	add.w	r2, r7, #16
 8009578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800957a:	4413      	add	r3, r2
 800957c:	460a      	mov	r2, r1
 800957e:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8009580:	f107 0210 	add.w	r2, r7, #16
 8009584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009586:	4413      	add	r3, r2
 8009588:	781b      	ldrb	r3, [r3, #0]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d006      	beq.n	800959c <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800958e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009590:	3301      	adds	r3, #1
 8009592:	627b      	str	r3, [r7, #36]	@ 0x24
 8009594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009596:	2b0f      	cmp	r3, #15
 8009598:	dde8      	ble.n	800956c <prvCreateIdleTasks+0x14>
 800959a:	e000      	b.n	800959e <prvCreateIdleTasks+0x46>
        {
            break;
 800959c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800959e:	2300      	movs	r3, #0
 80095a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80095a2:	e031      	b.n	8009608 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 80095a4:	4b1e      	ldr	r3, [pc, #120]	@ (8009620 <prvCreateIdleTasks+0xc8>)
 80095a6:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 80095a8:	2300      	movs	r3, #0
 80095aa:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 80095ac:	2300      	movs	r3, #0
 80095ae:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 80095b0:	1d3a      	adds	r2, r7, #4
 80095b2:	f107 0108 	add.w	r1, r7, #8
 80095b6:	f107 030c 	add.w	r3, r7, #12
 80095ba:	4618      	mov	r0, r3
 80095bc:	f001 fa66 	bl	800aa8c <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	68fa      	ldr	r2, [r7, #12]
 80095c6:	f107 0110 	add.w	r1, r7, #16
 80095ca:	9202      	str	r2, [sp, #8]
 80095cc:	9301      	str	r3, [sp, #4]
 80095ce:	2300      	movs	r3, #0
 80095d0:	9300      	str	r3, [sp, #0]
 80095d2:	2300      	movs	r3, #0
 80095d4:	4602      	mov	r2, r0
 80095d6:	6a38      	ldr	r0, [r7, #32]
 80095d8:	f7ff fd44 	bl	8009064 <xTaskCreateStatic>
 80095dc:	4602      	mov	r2, r0
 80095de:	4911      	ldr	r1, [pc, #68]	@ (8009624 <prvCreateIdleTasks+0xcc>)
 80095e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 80095e6:	4a0f      	ldr	r2, [pc, #60]	@ (8009624 <prvCreateIdleTasks+0xcc>)
 80095e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d002      	beq.n	80095f8 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 80095f2:	2301      	movs	r3, #1
 80095f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095f6:	e001      	b.n	80095fc <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 80095f8:	2300      	movs	r3, #0
 80095fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 80095fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d006      	beq.n	8009610 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8009602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009604:	3301      	adds	r3, #1
 8009606:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800960a:	2b00      	cmp	r3, #0
 800960c:	ddca      	ble.n	80095a4 <prvCreateIdleTasks+0x4c>
 800960e:	e000      	b.n	8009612 <prvCreateIdleTasks+0xba>
        {
            break;
 8009610:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8009612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8009614:	4618      	mov	r0, r3
 8009616:	3730      	adds	r7, #48	@ 0x30
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}
 800961c:	0800f9fc 	.word	0x0800f9fc
 8009620:	0800a055 	.word	0x0800a055
 8009624:	2000116c 	.word	0x2000116c

08009628 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800962e:	f7ff ff93 	bl	8009558 <prvCreateIdleTasks>
 8009632:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	2b01      	cmp	r3, #1
 8009638:	d102      	bne.n	8009640 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 800963a:	f001 fa5b 	bl	800aaf4 <xTimerCreateTimerTask>
 800963e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2b01      	cmp	r3, #1
 8009644:	d129      	bne.n	800969a <vTaskStartScheduler+0x72>
    __asm volatile
 8009646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800964a:	f383 8811 	msr	BASEPRI, r3
 800964e:	f3bf 8f6f 	isb	sy
 8009652:	f3bf 8f4f 	dsb	sy
 8009656:	60bb      	str	r3, [r7, #8]
}
 8009658:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800965a:	4b1c      	ldr	r3, [pc, #112]	@ (80096cc <vTaskStartScheduler+0xa4>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	3354      	adds	r3, #84	@ 0x54
 8009660:	4a1b      	ldr	r2, [pc, #108]	@ (80096d0 <vTaskStartScheduler+0xa8>)
 8009662:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8009664:	4b1b      	ldr	r3, [pc, #108]	@ (80096d4 <vTaskStartScheduler+0xac>)
 8009666:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800966a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800966c:	4b1a      	ldr	r3, [pc, #104]	@ (80096d8 <vTaskStartScheduler+0xb0>)
 800966e:	2201      	movs	r2, #1
 8009670:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009672:	4b1a      	ldr	r3, [pc, #104]	@ (80096dc <vTaskStartScheduler+0xb4>)
 8009674:	2200      	movs	r2, #0
 8009676:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8009678:	4b19      	ldr	r3, [pc, #100]	@ (80096e0 <vTaskStartScheduler+0xb8>)
 800967a:	681a      	ldr	r2, [r3, #0]
 800967c:	4b13      	ldr	r3, [pc, #76]	@ (80096cc <vTaskStartScheduler+0xa4>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	429a      	cmp	r2, r3
 8009682:	d102      	bne.n	800968a <vTaskStartScheduler+0x62>
 8009684:	f004 fdfa 	bl	800e27c <SEGGER_SYSVIEW_OnIdle>
 8009688:	e004      	b.n	8009694 <vTaskStartScheduler+0x6c>
 800968a:	4b10      	ldr	r3, [pc, #64]	@ (80096cc <vTaskStartScheduler+0xa4>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4618      	mov	r0, r3
 8009690:	f004 fe52 	bl	800e338 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8009694:	f001 fd76 	bl	800b184 <xPortStartScheduler>
 8009698:	e00f      	b.n	80096ba <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096a0:	d10b      	bne.n	80096ba <vTaskStartScheduler+0x92>
    __asm volatile
 80096a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a6:	f383 8811 	msr	BASEPRI, r3
 80096aa:	f3bf 8f6f 	isb	sy
 80096ae:	f3bf 8f4f 	dsb	sy
 80096b2:	607b      	str	r3, [r7, #4]
}
 80096b4:	bf00      	nop
 80096b6:	bf00      	nop
 80096b8:	e7fd      	b.n	80096b6 <vTaskStartScheduler+0x8e>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80096ba:	4b0a      	ldr	r3, [pc, #40]	@ (80096e4 <vTaskStartScheduler+0xbc>)
 80096bc:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 80096be:	20cd      	movs	r0, #205	@ 0xcd
 80096c0:	f004 fd48 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
}
 80096c4:	bf00      	nop
 80096c6:	3710      	adds	r7, #16
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}
 80096cc:	20001034 	.word	0x20001034
 80096d0:	20000064 	.word	0x20000064
 80096d4:	20001168 	.word	0x20001168
 80096d8:	20001154 	.word	0x20001154
 80096dc:	2000114c 	.word	0x2000114c
 80096e0:	2000116c 	.word	0x2000116c
 80096e4:	0800faec 	.word	0x0800faec

080096e8 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80096ec:	4b04      	ldr	r3, [pc, #16]	@ (8009700 <vTaskSuspendAll+0x18>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	3301      	adds	r3, #1
 80096f2:	4a03      	ldr	r2, [pc, #12]	@ (8009700 <vTaskSuspendAll+0x18>)
 80096f4:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 80096f6:	20cf      	movs	r0, #207	@ 0xcf
 80096f8:	f004 fd2c 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
}
 80096fc:	bf00      	nop
 80096fe:	bd80      	pop	{r7, pc}
 8009700:	20001170 	.word	0x20001170

08009704 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b088      	sub	sp, #32
 8009708:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800970a:	2300      	movs	r3, #0
 800970c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800970e:	2300      	movs	r3, #0
 8009710:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8009712:	f001 fe27 	bl	800b364 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8009716:	2300      	movs	r3, #0
 8009718:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800971a:	4b7a      	ldr	r3, [pc, #488]	@ (8009904 <xTaskResumeAll+0x200>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d10b      	bne.n	800973a <xTaskResumeAll+0x36>
    __asm volatile
 8009722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009726:	f383 8811 	msr	BASEPRI, r3
 800972a:	f3bf 8f6f 	isb	sy
 800972e:	f3bf 8f4f 	dsb	sy
 8009732:	603b      	str	r3, [r7, #0]
}
 8009734:	bf00      	nop
 8009736:	bf00      	nop
 8009738:	e7fd      	b.n	8009736 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800973a:	4b72      	ldr	r3, [pc, #456]	@ (8009904 <xTaskResumeAll+0x200>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	3b01      	subs	r3, #1
 8009740:	4a70      	ldr	r2, [pc, #448]	@ (8009904 <xTaskResumeAll+0x200>)
 8009742:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8009744:	4b6f      	ldr	r3, [pc, #444]	@ (8009904 <xTaskResumeAll+0x200>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	2b00      	cmp	r3, #0
 800974a:	f040 80cf 	bne.w	80098ec <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800974e:	4b6e      	ldr	r3, [pc, #440]	@ (8009908 <xTaskResumeAll+0x204>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	2b00      	cmp	r3, #0
 8009754:	f000 80ca 	beq.w	80098ec <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009758:	e093      	b.n	8009882 <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800975a:	4b6c      	ldr	r3, [pc, #432]	@ (800990c <xTaskResumeAll+0x208>)
 800975c:	68db      	ldr	r3, [r3, #12]
 800975e:	68db      	ldr	r3, [r3, #12]
 8009760:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8009762:	69fb      	ldr	r3, [r7, #28]
 8009764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009766:	60fb      	str	r3, [r7, #12]
 8009768:	69fb      	ldr	r3, [r7, #28]
 800976a:	69db      	ldr	r3, [r3, #28]
 800976c:	69fa      	ldr	r2, [r7, #28]
 800976e:	6a12      	ldr	r2, [r2, #32]
 8009770:	609a      	str	r2, [r3, #8]
 8009772:	69fb      	ldr	r3, [r7, #28]
 8009774:	6a1b      	ldr	r3, [r3, #32]
 8009776:	69fa      	ldr	r2, [r7, #28]
 8009778:	69d2      	ldr	r2, [r2, #28]
 800977a:	605a      	str	r2, [r3, #4]
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	685a      	ldr	r2, [r3, #4]
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	3318      	adds	r3, #24
 8009784:	429a      	cmp	r2, r3
 8009786:	d103      	bne.n	8009790 <xTaskResumeAll+0x8c>
 8009788:	69fb      	ldr	r3, [r7, #28]
 800978a:	6a1a      	ldr	r2, [r3, #32]
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	605a      	str	r2, [r3, #4]
 8009790:	69fb      	ldr	r3, [r7, #28]
 8009792:	2200      	movs	r2, #0
 8009794:	629a      	str	r2, [r3, #40]	@ 0x28
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	1e5a      	subs	r2, r3, #1
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	695b      	ldr	r3, [r3, #20]
 80097a4:	60bb      	str	r3, [r7, #8]
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	69fa      	ldr	r2, [r7, #28]
 80097ac:	68d2      	ldr	r2, [r2, #12]
 80097ae:	609a      	str	r2, [r3, #8]
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	68db      	ldr	r3, [r3, #12]
 80097b4:	69fa      	ldr	r2, [r7, #28]
 80097b6:	6892      	ldr	r2, [r2, #8]
 80097b8:	605a      	str	r2, [r3, #4]
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	685a      	ldr	r2, [r3, #4]
 80097be:	69fb      	ldr	r3, [r7, #28]
 80097c0:	3304      	adds	r3, #4
 80097c2:	429a      	cmp	r2, r3
 80097c4:	d103      	bne.n	80097ce <xTaskResumeAll+0xca>
 80097c6:	69fb      	ldr	r3, [r7, #28]
 80097c8:	68da      	ldr	r2, [r3, #12]
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	605a      	str	r2, [r3, #4]
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	2200      	movs	r2, #0
 80097d2:	615a      	str	r2, [r3, #20]
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	1e5a      	subs	r2, r3, #1
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80097de:	69fb      	ldr	r3, [r7, #28]
 80097e0:	4618      	mov	r0, r3
 80097e2:	f004 fdeb 	bl	800e3bc <SEGGER_SYSVIEW_OnTaskStartReady>
 80097e6:	69fb      	ldr	r3, [r7, #28]
 80097e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097ea:	4b49      	ldr	r3, [pc, #292]	@ (8009910 <xTaskResumeAll+0x20c>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	429a      	cmp	r2, r3
 80097f0:	d903      	bls.n	80097fa <xTaskResumeAll+0xf6>
 80097f2:	69fb      	ldr	r3, [r7, #28]
 80097f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097f6:	4a46      	ldr	r2, [pc, #280]	@ (8009910 <xTaskResumeAll+0x20c>)
 80097f8:	6013      	str	r3, [r2, #0]
 80097fa:	69fb      	ldr	r3, [r7, #28]
 80097fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097fe:	4945      	ldr	r1, [pc, #276]	@ (8009914 <xTaskResumeAll+0x210>)
 8009800:	4613      	mov	r3, r2
 8009802:	009b      	lsls	r3, r3, #2
 8009804:	4413      	add	r3, r2
 8009806:	009b      	lsls	r3, r3, #2
 8009808:	440b      	add	r3, r1
 800980a:	3304      	adds	r3, #4
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	607b      	str	r3, [r7, #4]
 8009810:	69fb      	ldr	r3, [r7, #28]
 8009812:	687a      	ldr	r2, [r7, #4]
 8009814:	609a      	str	r2, [r3, #8]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	689a      	ldr	r2, [r3, #8]
 800981a:	69fb      	ldr	r3, [r7, #28]
 800981c:	60da      	str	r2, [r3, #12]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	689b      	ldr	r3, [r3, #8]
 8009822:	69fa      	ldr	r2, [r7, #28]
 8009824:	3204      	adds	r2, #4
 8009826:	605a      	str	r2, [r3, #4]
 8009828:	69fb      	ldr	r3, [r7, #28]
 800982a:	1d1a      	adds	r2, r3, #4
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	609a      	str	r2, [r3, #8]
 8009830:	69fb      	ldr	r3, [r7, #28]
 8009832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009834:	4613      	mov	r3, r2
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	4413      	add	r3, r2
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	4a35      	ldr	r2, [pc, #212]	@ (8009914 <xTaskResumeAll+0x210>)
 800983e:	441a      	add	r2, r3
 8009840:	69fb      	ldr	r3, [r7, #28]
 8009842:	615a      	str	r2, [r3, #20]
 8009844:	69fb      	ldr	r3, [r7, #28]
 8009846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009848:	4932      	ldr	r1, [pc, #200]	@ (8009914 <xTaskResumeAll+0x210>)
 800984a:	4613      	mov	r3, r2
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	4413      	add	r3, r2
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	440b      	add	r3, r1
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	69fa      	ldr	r2, [r7, #28]
 8009858:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800985a:	1c59      	adds	r1, r3, #1
 800985c:	482d      	ldr	r0, [pc, #180]	@ (8009914 <xTaskResumeAll+0x210>)
 800985e:	4613      	mov	r3, r2
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	4413      	add	r3, r2
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	4403      	add	r3, r0
 8009868:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800986a:	69fb      	ldr	r3, [r7, #28]
 800986c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800986e:	4b2a      	ldr	r3, [pc, #168]	@ (8009918 <xTaskResumeAll+0x214>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009874:	429a      	cmp	r2, r3
 8009876:	d904      	bls.n	8009882 <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8009878:	4a28      	ldr	r2, [pc, #160]	@ (800991c <xTaskResumeAll+0x218>)
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	2101      	movs	r1, #1
 800987e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009882:	4b22      	ldr	r3, [pc, #136]	@ (800990c <xTaskResumeAll+0x208>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	2b00      	cmp	r3, #0
 8009888:	f47f af67 	bne.w	800975a <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800988c:	69fb      	ldr	r3, [r7, #28]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d001      	beq.n	8009896 <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8009892:	f000 fc9b 	bl	800a1cc <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009896:	4b22      	ldr	r3, [pc, #136]	@ (8009920 <xTaskResumeAll+0x21c>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d012      	beq.n	80098c8 <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80098a2:	f000 f869 	bl	8009978 <xTaskIncrementTick>
 80098a6:	4603      	mov	r3, r0
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d004      	beq.n	80098b6 <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80098ac:	4a1b      	ldr	r2, [pc, #108]	@ (800991c <xTaskResumeAll+0x218>)
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	2101      	movs	r1, #1
 80098b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	3b01      	subs	r3, #1
 80098ba:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d1ef      	bne.n	80098a2 <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 80098c2:	4b17      	ldr	r3, [pc, #92]	@ (8009920 <xTaskResumeAll+0x21c>)
 80098c4:	2200      	movs	r2, #0
 80098c6:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80098c8:	4a14      	ldr	r2, [pc, #80]	@ (800991c <xTaskResumeAll+0x218>)
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d00b      	beq.n	80098ec <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80098d4:	2301      	movs	r3, #1
 80098d6:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80098d8:	4b0f      	ldr	r3, [pc, #60]	@ (8009918 <xTaskResumeAll+0x214>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4b11      	ldr	r3, [pc, #68]	@ (8009924 <xTaskResumeAll+0x220>)
 80098de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098e2:	601a      	str	r2, [r3, #0]
 80098e4:	f3bf 8f4f 	dsb	sy
 80098e8:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80098ec:	f001 fd6c 	bl	800b3c8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 80098f0:	69bb      	ldr	r3, [r7, #24]
 80098f2:	4619      	mov	r1, r3
 80098f4:	20d0      	movs	r0, #208	@ 0xd0
 80098f6:	f004 fc69 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 80098fa:	69bb      	ldr	r3, [r7, #24]
}
 80098fc:	4618      	mov	r0, r3
 80098fe:	3720      	adds	r7, #32
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}
 8009904:	20001170 	.word	0x20001170
 8009908:	20001148 	.word	0x20001148
 800990c:	20001108 	.word	0x20001108
 8009910:	20001150 	.word	0x20001150
 8009914:	20001038 	.word	0x20001038
 8009918:	20001034 	.word	0x20001034
 800991c:	2000115c 	.word	0x2000115c
 8009920:	20001158 	.word	0x20001158
 8009924:	e000ed04 	.word	0xe000ed04

08009928 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b082      	sub	sp, #8
 800992c:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800992e:	4b06      	ldr	r3, [pc, #24]	@ (8009948 <xTaskGetTickCount+0x20>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 8009934:	6879      	ldr	r1, [r7, #4]
 8009936:	20d1      	movs	r0, #209	@ 0xd1
 8009938:	f004 fc48 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 800993c:	687b      	ldr	r3, [r7, #4]
}
 800993e:	4618      	mov	r0, r3
 8009940:	3708      	adds	r7, #8
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop
 8009948:	2000114c 	.word	0x2000114c

0800994c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b082      	sub	sp, #8
 8009950:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009952:	f001 fdf3 	bl	800b53c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009956:	2300      	movs	r3, #0
 8009958:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800995a:	4b06      	ldr	r3, [pc, #24]	@ (8009974 <xTaskGetTickCountFromISR+0x28>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 8009960:	6839      	ldr	r1, [r7, #0]
 8009962:	20d2      	movs	r0, #210	@ 0xd2
 8009964:	f004 fc32 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8009968:	683b      	ldr	r3, [r7, #0]
}
 800996a:	4618      	mov	r0, r3
 800996c:	3708      	adds	r7, #8
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}
 8009972:	bf00      	nop
 8009974:	2000114c 	.word	0x2000114c

08009978 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b08a      	sub	sp, #40	@ 0x28
 800997c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800997e:	2300      	movs	r3, #0
 8009980:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8009982:	4b7d      	ldr	r3, [pc, #500]	@ (8009b78 <xTaskIncrementTick+0x200>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	2b00      	cmp	r3, #0
 8009988:	f040 80e6 	bne.w	8009b58 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800998c:	4b7b      	ldr	r3, [pc, #492]	@ (8009b7c <xTaskIncrementTick+0x204>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	3301      	adds	r3, #1
 8009992:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8009994:	4a79      	ldr	r2, [pc, #484]	@ (8009b7c <xTaskIncrementTick+0x204>)
 8009996:	6a3b      	ldr	r3, [r7, #32]
 8009998:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800999a:	6a3b      	ldr	r3, [r7, #32]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d121      	bne.n	80099e4 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80099a0:	4b77      	ldr	r3, [pc, #476]	@ (8009b80 <xTaskIncrementTick+0x208>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d00b      	beq.n	80099c2 <xTaskIncrementTick+0x4a>
    __asm volatile
 80099aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ae:	f383 8811 	msr	BASEPRI, r3
 80099b2:	f3bf 8f6f 	isb	sy
 80099b6:	f3bf 8f4f 	dsb	sy
 80099ba:	607b      	str	r3, [r7, #4]
}
 80099bc:	bf00      	nop
 80099be:	bf00      	nop
 80099c0:	e7fd      	b.n	80099be <xTaskIncrementTick+0x46>
 80099c2:	4b6f      	ldr	r3, [pc, #444]	@ (8009b80 <xTaskIncrementTick+0x208>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	61fb      	str	r3, [r7, #28]
 80099c8:	4b6e      	ldr	r3, [pc, #440]	@ (8009b84 <xTaskIncrementTick+0x20c>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a6c      	ldr	r2, [pc, #432]	@ (8009b80 <xTaskIncrementTick+0x208>)
 80099ce:	6013      	str	r3, [r2, #0]
 80099d0:	4a6c      	ldr	r2, [pc, #432]	@ (8009b84 <xTaskIncrementTick+0x20c>)
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	6013      	str	r3, [r2, #0]
 80099d6:	4b6c      	ldr	r3, [pc, #432]	@ (8009b88 <xTaskIncrementTick+0x210>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	3301      	adds	r3, #1
 80099dc:	4a6a      	ldr	r2, [pc, #424]	@ (8009b88 <xTaskIncrementTick+0x210>)
 80099de:	6013      	str	r3, [r2, #0]
 80099e0:	f000 fbf4 	bl	800a1cc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80099e4:	4b69      	ldr	r3, [pc, #420]	@ (8009b8c <xTaskIncrementTick+0x214>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	6a3a      	ldr	r2, [r7, #32]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	f0c0 80ad 	bcc.w	8009b4a <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099f0:	4b63      	ldr	r3, [pc, #396]	@ (8009b80 <xTaskIncrementTick+0x208>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d104      	bne.n	8009a04 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80099fa:	4b64      	ldr	r3, [pc, #400]	@ (8009b8c <xTaskIncrementTick+0x214>)
 80099fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a00:	601a      	str	r2, [r3, #0]
                    break;
 8009a02:	e0a2      	b.n	8009b4a <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009a04:	4b5e      	ldr	r3, [pc, #376]	@ (8009b80 <xTaskIncrementTick+0x208>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	68db      	ldr	r3, [r3, #12]
 8009a0a:	68db      	ldr	r3, [r3, #12]
 8009a0c:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	685b      	ldr	r3, [r3, #4]
 8009a12:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8009a14:	6a3a      	ldr	r2, [r7, #32]
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	d203      	bcs.n	8009a24 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8009a1c:	4a5b      	ldr	r2, [pc, #364]	@ (8009b8c <xTaskIncrementTick+0x214>)
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	6013      	str	r3, [r2, #0]
                        break;
 8009a22:	e092      	b.n	8009b4a <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8009a24:	69bb      	ldr	r3, [r7, #24]
 8009a26:	695b      	ldr	r3, [r3, #20]
 8009a28:	613b      	str	r3, [r7, #16]
 8009a2a:	69bb      	ldr	r3, [r7, #24]
 8009a2c:	689b      	ldr	r3, [r3, #8]
 8009a2e:	69ba      	ldr	r2, [r7, #24]
 8009a30:	68d2      	ldr	r2, [r2, #12]
 8009a32:	609a      	str	r2, [r3, #8]
 8009a34:	69bb      	ldr	r3, [r7, #24]
 8009a36:	68db      	ldr	r3, [r3, #12]
 8009a38:	69ba      	ldr	r2, [r7, #24]
 8009a3a:	6892      	ldr	r2, [r2, #8]
 8009a3c:	605a      	str	r2, [r3, #4]
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	685a      	ldr	r2, [r3, #4]
 8009a42:	69bb      	ldr	r3, [r7, #24]
 8009a44:	3304      	adds	r3, #4
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d103      	bne.n	8009a52 <xTaskIncrementTick+0xda>
 8009a4a:	69bb      	ldr	r3, [r7, #24]
 8009a4c:	68da      	ldr	r2, [r3, #12]
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	605a      	str	r2, [r3, #4]
 8009a52:	69bb      	ldr	r3, [r7, #24]
 8009a54:	2200      	movs	r2, #0
 8009a56:	615a      	str	r2, [r3, #20]
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	1e5a      	subs	r2, r3, #1
 8009a5e:	693b      	ldr	r3, [r7, #16]
 8009a60:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d01e      	beq.n	8009aa8 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8009a6a:	69bb      	ldr	r3, [r7, #24]
 8009a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a6e:	60fb      	str	r3, [r7, #12]
 8009a70:	69bb      	ldr	r3, [r7, #24]
 8009a72:	69db      	ldr	r3, [r3, #28]
 8009a74:	69ba      	ldr	r2, [r7, #24]
 8009a76:	6a12      	ldr	r2, [r2, #32]
 8009a78:	609a      	str	r2, [r3, #8]
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	6a1b      	ldr	r3, [r3, #32]
 8009a7e:	69ba      	ldr	r2, [r7, #24]
 8009a80:	69d2      	ldr	r2, [r2, #28]
 8009a82:	605a      	str	r2, [r3, #4]
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	685a      	ldr	r2, [r3, #4]
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	3318      	adds	r3, #24
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	d103      	bne.n	8009a98 <xTaskIncrementTick+0x120>
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	6a1a      	ldr	r2, [r3, #32]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	605a      	str	r2, [r3, #4]
 8009a98:	69bb      	ldr	r3, [r7, #24]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	629a      	str	r2, [r3, #40]	@ 0x28
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	1e5a      	subs	r2, r3, #1
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8009aa8:	69bb      	ldr	r3, [r7, #24]
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f004 fc86 	bl	800e3bc <SEGGER_SYSVIEW_OnTaskStartReady>
 8009ab0:	69bb      	ldr	r3, [r7, #24]
 8009ab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ab4:	4b36      	ldr	r3, [pc, #216]	@ (8009b90 <xTaskIncrementTick+0x218>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d903      	bls.n	8009ac4 <xTaskIncrementTick+0x14c>
 8009abc:	69bb      	ldr	r3, [r7, #24]
 8009abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ac0:	4a33      	ldr	r2, [pc, #204]	@ (8009b90 <xTaskIncrementTick+0x218>)
 8009ac2:	6013      	str	r3, [r2, #0]
 8009ac4:	69bb      	ldr	r3, [r7, #24]
 8009ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ac8:	4932      	ldr	r1, [pc, #200]	@ (8009b94 <xTaskIncrementTick+0x21c>)
 8009aca:	4613      	mov	r3, r2
 8009acc:	009b      	lsls	r3, r3, #2
 8009ace:	4413      	add	r3, r2
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	440b      	add	r3, r1
 8009ad4:	3304      	adds	r3, #4
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	60bb      	str	r3, [r7, #8]
 8009ada:	69bb      	ldr	r3, [r7, #24]
 8009adc:	68ba      	ldr	r2, [r7, #8]
 8009ade:	609a      	str	r2, [r3, #8]
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	689a      	ldr	r2, [r3, #8]
 8009ae4:	69bb      	ldr	r3, [r7, #24]
 8009ae6:	60da      	str	r2, [r3, #12]
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	69ba      	ldr	r2, [r7, #24]
 8009aee:	3204      	adds	r2, #4
 8009af0:	605a      	str	r2, [r3, #4]
 8009af2:	69bb      	ldr	r3, [r7, #24]
 8009af4:	1d1a      	adds	r2, r3, #4
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	609a      	str	r2, [r3, #8]
 8009afa:	69bb      	ldr	r3, [r7, #24]
 8009afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009afe:	4613      	mov	r3, r2
 8009b00:	009b      	lsls	r3, r3, #2
 8009b02:	4413      	add	r3, r2
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	4a23      	ldr	r2, [pc, #140]	@ (8009b94 <xTaskIncrementTick+0x21c>)
 8009b08:	441a      	add	r2, r3
 8009b0a:	69bb      	ldr	r3, [r7, #24]
 8009b0c:	615a      	str	r2, [r3, #20]
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b12:	4920      	ldr	r1, [pc, #128]	@ (8009b94 <xTaskIncrementTick+0x21c>)
 8009b14:	4613      	mov	r3, r2
 8009b16:	009b      	lsls	r3, r3, #2
 8009b18:	4413      	add	r3, r2
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	440b      	add	r3, r1
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	69ba      	ldr	r2, [r7, #24]
 8009b22:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009b24:	1c59      	adds	r1, r3, #1
 8009b26:	481b      	ldr	r0, [pc, #108]	@ (8009b94 <xTaskIncrementTick+0x21c>)
 8009b28:	4613      	mov	r3, r2
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	4413      	add	r3, r2
 8009b2e:	009b      	lsls	r3, r3, #2
 8009b30:	4403      	add	r3, r0
 8009b32:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009b34:	69bb      	ldr	r3, [r7, #24]
 8009b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b38:	4b17      	ldr	r3, [pc, #92]	@ (8009b98 <xTaskIncrementTick+0x220>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	f67f af56 	bls.w	80099f0 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8009b44:	2301      	movs	r3, #1
 8009b46:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b48:	e752      	b.n	80099f0 <xTaskIncrementTick+0x78>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8009b4a:	4b14      	ldr	r3, [pc, #80]	@ (8009b9c <xTaskIncrementTick+0x224>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d007      	beq.n	8009b62 <xTaskIncrementTick+0x1ea>
                {
                    xSwitchRequired = pdTRUE;
 8009b52:	2301      	movs	r3, #1
 8009b54:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b56:	e004      	b.n	8009b62 <xTaskIncrementTick+0x1ea>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8009b58:	4b11      	ldr	r3, [pc, #68]	@ (8009ba0 <xTaskIncrementTick+0x228>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	4a10      	ldr	r2, [pc, #64]	@ (8009ba0 <xTaskIncrementTick+0x228>)
 8009b60:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 8009b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b64:	4619      	mov	r1, r3
 8009b66:	20db      	movs	r0, #219	@ 0xdb
 8009b68:	f004 fb30 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 8009b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3728      	adds	r7, #40	@ 0x28
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop
 8009b78:	20001170 	.word	0x20001170
 8009b7c:	2000114c 	.word	0x2000114c
 8009b80:	20001100 	.word	0x20001100
 8009b84:	20001104 	.word	0x20001104
 8009b88:	20001160 	.word	0x20001160
 8009b8c:	20001168 	.word	0x20001168
 8009b90:	20001150 	.word	0x20001150
 8009b94:	20001038 	.word	0x20001038
 8009b98:	20001034 	.word	0x20001034
 8009b9c:	2000115c 	.word	0x2000115c
 8009ba0:	20001158 	.word	0x20001158

08009ba4 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8009baa:	4b31      	ldr	r3, [pc, #196]	@ (8009c70 <vTaskSwitchContext+0xcc>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d003      	beq.n	8009bba <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8009bb2:	4b30      	ldr	r3, [pc, #192]	@ (8009c74 <vTaskSwitchContext+0xd0>)
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8009bb8:	e056      	b.n	8009c68 <vTaskSwitchContext+0xc4>
            xYieldPendings[ 0 ] = pdFALSE;
 8009bba:	4b2e      	ldr	r3, [pc, #184]	@ (8009c74 <vTaskSwitchContext+0xd0>)
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8009bc0:	4b2d      	ldr	r3, [pc, #180]	@ (8009c78 <vTaskSwitchContext+0xd4>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	60fb      	str	r3, [r7, #12]
 8009bc6:	e011      	b.n	8009bec <vTaskSwitchContext+0x48>
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d10b      	bne.n	8009be6 <vTaskSwitchContext+0x42>
    __asm volatile
 8009bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd2:	f383 8811 	msr	BASEPRI, r3
 8009bd6:	f3bf 8f6f 	isb	sy
 8009bda:	f3bf 8f4f 	dsb	sy
 8009bde:	607b      	str	r3, [r7, #4]
}
 8009be0:	bf00      	nop
 8009be2:	bf00      	nop
 8009be4:	e7fd      	b.n	8009be2 <vTaskSwitchContext+0x3e>
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	3b01      	subs	r3, #1
 8009bea:	60fb      	str	r3, [r7, #12]
 8009bec:	4923      	ldr	r1, [pc, #140]	@ (8009c7c <vTaskSwitchContext+0xd8>)
 8009bee:	68fa      	ldr	r2, [r7, #12]
 8009bf0:	4613      	mov	r3, r2
 8009bf2:	009b      	lsls	r3, r3, #2
 8009bf4:	4413      	add	r3, r2
 8009bf6:	009b      	lsls	r3, r3, #2
 8009bf8:	440b      	add	r3, r1
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d0e3      	beq.n	8009bc8 <vTaskSwitchContext+0x24>
 8009c00:	68fa      	ldr	r2, [r7, #12]
 8009c02:	4613      	mov	r3, r2
 8009c04:	009b      	lsls	r3, r3, #2
 8009c06:	4413      	add	r3, r2
 8009c08:	009b      	lsls	r3, r3, #2
 8009c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8009c7c <vTaskSwitchContext+0xd8>)
 8009c0c:	4413      	add	r3, r2
 8009c0e:	60bb      	str	r3, [r7, #8]
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	685a      	ldr	r2, [r3, #4]
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	605a      	str	r2, [r3, #4]
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	685a      	ldr	r2, [r3, #4]
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	3308      	adds	r3, #8
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d103      	bne.n	8009c2e <vTaskSwitchContext+0x8a>
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	68da      	ldr	r2, [r3, #12]
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	605a      	str	r2, [r3, #4]
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	68db      	ldr	r3, [r3, #12]
 8009c34:	4a12      	ldr	r2, [pc, #72]	@ (8009c80 <vTaskSwitchContext+0xdc>)
 8009c36:	6013      	str	r3, [r2, #0]
 8009c38:	4a0f      	ldr	r2, [pc, #60]	@ (8009c78 <vTaskSwitchContext+0xd4>)
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 8009c3e:	4b11      	ldr	r3, [pc, #68]	@ (8009c84 <vTaskSwitchContext+0xe0>)
 8009c40:	681a      	ldr	r2, [r3, #0]
 8009c42:	4b0f      	ldr	r3, [pc, #60]	@ (8009c80 <vTaskSwitchContext+0xdc>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	429a      	cmp	r2, r3
 8009c48:	d102      	bne.n	8009c50 <vTaskSwitchContext+0xac>
 8009c4a:	f004 fb17 	bl	800e27c <SEGGER_SYSVIEW_OnIdle>
 8009c4e:	e004      	b.n	8009c5a <vTaskSwitchContext+0xb6>
 8009c50:	4b0b      	ldr	r3, [pc, #44]	@ (8009c80 <vTaskSwitchContext+0xdc>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4618      	mov	r0, r3
 8009c56:	f004 fb6f 	bl	800e338 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8009c5a:	4b09      	ldr	r3, [pc, #36]	@ (8009c80 <vTaskSwitchContext+0xdc>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8009c5e:	4b08      	ldr	r3, [pc, #32]	@ (8009c80 <vTaskSwitchContext+0xdc>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	3354      	adds	r3, #84	@ 0x54
 8009c64:	4a08      	ldr	r2, [pc, #32]	@ (8009c88 <vTaskSwitchContext+0xe4>)
 8009c66:	6013      	str	r3, [r2, #0]
    }
 8009c68:	bf00      	nop
 8009c6a:	3710      	adds	r7, #16
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bd80      	pop	{r7, pc}
 8009c70:	20001170 	.word	0x20001170
 8009c74:	2000115c 	.word	0x2000115c
 8009c78:	20001150 	.word	0x20001150
 8009c7c:	20001038 	.word	0x20001038
 8009c80:	20001034 	.word	0x20001034
 8009c84:	2000116c 	.word	0x2000116c
 8009c88:	20000064 	.word	0x20000064

08009c8c <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d10b      	bne.n	8009cb4 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8009c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ca0:	f383 8811 	msr	BASEPRI, r3
 8009ca4:	f3bf 8f6f 	isb	sy
 8009ca8:	f3bf 8f4f 	dsb	sy
 8009cac:	60fb      	str	r3, [r7, #12]
}
 8009cae:	bf00      	nop
 8009cb0:	bf00      	nop
 8009cb2:	e7fd      	b.n	8009cb0 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009cb4:	4b08      	ldr	r3, [pc, #32]	@ (8009cd8 <vTaskPlaceOnEventList+0x4c>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	3318      	adds	r3, #24
 8009cba:	4619      	mov	r1, r3
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f7fe f97e 	bl	8007fbe <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009cc2:	2101      	movs	r1, #1
 8009cc4:	6838      	ldr	r0, [r7, #0]
 8009cc6:	f000 fe65 	bl	800a994 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 8009cca:	20e1      	movs	r0, #225	@ 0xe1
 8009ccc:	f004 fa42 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
}
 8009cd0:	bf00      	nop
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}
 8009cd8:	20001034 	.word	0x20001034

08009cdc <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b086      	sub	sp, #24
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	60f8      	str	r0, [r7, #12]
 8009ce4:	60b9      	str	r1, [r7, #8]
 8009ce6:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d10b      	bne.n	8009d06 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8009cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf2:	f383 8811 	msr	BASEPRI, r3
 8009cf6:	f3bf 8f6f 	isb	sy
 8009cfa:	f3bf 8f4f 	dsb	sy
 8009cfe:	613b      	str	r3, [r7, #16]
}
 8009d00:	bf00      	nop
 8009d02:	bf00      	nop
 8009d04:	e7fd      	b.n	8009d02 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	617b      	str	r3, [r7, #20]
 8009d0c:	4b17      	ldr	r3, [pc, #92]	@ (8009d6c <vTaskPlaceOnEventListRestricted+0x90>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	697a      	ldr	r2, [r7, #20]
 8009d12:	61da      	str	r2, [r3, #28]
 8009d14:	4b15      	ldr	r3, [pc, #84]	@ (8009d6c <vTaskPlaceOnEventListRestricted+0x90>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	697a      	ldr	r2, [r7, #20]
 8009d1a:	6892      	ldr	r2, [r2, #8]
 8009d1c:	621a      	str	r2, [r3, #32]
 8009d1e:	4b13      	ldr	r3, [pc, #76]	@ (8009d6c <vTaskPlaceOnEventListRestricted+0x90>)
 8009d20:	681a      	ldr	r2, [r3, #0]
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	689b      	ldr	r3, [r3, #8]
 8009d26:	3218      	adds	r2, #24
 8009d28:	605a      	str	r2, [r3, #4]
 8009d2a:	4b10      	ldr	r3, [pc, #64]	@ (8009d6c <vTaskPlaceOnEventListRestricted+0x90>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f103 0218 	add.w	r2, r3, #24
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	609a      	str	r2, [r3, #8]
 8009d36:	4b0d      	ldr	r3, [pc, #52]	@ (8009d6c <vTaskPlaceOnEventListRestricted+0x90>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	68fa      	ldr	r2, [r7, #12]
 8009d3c:	629a      	str	r2, [r3, #40]	@ 0x28
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	1c5a      	adds	r2, r3, #1
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d002      	beq.n	8009d54 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8009d4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009d52:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009d54:	6879      	ldr	r1, [r7, #4]
 8009d56:	68b8      	ldr	r0, [r7, #8]
 8009d58:	f000 fe1c 	bl	800a994 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 8009d5c:	20e3      	movs	r0, #227	@ 0xe3
 8009d5e:	f004 f9f9 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8009d62:	bf00      	nop
 8009d64:	3718      	adds	r7, #24
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}
 8009d6a:	bf00      	nop
 8009d6c:	20001034 	.word	0x20001034

08009d70 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b08a      	sub	sp, #40	@ 0x28
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	68db      	ldr	r3, [r3, #12]
 8009d7e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8009d80:	6a3b      	ldr	r3, [r7, #32]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d10b      	bne.n	8009d9e <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8009d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8a:	f383 8811 	msr	BASEPRI, r3
 8009d8e:	f3bf 8f6f 	isb	sy
 8009d92:	f3bf 8f4f 	dsb	sy
 8009d96:	60fb      	str	r3, [r7, #12]
}
 8009d98:	bf00      	nop
 8009d9a:	bf00      	nop
 8009d9c:	e7fd      	b.n	8009d9a <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8009d9e:	6a3b      	ldr	r3, [r7, #32]
 8009da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009da2:	61fb      	str	r3, [r7, #28]
 8009da4:	6a3b      	ldr	r3, [r7, #32]
 8009da6:	69db      	ldr	r3, [r3, #28]
 8009da8:	6a3a      	ldr	r2, [r7, #32]
 8009daa:	6a12      	ldr	r2, [r2, #32]
 8009dac:	609a      	str	r2, [r3, #8]
 8009dae:	6a3b      	ldr	r3, [r7, #32]
 8009db0:	6a1b      	ldr	r3, [r3, #32]
 8009db2:	6a3a      	ldr	r2, [r7, #32]
 8009db4:	69d2      	ldr	r2, [r2, #28]
 8009db6:	605a      	str	r2, [r3, #4]
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	685a      	ldr	r2, [r3, #4]
 8009dbc:	6a3b      	ldr	r3, [r7, #32]
 8009dbe:	3318      	adds	r3, #24
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d103      	bne.n	8009dcc <xTaskRemoveFromEventList+0x5c>
 8009dc4:	6a3b      	ldr	r3, [r7, #32]
 8009dc6:	6a1a      	ldr	r2, [r3, #32]
 8009dc8:	69fb      	ldr	r3, [r7, #28]
 8009dca:	605a      	str	r2, [r3, #4]
 8009dcc:	6a3b      	ldr	r3, [r7, #32]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	629a      	str	r2, [r3, #40]	@ 0x28
 8009dd2:	69fb      	ldr	r3, [r7, #28]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	1e5a      	subs	r2, r3, #1
 8009dd8:	69fb      	ldr	r3, [r7, #28]
 8009dda:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8009ddc:	4b4f      	ldr	r3, [pc, #316]	@ (8009f1c <xTaskRemoveFromEventList+0x1ac>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d165      	bne.n	8009eb0 <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8009de4:	6a3b      	ldr	r3, [r7, #32]
 8009de6:	695b      	ldr	r3, [r3, #20]
 8009de8:	617b      	str	r3, [r7, #20]
 8009dea:	6a3b      	ldr	r3, [r7, #32]
 8009dec:	689b      	ldr	r3, [r3, #8]
 8009dee:	6a3a      	ldr	r2, [r7, #32]
 8009df0:	68d2      	ldr	r2, [r2, #12]
 8009df2:	609a      	str	r2, [r3, #8]
 8009df4:	6a3b      	ldr	r3, [r7, #32]
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	6a3a      	ldr	r2, [r7, #32]
 8009dfa:	6892      	ldr	r2, [r2, #8]
 8009dfc:	605a      	str	r2, [r3, #4]
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	685a      	ldr	r2, [r3, #4]
 8009e02:	6a3b      	ldr	r3, [r7, #32]
 8009e04:	3304      	adds	r3, #4
 8009e06:	429a      	cmp	r2, r3
 8009e08:	d103      	bne.n	8009e12 <xTaskRemoveFromEventList+0xa2>
 8009e0a:	6a3b      	ldr	r3, [r7, #32]
 8009e0c:	68da      	ldr	r2, [r3, #12]
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	605a      	str	r2, [r3, #4]
 8009e12:	6a3b      	ldr	r3, [r7, #32]
 8009e14:	2200      	movs	r2, #0
 8009e16:	615a      	str	r2, [r3, #20]
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	1e5a      	subs	r2, r3, #1
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8009e22:	6a3b      	ldr	r3, [r7, #32]
 8009e24:	4618      	mov	r0, r3
 8009e26:	f004 fac9 	bl	800e3bc <SEGGER_SYSVIEW_OnTaskStartReady>
 8009e2a:	6a3b      	ldr	r3, [r7, #32]
 8009e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8009f20 <xTaskRemoveFromEventList+0x1b0>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d903      	bls.n	8009e3e <xTaskRemoveFromEventList+0xce>
 8009e36:	6a3b      	ldr	r3, [r7, #32]
 8009e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e3a:	4a39      	ldr	r2, [pc, #228]	@ (8009f20 <xTaskRemoveFromEventList+0x1b0>)
 8009e3c:	6013      	str	r3, [r2, #0]
 8009e3e:	6a3b      	ldr	r3, [r7, #32]
 8009e40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e42:	4938      	ldr	r1, [pc, #224]	@ (8009f24 <xTaskRemoveFromEventList+0x1b4>)
 8009e44:	4613      	mov	r3, r2
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	4413      	add	r3, r2
 8009e4a:	009b      	lsls	r3, r3, #2
 8009e4c:	440b      	add	r3, r1
 8009e4e:	3304      	adds	r3, #4
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	613b      	str	r3, [r7, #16]
 8009e54:	6a3b      	ldr	r3, [r7, #32]
 8009e56:	693a      	ldr	r2, [r7, #16]
 8009e58:	609a      	str	r2, [r3, #8]
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	689a      	ldr	r2, [r3, #8]
 8009e5e:	6a3b      	ldr	r3, [r7, #32]
 8009e60:	60da      	str	r2, [r3, #12]
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	6a3a      	ldr	r2, [r7, #32]
 8009e68:	3204      	adds	r2, #4
 8009e6a:	605a      	str	r2, [r3, #4]
 8009e6c:	6a3b      	ldr	r3, [r7, #32]
 8009e6e:	1d1a      	adds	r2, r3, #4
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	609a      	str	r2, [r3, #8]
 8009e74:	6a3b      	ldr	r3, [r7, #32]
 8009e76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e78:	4613      	mov	r3, r2
 8009e7a:	009b      	lsls	r3, r3, #2
 8009e7c:	4413      	add	r3, r2
 8009e7e:	009b      	lsls	r3, r3, #2
 8009e80:	4a28      	ldr	r2, [pc, #160]	@ (8009f24 <xTaskRemoveFromEventList+0x1b4>)
 8009e82:	441a      	add	r2, r3
 8009e84:	6a3b      	ldr	r3, [r7, #32]
 8009e86:	615a      	str	r2, [r3, #20]
 8009e88:	6a3b      	ldr	r3, [r7, #32]
 8009e8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e8c:	4925      	ldr	r1, [pc, #148]	@ (8009f24 <xTaskRemoveFromEventList+0x1b4>)
 8009e8e:	4613      	mov	r3, r2
 8009e90:	009b      	lsls	r3, r3, #2
 8009e92:	4413      	add	r3, r2
 8009e94:	009b      	lsls	r3, r3, #2
 8009e96:	440b      	add	r3, r1
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	6a3a      	ldr	r2, [r7, #32]
 8009e9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009e9e:	1c59      	adds	r1, r3, #1
 8009ea0:	4820      	ldr	r0, [pc, #128]	@ (8009f24 <xTaskRemoveFromEventList+0x1b4>)
 8009ea2:	4613      	mov	r3, r2
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	4413      	add	r3, r2
 8009ea8:	009b      	lsls	r3, r3, #2
 8009eaa:	4403      	add	r3, r0
 8009eac:	6019      	str	r1, [r3, #0]
 8009eae:	e01b      	b.n	8009ee8 <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8009f28 <xTaskRemoveFromEventList+0x1b8>)
 8009eb2:	685b      	ldr	r3, [r3, #4]
 8009eb4:	61bb      	str	r3, [r7, #24]
 8009eb6:	6a3b      	ldr	r3, [r7, #32]
 8009eb8:	69ba      	ldr	r2, [r7, #24]
 8009eba:	61da      	str	r2, [r3, #28]
 8009ebc:	69bb      	ldr	r3, [r7, #24]
 8009ebe:	689a      	ldr	r2, [r3, #8]
 8009ec0:	6a3b      	ldr	r3, [r7, #32]
 8009ec2:	621a      	str	r2, [r3, #32]
 8009ec4:	69bb      	ldr	r3, [r7, #24]
 8009ec6:	689b      	ldr	r3, [r3, #8]
 8009ec8:	6a3a      	ldr	r2, [r7, #32]
 8009eca:	3218      	adds	r2, #24
 8009ecc:	605a      	str	r2, [r3, #4]
 8009ece:	6a3b      	ldr	r3, [r7, #32]
 8009ed0:	f103 0218 	add.w	r2, r3, #24
 8009ed4:	69bb      	ldr	r3, [r7, #24]
 8009ed6:	609a      	str	r2, [r3, #8]
 8009ed8:	6a3b      	ldr	r3, [r7, #32]
 8009eda:	4a13      	ldr	r2, [pc, #76]	@ (8009f28 <xTaskRemoveFromEventList+0x1b8>)
 8009edc:	629a      	str	r2, [r3, #40]	@ 0x28
 8009ede:	4b12      	ldr	r3, [pc, #72]	@ (8009f28 <xTaskRemoveFromEventList+0x1b8>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	4a10      	ldr	r2, [pc, #64]	@ (8009f28 <xTaskRemoveFromEventList+0x1b8>)
 8009ee6:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009ee8:	6a3b      	ldr	r3, [r7, #32]
 8009eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009eec:	4b0f      	ldr	r3, [pc, #60]	@ (8009f2c <xTaskRemoveFromEventList+0x1bc>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ef2:	429a      	cmp	r2, r3
 8009ef4:	d905      	bls.n	8009f02 <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8009efa:	4b0d      	ldr	r3, [pc, #52]	@ (8009f30 <xTaskRemoveFromEventList+0x1c0>)
 8009efc:	2201      	movs	r2, #1
 8009efe:	601a      	str	r2, [r3, #0]
 8009f00:	e001      	b.n	8009f06 <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 8009f02:	2300      	movs	r3, #0
 8009f04:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 8009f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f08:	4619      	mov	r1, r3
 8009f0a:	20e4      	movs	r0, #228	@ 0xe4
 8009f0c:	f004 f95e 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 8009f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3728      	adds	r7, #40	@ 0x28
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop
 8009f1c:	20001170 	.word	0x20001170
 8009f20:	20001150 	.word	0x20001150
 8009f24:	20001038 	.word	0x20001038
 8009f28:	20001108 	.word	0x20001108
 8009f2c:	20001034 	.word	0x20001034
 8009f30:	2000115c 	.word	0x2000115c

08009f34 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b082      	sub	sp, #8
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009f3c:	4b07      	ldr	r3, [pc, #28]	@ (8009f5c <vTaskInternalSetTimeOutState+0x28>)
 8009f3e:	681a      	ldr	r2, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8009f44:	4b06      	ldr	r3, [pc, #24]	@ (8009f60 <vTaskInternalSetTimeOutState+0x2c>)
 8009f46:	681a      	ldr	r2, [r3, #0]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 8009f4c:	20e7      	movs	r0, #231	@ 0xe7
 8009f4e:	f004 f901 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
}
 8009f52:	bf00      	nop
 8009f54:	3708      	adds	r7, #8
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop
 8009f5c:	20001160 	.word	0x20001160
 8009f60:	2000114c 	.word	0x2000114c

08009f64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b088      	sub	sp, #32
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d10b      	bne.n	8009f8c <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8009f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f78:	f383 8811 	msr	BASEPRI, r3
 8009f7c:	f3bf 8f6f 	isb	sy
 8009f80:	f3bf 8f4f 	dsb	sy
 8009f84:	613b      	str	r3, [r7, #16]
}
 8009f86:	bf00      	nop
 8009f88:	bf00      	nop
 8009f8a:	e7fd      	b.n	8009f88 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d10b      	bne.n	8009faa <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8009f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f96:	f383 8811 	msr	BASEPRI, r3
 8009f9a:	f3bf 8f6f 	isb	sy
 8009f9e:	f3bf 8f4f 	dsb	sy
 8009fa2:	60fb      	str	r3, [r7, #12]
}
 8009fa4:	bf00      	nop
 8009fa6:	bf00      	nop
 8009fa8:	e7fd      	b.n	8009fa6 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8009faa:	f001 f9db 	bl	800b364 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8009fae:	4b21      	ldr	r3, [pc, #132]	@ (800a034 <xTaskCheckForTimeOut+0xd0>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	685b      	ldr	r3, [r3, #4]
 8009fb8:	69ba      	ldr	r2, [r7, #24]
 8009fba:	1ad3      	subs	r3, r2, r3
 8009fbc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009fc6:	d102      	bne.n	8009fce <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	61fb      	str	r3, [r7, #28]
 8009fcc:	e026      	b.n	800a01c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681a      	ldr	r2, [r3, #0]
 8009fd2:	4b19      	ldr	r3, [pc, #100]	@ (800a038 <xTaskCheckForTimeOut+0xd4>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d00a      	beq.n	8009ff0 <xTaskCheckForTimeOut+0x8c>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	685b      	ldr	r3, [r3, #4]
 8009fde:	69ba      	ldr	r2, [r7, #24]
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d305      	bcc.n	8009ff0 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	2200      	movs	r2, #0
 8009fec:	601a      	str	r2, [r3, #0]
 8009fee:	e015      	b.n	800a01c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	697a      	ldr	r2, [r7, #20]
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d20b      	bcs.n	800a012 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	681a      	ldr	r2, [r3, #0]
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	1ad2      	subs	r2, r2, r3
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f7ff ff94 	bl	8009f34 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800a00c:	2300      	movs	r3, #0
 800a00e:	61fb      	str	r3, [r7, #28]
 800a010:	e004      	b.n	800a01c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	2200      	movs	r2, #0
 800a016:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800a018:	2301      	movs	r3, #1
 800a01a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800a01c:	f001 f9d4 	bl	800b3c8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 800a020:	69fb      	ldr	r3, [r7, #28]
 800a022:	4619      	mov	r1, r3
 800a024:	20e8      	movs	r0, #232	@ 0xe8
 800a026:	f004 f8d1 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800a02a:	69fb      	ldr	r3, [r7, #28]
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3720      	adds	r7, #32
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}
 800a034:	2000114c 	.word	0x2000114c
 800a038:	20001160 	.word	0x20001160

0800a03c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800a040:	4b03      	ldr	r3, [pc, #12]	@ (800a050 <vTaskMissedYield+0x14>)
 800a042:	2201      	movs	r2, #1
 800a044:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 800a046:	20e9      	movs	r0, #233	@ 0xe9
 800a048:	f004 f884 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
}
 800a04c:	bf00      	nop
 800a04e:	bd80      	pop	{r7, pc}
 800a050:	2000115c 	.word	0x2000115c

0800a054 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b082      	sub	sp, #8
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800a05c:	f000 f852 	bl	800a104 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 800a060:	4b06      	ldr	r3, [pc, #24]	@ (800a07c <prvIdleTask+0x28>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	2b01      	cmp	r3, #1
 800a066:	d9f9      	bls.n	800a05c <prvIdleTask+0x8>
            {
                taskYIELD();
 800a068:	4b05      	ldr	r3, [pc, #20]	@ (800a080 <prvIdleTask+0x2c>)
 800a06a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a06e:	601a      	str	r2, [r3, #0]
 800a070:	f3bf 8f4f 	dsb	sy
 800a074:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800a078:	e7f0      	b.n	800a05c <prvIdleTask+0x8>
 800a07a:	bf00      	nop
 800a07c:	20001038 	.word	0x20001038
 800a080:	e000ed04 	.word	0xe000ed04

0800a084 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b082      	sub	sp, #8
 800a088:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a08a:	2300      	movs	r3, #0
 800a08c:	607b      	str	r3, [r7, #4]
 800a08e:	e00c      	b.n	800a0aa <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a090:	687a      	ldr	r2, [r7, #4]
 800a092:	4613      	mov	r3, r2
 800a094:	009b      	lsls	r3, r3, #2
 800a096:	4413      	add	r3, r2
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	4a12      	ldr	r2, [pc, #72]	@ (800a0e4 <prvInitialiseTaskLists+0x60>)
 800a09c:	4413      	add	r3, r2
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f7fd ff5c 	bl	8007f5c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	607b      	str	r3, [r7, #4]
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2b07      	cmp	r3, #7
 800a0ae:	d9ef      	bls.n	800a090 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800a0b0:	480d      	ldr	r0, [pc, #52]	@ (800a0e8 <prvInitialiseTaskLists+0x64>)
 800a0b2:	f7fd ff53 	bl	8007f5c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800a0b6:	480d      	ldr	r0, [pc, #52]	@ (800a0ec <prvInitialiseTaskLists+0x68>)
 800a0b8:	f7fd ff50 	bl	8007f5c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800a0bc:	480c      	ldr	r0, [pc, #48]	@ (800a0f0 <prvInitialiseTaskLists+0x6c>)
 800a0be:	f7fd ff4d 	bl	8007f5c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800a0c2:	480c      	ldr	r0, [pc, #48]	@ (800a0f4 <prvInitialiseTaskLists+0x70>)
 800a0c4:	f7fd ff4a 	bl	8007f5c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800a0c8:	480b      	ldr	r0, [pc, #44]	@ (800a0f8 <prvInitialiseTaskLists+0x74>)
 800a0ca:	f7fd ff47 	bl	8007f5c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800a0ce:	4b0b      	ldr	r3, [pc, #44]	@ (800a0fc <prvInitialiseTaskLists+0x78>)
 800a0d0:	4a05      	ldr	r2, [pc, #20]	@ (800a0e8 <prvInitialiseTaskLists+0x64>)
 800a0d2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a0d4:	4b0a      	ldr	r3, [pc, #40]	@ (800a100 <prvInitialiseTaskLists+0x7c>)
 800a0d6:	4a05      	ldr	r2, [pc, #20]	@ (800a0ec <prvInitialiseTaskLists+0x68>)
 800a0d8:	601a      	str	r2, [r3, #0]
}
 800a0da:	bf00      	nop
 800a0dc:	3708      	adds	r7, #8
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}
 800a0e2:	bf00      	nop
 800a0e4:	20001038 	.word	0x20001038
 800a0e8:	200010d8 	.word	0x200010d8
 800a0ec:	200010ec 	.word	0x200010ec
 800a0f0:	20001108 	.word	0x20001108
 800a0f4:	2000111c 	.word	0x2000111c
 800a0f8:	20001134 	.word	0x20001134
 800a0fc:	20001100 	.word	0x20001100
 800a100:	20001104 	.word	0x20001104

0800a104 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b082      	sub	sp, #8
 800a108:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a10a:	e019      	b.n	800a140 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 800a10c:	f001 f92a 	bl	800b364 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800a110:	4b10      	ldr	r3, [pc, #64]	@ (800a154 <prvCheckTasksWaitingTermination+0x50>)
 800a112:	68db      	ldr	r3, [r3, #12]
 800a114:	68db      	ldr	r3, [r3, #12]
 800a116:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	3304      	adds	r3, #4
 800a11c:	4618      	mov	r0, r3
 800a11e:	f7fd ff89 	bl	8008034 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800a122:	4b0d      	ldr	r3, [pc, #52]	@ (800a158 <prvCheckTasksWaitingTermination+0x54>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	3b01      	subs	r3, #1
 800a128:	4a0b      	ldr	r2, [pc, #44]	@ (800a158 <prvCheckTasksWaitingTermination+0x54>)
 800a12a:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800a12c:	4b0b      	ldr	r3, [pc, #44]	@ (800a15c <prvCheckTasksWaitingTermination+0x58>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	3b01      	subs	r3, #1
 800a132:	4a0a      	ldr	r2, [pc, #40]	@ (800a15c <prvCheckTasksWaitingTermination+0x58>)
 800a134:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800a136:	f001 f947 	bl	800b3c8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f000 f810 	bl	800a160 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a140:	4b06      	ldr	r3, [pc, #24]	@ (800a15c <prvCheckTasksWaitingTermination+0x58>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d1e1      	bne.n	800a10c <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800a148:	bf00      	nop
 800a14a:	bf00      	nop
 800a14c:	3708      	adds	r7, #8
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
 800a152:	bf00      	nop
 800a154:	2000111c 	.word	0x2000111c
 800a158:	20001148 	.word	0x20001148
 800a15c:	20001130 	.word	0x20001130

0800a160 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800a160:	b580      	push	{r7, lr}
 800a162:	b084      	sub	sp, #16
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	3354      	adds	r3, #84	@ 0x54
 800a16c:	4618      	mov	r0, r3
 800a16e:	f004 fbe5 	bl	800e93c <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d108      	bne.n	800a18e <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a180:	4618      	mov	r0, r3
 800a182:	f001 fb4f 	bl	800b824 <vPortFree>
                vPortFree( pxTCB );
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f001 fb4c 	bl	800b824 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800a18c:	e019      	b.n	800a1c2 <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a194:	2b01      	cmp	r3, #1
 800a196:	d103      	bne.n	800a1a0 <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f001 fb43 	bl	800b824 <vPortFree>
    }
 800a19e:	e010      	b.n	800a1c2 <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a1a6:	2b02      	cmp	r3, #2
 800a1a8:	d00b      	beq.n	800a1c2 <prvDeleteTCB+0x62>
    __asm volatile
 800a1aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ae:	f383 8811 	msr	BASEPRI, r3
 800a1b2:	f3bf 8f6f 	isb	sy
 800a1b6:	f3bf 8f4f 	dsb	sy
 800a1ba:	60fb      	str	r3, [r7, #12]
}
 800a1bc:	bf00      	nop
 800a1be:	bf00      	nop
 800a1c0:	e7fd      	b.n	800a1be <prvDeleteTCB+0x5e>
    }
 800a1c2:	bf00      	nop
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}
	...

0800a1cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a1fc <prvResetNextTaskUnblockTime+0x30>)
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d104      	bne.n	800a1e4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800a1da:	4b09      	ldr	r3, [pc, #36]	@ (800a200 <prvResetNextTaskUnblockTime+0x34>)
 800a1dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a1e0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800a1e2:	e005      	b.n	800a1f0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a1e4:	4b05      	ldr	r3, [pc, #20]	@ (800a1fc <prvResetNextTaskUnblockTime+0x30>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	4a04      	ldr	r2, [pc, #16]	@ (800a200 <prvResetNextTaskUnblockTime+0x34>)
 800a1ee:	6013      	str	r3, [r2, #0]
}
 800a1f0:	bf00      	nop
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f8:	4770      	bx	lr
 800a1fa:	bf00      	nop
 800a1fc:	20001100 	.word	0x20001100
 800a200:	20001168 	.word	0x20001168

0800a204 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800a20a:	4b0d      	ldr	r3, [pc, #52]	@ (800a240 <xTaskGetSchedulerState+0x3c>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d102      	bne.n	800a218 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800a212:	2301      	movs	r3, #1
 800a214:	607b      	str	r3, [r7, #4]
 800a216:	e008      	b.n	800a22a <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800a218:	4b0a      	ldr	r3, [pc, #40]	@ (800a244 <xTaskGetSchedulerState+0x40>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d102      	bne.n	800a226 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 800a220:	2302      	movs	r3, #2
 800a222:	607b      	str	r3, [r7, #4]
 800a224:	e001      	b.n	800a22a <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 800a226:	2300      	movs	r3, #0
 800a228:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	4619      	mov	r1, r3
 800a22e:	20f5      	movs	r0, #245	@ 0xf5
 800a230:	f003 ffcc 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800a234:	687b      	ldr	r3, [r7, #4]
    }
 800a236:	4618      	mov	r0, r3
 800a238:	3708      	adds	r7, #8
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	20001154 	.word	0x20001154
 800a244:	20001170 	.word	0x20001170

0800a248 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800a248:	b580      	push	{r7, lr}
 800a24a:	b086      	sub	sp, #24
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800a254:	2300      	movs	r3, #0
 800a256:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d07f      	beq.n	800a35e <xTaskPriorityInherit+0x116>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a262:	4b44      	ldr	r3, [pc, #272]	@ (800a374 <xTaskPriorityInherit+0x12c>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a268:	429a      	cmp	r2, r3
 800a26a:	d26f      	bcs.n	800a34c <xTaskPriorityInherit+0x104>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800a26c:	693b      	ldr	r3, [r7, #16]
 800a26e:	699b      	ldr	r3, [r3, #24]
 800a270:	2b00      	cmp	r3, #0
 800a272:	db06      	blt.n	800a282 <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800a274:	4b3f      	ldr	r3, [pc, #252]	@ (800a374 <xTaskPriorityInherit+0x12c>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a27a:	f1c3 0208 	rsb	r2, r3, #8
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	6959      	ldr	r1, [r3, #20]
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a28a:	4613      	mov	r3, r2
 800a28c:	009b      	lsls	r3, r3, #2
 800a28e:	4413      	add	r3, r2
 800a290:	009b      	lsls	r3, r3, #2
 800a292:	4a39      	ldr	r2, [pc, #228]	@ (800a378 <xTaskPriorityInherit+0x130>)
 800a294:	4413      	add	r3, r2
 800a296:	4299      	cmp	r1, r3
 800a298:	d150      	bne.n	800a33c <xTaskPriorityInherit+0xf4>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a29a:	693b      	ldr	r3, [r7, #16]
 800a29c:	3304      	adds	r3, #4
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f7fd fec8 	bl	8008034 <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a2a4:	4b33      	ldr	r3, [pc, #204]	@ (800a374 <xTaskPriorityInherit+0x12c>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	f004 f883 	bl	800e3bc <SEGGER_SYSVIEW_OnTaskStartReady>
 800a2b6:	693b      	ldr	r3, [r7, #16]
 800a2b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2ba:	4b30      	ldr	r3, [pc, #192]	@ (800a37c <xTaskPriorityInherit+0x134>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d903      	bls.n	800a2ca <xTaskPriorityInherit+0x82>
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2c6:	4a2d      	ldr	r2, [pc, #180]	@ (800a37c <xTaskPriorityInherit+0x134>)
 800a2c8:	6013      	str	r3, [r2, #0]
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2ce:	492a      	ldr	r1, [pc, #168]	@ (800a378 <xTaskPriorityInherit+0x130>)
 800a2d0:	4613      	mov	r3, r2
 800a2d2:	009b      	lsls	r3, r3, #2
 800a2d4:	4413      	add	r3, r2
 800a2d6:	009b      	lsls	r3, r3, #2
 800a2d8:	440b      	add	r3, r1
 800a2da:	3304      	adds	r3, #4
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	60fb      	str	r3, [r7, #12]
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	609a      	str	r2, [r3, #8]
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	689a      	ldr	r2, [r3, #8]
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	60da      	str	r2, [r3, #12]
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	689b      	ldr	r3, [r3, #8]
 800a2f2:	693a      	ldr	r2, [r7, #16]
 800a2f4:	3204      	adds	r2, #4
 800a2f6:	605a      	str	r2, [r3, #4]
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	1d1a      	adds	r2, r3, #4
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	609a      	str	r2, [r3, #8]
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a304:	4613      	mov	r3, r2
 800a306:	009b      	lsls	r3, r3, #2
 800a308:	4413      	add	r3, r2
 800a30a:	009b      	lsls	r3, r3, #2
 800a30c:	4a1a      	ldr	r2, [pc, #104]	@ (800a378 <xTaskPriorityInherit+0x130>)
 800a30e:	441a      	add	r2, r3
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	615a      	str	r2, [r3, #20]
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a318:	4917      	ldr	r1, [pc, #92]	@ (800a378 <xTaskPriorityInherit+0x130>)
 800a31a:	4613      	mov	r3, r2
 800a31c:	009b      	lsls	r3, r3, #2
 800a31e:	4413      	add	r3, r2
 800a320:	009b      	lsls	r3, r3, #2
 800a322:	440b      	add	r3, r1
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	693a      	ldr	r2, [r7, #16]
 800a328:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a32a:	1c59      	adds	r1, r3, #1
 800a32c:	4812      	ldr	r0, [pc, #72]	@ (800a378 <xTaskPriorityInherit+0x130>)
 800a32e:	4613      	mov	r3, r2
 800a330:	009b      	lsls	r3, r3, #2
 800a332:	4413      	add	r3, r2
 800a334:	009b      	lsls	r3, r3, #2
 800a336:	4403      	add	r3, r0
 800a338:	6019      	str	r1, [r3, #0]
 800a33a:	e004      	b.n	800a346 <xTaskPriorityInherit+0xfe>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a33c:	4b0d      	ldr	r3, [pc, #52]	@ (800a374 <xTaskPriorityInherit+0x12c>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800a346:	2301      	movs	r3, #1
 800a348:	617b      	str	r3, [r7, #20]
 800a34a:	e008      	b.n	800a35e <xTaskPriorityInherit+0x116>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a350:	4b08      	ldr	r3, [pc, #32]	@ (800a374 <xTaskPriorityInherit+0x12c>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a356:	429a      	cmp	r2, r3
 800a358:	d201      	bcs.n	800a35e <xTaskPriorityInherit+0x116>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800a35a:	2301      	movs	r3, #1
 800a35c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	4619      	mov	r1, r3
 800a362:	20f6      	movs	r0, #246	@ 0xf6
 800a364:	f003 ff32 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800a368:	697b      	ldr	r3, [r7, #20]
    }
 800a36a:	4618      	mov	r0, r3
 800a36c:	3718      	adds	r7, #24
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}
 800a372:	bf00      	nop
 800a374:	20001034 	.word	0x20001034
 800a378:	20001038 	.word	0x20001038
 800a37c:	20001150 	.word	0x20001150

0800a380 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800a380:	b580      	push	{r7, lr}
 800a382:	b088      	sub	sp, #32
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800a38c:	2300      	movs	r3, #0
 800a38e:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2b00      	cmp	r3, #0
 800a394:	f000 8087 	beq.w	800a4a6 <xTaskPriorityDisinherit+0x126>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800a398:	4b48      	ldr	r3, [pc, #288]	@ (800a4bc <xTaskPriorityDisinherit+0x13c>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	69ba      	ldr	r2, [r7, #24]
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	d00b      	beq.n	800a3ba <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 800a3a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3a6:	f383 8811 	msr	BASEPRI, r3
 800a3aa:	f3bf 8f6f 	isb	sy
 800a3ae:	f3bf 8f4f 	dsb	sy
 800a3b2:	613b      	str	r3, [r7, #16]
}
 800a3b4:	bf00      	nop
 800a3b6:	bf00      	nop
 800a3b8:	e7fd      	b.n	800a3b6 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 800a3ba:	69bb      	ldr	r3, [r7, #24]
 800a3bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d10b      	bne.n	800a3da <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 800a3c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3c6:	f383 8811 	msr	BASEPRI, r3
 800a3ca:	f3bf 8f6f 	isb	sy
 800a3ce:	f3bf 8f4f 	dsb	sy
 800a3d2:	60fb      	str	r3, [r7, #12]
}
 800a3d4:	bf00      	nop
 800a3d6:	bf00      	nop
 800a3d8:	e7fd      	b.n	800a3d6 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 800a3da:	69bb      	ldr	r3, [r7, #24]
 800a3dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3de:	1e5a      	subs	r2, r3, #1
 800a3e0:	69bb      	ldr	r3, [r7, #24]
 800a3e2:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a3e4:	69bb      	ldr	r3, [r7, #24]
 800a3e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3e8:	69bb      	ldr	r3, [r7, #24]
 800a3ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3ec:	429a      	cmp	r2, r3
 800a3ee:	d05a      	beq.n	800a4a6 <xTaskPriorityDisinherit+0x126>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d156      	bne.n	800a4a6 <xTaskPriorityDisinherit+0x126>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3f8:	69bb      	ldr	r3, [r7, #24]
 800a3fa:	3304      	adds	r3, #4
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f7fd fe19 	bl	8008034 <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a402:	69bb      	ldr	r3, [r7, #24]
 800a404:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a406:	69bb      	ldr	r3, [r7, #24]
 800a408:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800a40a:	69bb      	ldr	r3, [r7, #24]
 800a40c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a40e:	f1c3 0208 	rsb	r2, r3, #8
 800a412:	69bb      	ldr	r3, [r7, #24]
 800a414:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800a416:	69bb      	ldr	r3, [r7, #24]
 800a418:	4618      	mov	r0, r3
 800a41a:	f003 ffcf 	bl	800e3bc <SEGGER_SYSVIEW_OnTaskStartReady>
 800a41e:	69bb      	ldr	r3, [r7, #24]
 800a420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a422:	4b27      	ldr	r3, [pc, #156]	@ (800a4c0 <xTaskPriorityDisinherit+0x140>)
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	429a      	cmp	r2, r3
 800a428:	d903      	bls.n	800a432 <xTaskPriorityDisinherit+0xb2>
 800a42a:	69bb      	ldr	r3, [r7, #24]
 800a42c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a42e:	4a24      	ldr	r2, [pc, #144]	@ (800a4c0 <xTaskPriorityDisinherit+0x140>)
 800a430:	6013      	str	r3, [r2, #0]
 800a432:	69bb      	ldr	r3, [r7, #24]
 800a434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a436:	4923      	ldr	r1, [pc, #140]	@ (800a4c4 <xTaskPriorityDisinherit+0x144>)
 800a438:	4613      	mov	r3, r2
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	4413      	add	r3, r2
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	440b      	add	r3, r1
 800a442:	3304      	adds	r3, #4
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	617b      	str	r3, [r7, #20]
 800a448:	69bb      	ldr	r3, [r7, #24]
 800a44a:	697a      	ldr	r2, [r7, #20]
 800a44c:	609a      	str	r2, [r3, #8]
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	689a      	ldr	r2, [r3, #8]
 800a452:	69bb      	ldr	r3, [r7, #24]
 800a454:	60da      	str	r2, [r3, #12]
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	689b      	ldr	r3, [r3, #8]
 800a45a:	69ba      	ldr	r2, [r7, #24]
 800a45c:	3204      	adds	r2, #4
 800a45e:	605a      	str	r2, [r3, #4]
 800a460:	69bb      	ldr	r3, [r7, #24]
 800a462:	1d1a      	adds	r2, r3, #4
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	609a      	str	r2, [r3, #8]
 800a468:	69bb      	ldr	r3, [r7, #24]
 800a46a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a46c:	4613      	mov	r3, r2
 800a46e:	009b      	lsls	r3, r3, #2
 800a470:	4413      	add	r3, r2
 800a472:	009b      	lsls	r3, r3, #2
 800a474:	4a13      	ldr	r2, [pc, #76]	@ (800a4c4 <xTaskPriorityDisinherit+0x144>)
 800a476:	441a      	add	r2, r3
 800a478:	69bb      	ldr	r3, [r7, #24]
 800a47a:	615a      	str	r2, [r3, #20]
 800a47c:	69bb      	ldr	r3, [r7, #24]
 800a47e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a480:	4910      	ldr	r1, [pc, #64]	@ (800a4c4 <xTaskPriorityDisinherit+0x144>)
 800a482:	4613      	mov	r3, r2
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	4413      	add	r3, r2
 800a488:	009b      	lsls	r3, r3, #2
 800a48a:	440b      	add	r3, r1
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	69ba      	ldr	r2, [r7, #24]
 800a490:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a492:	1c59      	adds	r1, r3, #1
 800a494:	480b      	ldr	r0, [pc, #44]	@ (800a4c4 <xTaskPriorityDisinherit+0x144>)
 800a496:	4613      	mov	r3, r2
 800a498:	009b      	lsls	r3, r3, #2
 800a49a:	4413      	add	r3, r2
 800a49c:	009b      	lsls	r3, r3, #2
 800a49e:	4403      	add	r3, r0
 800a4a0:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 800a4a6:	69fb      	ldr	r3, [r7, #28]
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	20f7      	movs	r0, #247	@ 0xf7
 800a4ac:	f003 fe8e 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800a4b0:	69fb      	ldr	r3, [r7, #28]
    }
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3720      	adds	r7, #32
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}
 800a4ba:	bf00      	nop
 800a4bc:	20001034 	.word	0x20001034
 800a4c0:	20001150 	.word	0x20001150
 800a4c4:	20001038 	.word	0x20001038

0800a4c8 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b08a      	sub	sp, #40	@ 0x28
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	f000 809b 	beq.w	800a618 <vTaskPriorityDisinheritAfterTimeout+0x150>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800a4e2:	6a3b      	ldr	r3, [r7, #32]
 800a4e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d10b      	bne.n	800a502 <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 800a4ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ee:	f383 8811 	msr	BASEPRI, r3
 800a4f2:	f3bf 8f6f 	isb	sy
 800a4f6:	f3bf 8f4f 	dsb	sy
 800a4fa:	613b      	str	r3, [r7, #16]
}
 800a4fc:	bf00      	nop
 800a4fe:	bf00      	nop
 800a500:	e7fd      	b.n	800a4fe <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a502:	6a3b      	ldr	r3, [r7, #32]
 800a504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a506:	683a      	ldr	r2, [r7, #0]
 800a508:	429a      	cmp	r2, r3
 800a50a:	d902      	bls.n	800a512 <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a510:	e002      	b.n	800a518 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800a512:	6a3b      	ldr	r3, [r7, #32]
 800a514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a516:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800a518:	6a3b      	ldr	r3, [r7, #32]
 800a51a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a51c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a51e:	429a      	cmp	r2, r3
 800a520:	d07a      	beq.n	800a618 <vTaskPriorityDisinheritAfterTimeout+0x150>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a522:	6a3b      	ldr	r3, [r7, #32]
 800a524:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a526:	69fa      	ldr	r2, [r7, #28]
 800a528:	429a      	cmp	r2, r3
 800a52a:	d175      	bne.n	800a618 <vTaskPriorityDisinheritAfterTimeout+0x150>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800a52c:	4b3e      	ldr	r3, [pc, #248]	@ (800a628 <vTaskPriorityDisinheritAfterTimeout+0x160>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	6a3a      	ldr	r2, [r7, #32]
 800a532:	429a      	cmp	r2, r3
 800a534:	d10b      	bne.n	800a54e <vTaskPriorityDisinheritAfterTimeout+0x86>
    __asm volatile
 800a536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53a:	f383 8811 	msr	BASEPRI, r3
 800a53e:	f3bf 8f6f 	isb	sy
 800a542:	f3bf 8f4f 	dsb	sy
 800a546:	60fb      	str	r3, [r7, #12]
}
 800a548:	bf00      	nop
 800a54a:	bf00      	nop
 800a54c:	e7fd      	b.n	800a54a <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a54e:	6a3b      	ldr	r3, [r7, #32]
 800a550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a552:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800a554:	6a3b      	ldr	r3, [r7, #32]
 800a556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a558:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800a55a:	6a3b      	ldr	r3, [r7, #32]
 800a55c:	699b      	ldr	r3, [r3, #24]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	db04      	blt.n	800a56c <vTaskPriorityDisinheritAfterTimeout+0xa4>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800a562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a564:	f1c3 0208 	rsb	r2, r3, #8
 800a568:	6a3b      	ldr	r3, [r7, #32]
 800a56a:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a56c:	6a3b      	ldr	r3, [r7, #32]
 800a56e:	6959      	ldr	r1, [r3, #20]
 800a570:	69ba      	ldr	r2, [r7, #24]
 800a572:	4613      	mov	r3, r2
 800a574:	009b      	lsls	r3, r3, #2
 800a576:	4413      	add	r3, r2
 800a578:	009b      	lsls	r3, r3, #2
 800a57a:	4a2c      	ldr	r2, [pc, #176]	@ (800a62c <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800a57c:	4413      	add	r3, r2
 800a57e:	4299      	cmp	r1, r3
 800a580:	d14a      	bne.n	800a618 <vTaskPriorityDisinheritAfterTimeout+0x150>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a582:	6a3b      	ldr	r3, [r7, #32]
 800a584:	3304      	adds	r3, #4
 800a586:	4618      	mov	r0, r3
 800a588:	f7fd fd54 	bl	8008034 <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800a58c:	6a3b      	ldr	r3, [r7, #32]
 800a58e:	4618      	mov	r0, r3
 800a590:	f003 ff14 	bl	800e3bc <SEGGER_SYSVIEW_OnTaskStartReady>
 800a594:	6a3b      	ldr	r3, [r7, #32]
 800a596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a598:	4b25      	ldr	r3, [pc, #148]	@ (800a630 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	429a      	cmp	r2, r3
 800a59e:	d903      	bls.n	800a5a8 <vTaskPriorityDisinheritAfterTimeout+0xe0>
 800a5a0:	6a3b      	ldr	r3, [r7, #32]
 800a5a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5a4:	4a22      	ldr	r2, [pc, #136]	@ (800a630 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 800a5a6:	6013      	str	r3, [r2, #0]
 800a5a8:	6a3b      	ldr	r3, [r7, #32]
 800a5aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5ac:	491f      	ldr	r1, [pc, #124]	@ (800a62c <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800a5ae:	4613      	mov	r3, r2
 800a5b0:	009b      	lsls	r3, r3, #2
 800a5b2:	4413      	add	r3, r2
 800a5b4:	009b      	lsls	r3, r3, #2
 800a5b6:	440b      	add	r3, r1
 800a5b8:	3304      	adds	r3, #4
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	617b      	str	r3, [r7, #20]
 800a5be:	6a3b      	ldr	r3, [r7, #32]
 800a5c0:	697a      	ldr	r2, [r7, #20]
 800a5c2:	609a      	str	r2, [r3, #8]
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	689a      	ldr	r2, [r3, #8]
 800a5c8:	6a3b      	ldr	r3, [r7, #32]
 800a5ca:	60da      	str	r2, [r3, #12]
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	689b      	ldr	r3, [r3, #8]
 800a5d0:	6a3a      	ldr	r2, [r7, #32]
 800a5d2:	3204      	adds	r2, #4
 800a5d4:	605a      	str	r2, [r3, #4]
 800a5d6:	6a3b      	ldr	r3, [r7, #32]
 800a5d8:	1d1a      	adds	r2, r3, #4
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	609a      	str	r2, [r3, #8]
 800a5de:	6a3b      	ldr	r3, [r7, #32]
 800a5e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5e2:	4613      	mov	r3, r2
 800a5e4:	009b      	lsls	r3, r3, #2
 800a5e6:	4413      	add	r3, r2
 800a5e8:	009b      	lsls	r3, r3, #2
 800a5ea:	4a10      	ldr	r2, [pc, #64]	@ (800a62c <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800a5ec:	441a      	add	r2, r3
 800a5ee:	6a3b      	ldr	r3, [r7, #32]
 800a5f0:	615a      	str	r2, [r3, #20]
 800a5f2:	6a3b      	ldr	r3, [r7, #32]
 800a5f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5f6:	490d      	ldr	r1, [pc, #52]	@ (800a62c <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800a5f8:	4613      	mov	r3, r2
 800a5fa:	009b      	lsls	r3, r3, #2
 800a5fc:	4413      	add	r3, r2
 800a5fe:	009b      	lsls	r3, r3, #2
 800a600:	440b      	add	r3, r1
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	6a3a      	ldr	r2, [r7, #32]
 800a606:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a608:	1c59      	adds	r1, r3, #1
 800a60a:	4808      	ldr	r0, [pc, #32]	@ (800a62c <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800a60c:	4613      	mov	r3, r2
 800a60e:	009b      	lsls	r3, r3, #2
 800a610:	4413      	add	r3, r2
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	4403      	add	r3, r0
 800a616:	6019      	str	r1, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
 800a618:	20f8      	movs	r0, #248	@ 0xf8
 800a61a:	f003 fd9b 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800a61e:	bf00      	nop
 800a620:	3728      	adds	r7, #40	@ 0x28
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}
 800a626:	bf00      	nop
 800a628:	20001034 	.word	0x20001034
 800a62c:	20001038 	.word	0x20001038
 800a630:	20001150 	.word	0x20001150

0800a634 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800a634:	b580      	push	{r7, lr}
 800a636:	b082      	sub	sp, #8
 800a638:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 800a63a:	4b0c      	ldr	r3, [pc, #48]	@ (800a66c <pvTaskIncrementMutexHeldCount+0x38>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d004      	beq.n	800a650 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a64a:	1c5a      	adds	r2, r3, #1
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	4618      	mov	r0, r3
 800a654:	f003 ffcc 	bl	800e5f0 <SEGGER_SYSVIEW_ShrinkId>
 800a658:	4603      	mov	r3, r0
 800a65a:	4619      	mov	r1, r3
 800a65c:	20fe      	movs	r0, #254	@ 0xfe
 800a65e:	f003 fdb5 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxTCB;
 800a662:	687b      	ldr	r3, [r7, #4]
    }
 800a664:	4618      	mov	r0, r3
 800a666:	3708      	adds	r7, #8
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}
 800a66c:	20001034 	.word	0x20001034

0800a670 <ulTaskGenericNotifyTake>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    uint32_t ulTaskGenericNotifyTake( UBaseType_t uxIndexToWaitOn,
                                      BaseType_t xClearCountOnExit,
                                      TickType_t xTicksToWait )
    {
 800a670:	b580      	push	{r7, lr}
 800a672:	b088      	sub	sp, #32
 800a674:	af00      	add	r7, sp, #0
 800a676:	60f8      	str	r0, [r7, #12]
 800a678:	60b9      	str	r1, [r7, #8]
 800a67a:	607a      	str	r2, [r7, #4]
        uint32_t ulReturn;
        BaseType_t xAlreadyYielded, xShouldBlock = pdFALSE;
 800a67c:	2300      	movs	r3, #0
 800a67e:	61fb      	str	r3, [r7, #28]

        traceENTER_ulTaskGenericNotifyTake( uxIndexToWaitOn, xClearCountOnExit, xTicksToWait );

        configASSERT( uxIndexToWaitOn < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d00b      	beq.n	800a69e <ulTaskGenericNotifyTake+0x2e>
    __asm volatile
 800a686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a68a:	f383 8811 	msr	BASEPRI, r3
 800a68e:	f3bf 8f6f 	isb	sy
 800a692:	f3bf 8f4f 	dsb	sy
 800a696:	613b      	str	r3, [r7, #16]
}
 800a698:	bf00      	nop
 800a69a:	bf00      	nop
 800a69c:	e7fd      	b.n	800a69a <ulTaskGenericNotifyTake+0x2a>

        /* We suspend the scheduler here as prvAddCurrentTaskToDelayedList is a
         * non-deterministic operation. */
        vTaskSuspendAll();
 800a69e:	f7ff f823 	bl	80096e8 <vTaskSuspendAll>
        {
            /* We MUST enter a critical section to atomically check if a notification
             * has occurred and set the flag to indicate that we are waiting for
             * a notification. If we do not do so, a notification sent from an ISR
             * will get lost. */
            taskENTER_CRITICAL();
 800a6a2:	f000 fe5f 	bl	800b364 <vPortEnterCritical>
            {
                /* Only block if the notification count is not already non-zero. */
                if( pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] == 0U )
 800a6a6:	4b2f      	ldr	r3, [pc, #188]	@ (800a764 <ulTaskGenericNotifyTake+0xf4>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	68fa      	ldr	r2, [r7, #12]
 800a6ac:	3228      	adds	r2, #40	@ 0x28
 800a6ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d10b      	bne.n	800a6ce <ulTaskGenericNotifyTake+0x5e>
                {
                    /* Mark this task as waiting for a notification. */
                    pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskWAITING_NOTIFICATION;
 800a6b6:	4b2b      	ldr	r3, [pc, #172]	@ (800a764 <ulTaskGenericNotifyTake+0xf4>)
 800a6b8:	681a      	ldr	r2, [r3, #0]
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	4413      	add	r3, r2
 800a6be:	33a4      	adds	r3, #164	@ 0xa4
 800a6c0:	2201      	movs	r2, #1
 800a6c2:	701a      	strb	r2, [r3, #0]

                    if( xTicksToWait > ( TickType_t ) 0 )
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d001      	beq.n	800a6ce <ulTaskGenericNotifyTake+0x5e>
                    {
                        xShouldBlock = pdTRUE;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	61fb      	str	r3, [r7, #28]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 800a6ce:	f000 fe7b 	bl	800b3c8 <vPortExitCritical>

            /* We are now out of the critical section but the scheduler is still
             * suspended, so we are safe to do non-deterministic operations such
             * as prvAddCurrentTaskToDelayedList. */
            if( xShouldBlock == pdTRUE )
 800a6d2:	69fb      	ldr	r3, [r7, #28]
 800a6d4:	2b01      	cmp	r3, #1
 800a6d6:	d103      	bne.n	800a6e0 <ulTaskGenericNotifyTake+0x70>
            {
                traceTASK_NOTIFY_TAKE_BLOCK( uxIndexToWaitOn );
                prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a6d8:	2101      	movs	r1, #1
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f000 f95a 	bl	800a994 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 800a6e0:	f7ff f810 	bl	8009704 <xTaskResumeAll>
 800a6e4:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so. */
        if( ( xShouldBlock == pdTRUE ) && ( xAlreadyYielded == pdFALSE ) )
 800a6e6:	69fb      	ldr	r3, [r7, #28]
 800a6e8:	2b01      	cmp	r3, #1
 800a6ea:	d10a      	bne.n	800a702 <ulTaskGenericNotifyTake+0x92>
 800a6ec:	69bb      	ldr	r3, [r7, #24]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d107      	bne.n	800a702 <ulTaskGenericNotifyTake+0x92>
        {
            taskYIELD_WITHIN_API();
 800a6f2:	4b1d      	ldr	r3, [pc, #116]	@ (800a768 <ulTaskGenericNotifyTake+0xf8>)
 800a6f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6f8:	601a      	str	r2, [r3, #0]
 800a6fa:	f3bf 8f4f 	dsb	sy
 800a6fe:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 800a702:	f000 fe2f 	bl	800b364 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_TAKE( uxIndexToWaitOn );
            ulReturn = pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ];
 800a706:	4b17      	ldr	r3, [pc, #92]	@ (800a764 <ulTaskGenericNotifyTake+0xf4>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	68fa      	ldr	r2, [r7, #12]
 800a70c:	3228      	adds	r2, #40	@ 0x28
 800a70e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a712:	617b      	str	r3, [r7, #20]

            if( ulReturn != 0U )
 800a714:	697b      	ldr	r3, [r7, #20]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d012      	beq.n	800a740 <ulTaskGenericNotifyTake+0xd0>
            {
                if( xClearCountOnExit != pdFALSE )
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d007      	beq.n	800a730 <ulTaskGenericNotifyTake+0xc0>
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] = ( uint32_t ) 0U;
 800a720:	4b10      	ldr	r3, [pc, #64]	@ (800a764 <ulTaskGenericNotifyTake+0xf4>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	68fa      	ldr	r2, [r7, #12]
 800a726:	3228      	adds	r2, #40	@ 0x28
 800a728:	2100      	movs	r1, #0
 800a72a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a72e:	e007      	b.n	800a740 <ulTaskGenericNotifyTake+0xd0>
                }
                else
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] = ulReturn - ( uint32_t ) 1;
 800a730:	4b0c      	ldr	r3, [pc, #48]	@ (800a764 <ulTaskGenericNotifyTake+0xf4>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	697a      	ldr	r2, [r7, #20]
 800a736:	1e51      	subs	r1, r2, #1
 800a738:	68fa      	ldr	r2, [r7, #12]
 800a73a:	3228      	adds	r2, #40	@ 0x28
 800a73c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskNOT_WAITING_NOTIFICATION;
 800a740:	4b08      	ldr	r3, [pc, #32]	@ (800a764 <ulTaskGenericNotifyTake+0xf4>)
 800a742:	681a      	ldr	r2, [r3, #0]
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	4413      	add	r3, r2
 800a748:	33a4      	adds	r3, #164	@ 0xa4
 800a74a:	2200      	movs	r2, #0
 800a74c:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800a74e:	f000 fe3b 	bl	800b3c8 <vPortExitCritical>

        traceRETURN_ulTaskGenericNotifyTake( ulReturn );
 800a752:	6979      	ldr	r1, [r7, #20]
 800a754:	20ff      	movs	r0, #255	@ 0xff
 800a756:	f003 fd39 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return ulReturn;
 800a75a:	697b      	ldr	r3, [r7, #20]
    }
 800a75c:	4618      	mov	r0, r3
 800a75e:	3720      	adds	r7, #32
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}
 800a764:	20001034 	.word	0x20001034
 800a768:	e000ed04 	.word	0xe000ed04

0800a76c <vTaskGenericNotifyGiveFromISR>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                        UBaseType_t uxIndexToNotify,
                                        BaseType_t * pxHigherPriorityTaskWoken )
    {
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b090      	sub	sp, #64	@ 0x40
 800a770:	af00      	add	r7, sp, #0
 800a772:	60f8      	str	r0, [r7, #12]
 800a774:	60b9      	str	r1, [r7, #8]
 800a776:	607a      	str	r2, [r7, #4]
        uint8_t ucOriginalNotifyState;
        UBaseType_t uxSavedInterruptStatus;

        traceENTER_vTaskGenericNotifyGiveFromISR( xTaskToNotify, uxIndexToNotify, pxHigherPriorityTaskWoken );

        configASSERT( xTaskToNotify );
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d10b      	bne.n	800a796 <vTaskGenericNotifyGiveFromISR+0x2a>
    __asm volatile
 800a77e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a782:	f383 8811 	msr	BASEPRI, r3
 800a786:	f3bf 8f6f 	isb	sy
 800a78a:	f3bf 8f4f 	dsb	sy
 800a78e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a790:	bf00      	nop
 800a792:	bf00      	nop
 800a794:	e7fd      	b.n	800a792 <vTaskGenericNotifyGiveFromISR+0x26>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d00b      	beq.n	800a7b4 <vTaskGenericNotifyGiveFromISR+0x48>
    __asm volatile
 800a79c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7a0:	f383 8811 	msr	BASEPRI, r3
 800a7a4:	f3bf 8f6f 	isb	sy
 800a7a8:	f3bf 8f4f 	dsb	sy
 800a7ac:	623b      	str	r3, [r7, #32]
}
 800a7ae:	bf00      	nop
 800a7b0:	bf00      	nop
 800a7b2:	e7fd      	b.n	800a7b0 <vTaskGenericNotifyGiveFromISR+0x44>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a7b4:	f000 fec2 	bl	800b53c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	63fb      	str	r3, [r7, #60]	@ 0x3c

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 800a7bc:	f3ef 8211 	mrs	r2, BASEPRI
 800a7c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c4:	f383 8811 	msr	BASEPRI, r3
 800a7c8:	f3bf 8f6f 	isb	sy
 800a7cc:	f3bf 8f4f 	dsb	sy
 800a7d0:	61fa      	str	r2, [r7, #28]
 800a7d2:	61bb      	str	r3, [r7, #24]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 800a7d4:	69fb      	ldr	r3, [r7, #28]

        /* MISRA Ref 4.7.1 [Return value shall be checked] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
        /* coverity[misra_c_2012_directive_4_7_violation] */
        uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 800a7d6:	63bb      	str	r3, [r7, #56]	@ 0x38
        {
            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800a7d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	4413      	add	r3, r2
 800a7de:	33a4      	adds	r3, #164	@ 0xa4
 800a7e0:	781b      	ldrb	r3, [r3, #0]
 800a7e2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800a7e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	4413      	add	r3, r2
 800a7ec:	33a4      	adds	r3, #164	@ 0xa4
 800a7ee:	2202      	movs	r2, #2
 800a7f0:	701a      	strb	r2, [r3, #0]

            /* 'Giving' is equivalent to incrementing a count in a counting
             * semaphore. */
            ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800a7f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7f4:	68ba      	ldr	r2, [r7, #8]
 800a7f6:	3228      	adds	r2, #40	@ 0x28
 800a7f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7fc:	1c59      	adds	r1, r3, #1
 800a7fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a800:	68ba      	ldr	r2, [r7, #8]
 800a802:	3228      	adds	r2, #40	@ 0x28
 800a804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            traceTASK_NOTIFY_GIVE_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a808:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	f040 80a6 	bne.w	800a95e <vTaskGenericNotifyGiveFromISR+0x1f2>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a816:	2b00      	cmp	r3, #0
 800a818:	d00b      	beq.n	800a832 <vTaskGenericNotifyGiveFromISR+0xc6>
    __asm volatile
 800a81a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a81e:	f383 8811 	msr	BASEPRI, r3
 800a822:	f3bf 8f6f 	isb	sy
 800a826:	f3bf 8f4f 	dsb	sy
 800a82a:	617b      	str	r3, [r7, #20]
}
 800a82c:	bf00      	nop
 800a82e:	bf00      	nop
 800a830:	e7fd      	b.n	800a82e <vTaskGenericNotifyGiveFromISR+0xc2>

                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800a832:	4b52      	ldr	r3, [pc, #328]	@ (800a97c <vTaskGenericNotifyGiveFromISR+0x210>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d165      	bne.n	800a906 <vTaskGenericNotifyGiveFromISR+0x19a>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800a83a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a83c:	695b      	ldr	r3, [r3, #20]
 800a83e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a842:	689b      	ldr	r3, [r3, #8]
 800a844:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a846:	68d2      	ldr	r2, [r2, #12]
 800a848:	609a      	str	r2, [r3, #8]
 800a84a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a84c:	68db      	ldr	r3, [r3, #12]
 800a84e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a850:	6892      	ldr	r2, [r2, #8]
 800a852:	605a      	str	r2, [r3, #4]
 800a854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a856:	685a      	ldr	r2, [r3, #4]
 800a858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a85a:	3304      	adds	r3, #4
 800a85c:	429a      	cmp	r2, r3
 800a85e:	d103      	bne.n	800a868 <vTaskGenericNotifyGiveFromISR+0xfc>
 800a860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a862:	68da      	ldr	r2, [r3, #12]
 800a864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a866:	605a      	str	r2, [r3, #4]
 800a868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a86a:	2200      	movs	r2, #0
 800a86c:	615a      	str	r2, [r3, #20]
 800a86e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	1e5a      	subs	r2, r3, #1
 800a874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a876:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800a878:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a87a:	4618      	mov	r0, r3
 800a87c:	f003 fd9e 	bl	800e3bc <SEGGER_SYSVIEW_OnTaskStartReady>
 800a880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a884:	4b3e      	ldr	r3, [pc, #248]	@ (800a980 <vTaskGenericNotifyGiveFromISR+0x214>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	429a      	cmp	r2, r3
 800a88a:	d903      	bls.n	800a894 <vTaskGenericNotifyGiveFromISR+0x128>
 800a88c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a88e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a890:	4a3b      	ldr	r2, [pc, #236]	@ (800a980 <vTaskGenericNotifyGiveFromISR+0x214>)
 800a892:	6013      	str	r3, [r2, #0]
 800a894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a898:	493a      	ldr	r1, [pc, #232]	@ (800a984 <vTaskGenericNotifyGiveFromISR+0x218>)
 800a89a:	4613      	mov	r3, r2
 800a89c:	009b      	lsls	r3, r3, #2
 800a89e:	4413      	add	r3, r2
 800a8a0:	009b      	lsls	r3, r3, #2
 800a8a2:	440b      	add	r3, r1
 800a8a4:	3304      	adds	r3, #4
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a8aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a8ae:	609a      	str	r2, [r3, #8]
 800a8b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8b2:	689a      	ldr	r2, [r3, #8]
 800a8b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8b6:	60da      	str	r2, [r3, #12]
 800a8b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8ba:	689b      	ldr	r3, [r3, #8]
 800a8bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a8be:	3204      	adds	r2, #4
 800a8c0:	605a      	str	r2, [r3, #4]
 800a8c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8c4:	1d1a      	adds	r2, r3, #4
 800a8c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8c8:	609a      	str	r2, [r3, #8]
 800a8ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8ce:	4613      	mov	r3, r2
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	4413      	add	r3, r2
 800a8d4:	009b      	lsls	r3, r3, #2
 800a8d6:	4a2b      	ldr	r2, [pc, #172]	@ (800a984 <vTaskGenericNotifyGiveFromISR+0x218>)
 800a8d8:	441a      	add	r2, r3
 800a8da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8dc:	615a      	str	r2, [r3, #20]
 800a8de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8e2:	4928      	ldr	r1, [pc, #160]	@ (800a984 <vTaskGenericNotifyGiveFromISR+0x218>)
 800a8e4:	4613      	mov	r3, r2
 800a8e6:	009b      	lsls	r3, r3, #2
 800a8e8:	4413      	add	r3, r2
 800a8ea:	009b      	lsls	r3, r3, #2
 800a8ec:	440b      	add	r3, r1
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a8f2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a8f4:	1c59      	adds	r1, r3, #1
 800a8f6:	4823      	ldr	r0, [pc, #140]	@ (800a984 <vTaskGenericNotifyGiveFromISR+0x218>)
 800a8f8:	4613      	mov	r3, r2
 800a8fa:	009b      	lsls	r3, r3, #2
 800a8fc:	4413      	add	r3, r2
 800a8fe:	009b      	lsls	r3, r3, #2
 800a900:	4403      	add	r3, r0
 800a902:	6019      	str	r1, [r3, #0]
 800a904:	e01b      	b.n	800a93e <vTaskGenericNotifyGiveFromISR+0x1d2>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a906:	4b20      	ldr	r3, [pc, #128]	@ (800a988 <vTaskGenericNotifyGiveFromISR+0x21c>)
 800a908:	685b      	ldr	r3, [r3, #4]
 800a90a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a90c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a90e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a910:	61da      	str	r2, [r3, #28]
 800a912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a914:	689a      	ldr	r2, [r3, #8]
 800a916:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a918:	621a      	str	r2, [r3, #32]
 800a91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a91c:	689b      	ldr	r3, [r3, #8]
 800a91e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a920:	3218      	adds	r2, #24
 800a922:	605a      	str	r2, [r3, #4]
 800a924:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a926:	f103 0218 	add.w	r2, r3, #24
 800a92a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a92c:	609a      	str	r2, [r3, #8]
 800a92e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a930:	4a15      	ldr	r2, [pc, #84]	@ (800a988 <vTaskGenericNotifyGiveFromISR+0x21c>)
 800a932:	629a      	str	r2, [r3, #40]	@ 0x28
 800a934:	4b14      	ldr	r3, [pc, #80]	@ (800a988 <vTaskGenericNotifyGiveFromISR+0x21c>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	3301      	adds	r3, #1
 800a93a:	4a13      	ldr	r2, [pc, #76]	@ (800a988 <vTaskGenericNotifyGiveFromISR+0x21c>)
 800a93c:	6013      	str	r3, [r2, #0]
                }

                #if ( configNUMBER_OF_CORES == 1 )
                {
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a93e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a942:	4b12      	ldr	r3, [pc, #72]	@ (800a98c <vTaskGenericNotifyGiveFromISR+0x220>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a948:	429a      	cmp	r2, r3
 800a94a:	d908      	bls.n	800a95e <vTaskGenericNotifyGiveFromISR+0x1f2>
                    {
                        /* The notified task has a priority above the currently
                         * executing task so a yield is required. */
                        if( pxHigherPriorityTaskWoken != NULL )
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d002      	beq.n	800a958 <vTaskGenericNotifyGiveFromISR+0x1ec>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	2201      	movs	r2, #1
 800a956:	601a      	str	r2, [r3, #0]
                        }

                        /* Mark that a yield is pending in case the user is not
                         * using the "xHigherPriorityTaskWoken" parameter in an ISR
                         * safe FreeRTOS function. */
                        xYieldPendings[ 0 ] = pdTRUE;
 800a958:	4b0d      	ldr	r3, [pc, #52]	@ (800a990 <vTaskGenericNotifyGiveFromISR+0x224>)
 800a95a:	2201      	movs	r2, #1
 800a95c:	601a      	str	r2, [r3, #0]
 800a95e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a960:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800a968:	bf00      	nop
                #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
            }
        }
        taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

        traceRETURN_vTaskGenericNotifyGiveFromISR();
 800a96a:	f240 1003 	movw	r0, #259	@ 0x103
 800a96e:	f003 fbf1 	bl	800e154 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800a972:	bf00      	nop
 800a974:	3740      	adds	r7, #64	@ 0x40
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
 800a97a:	bf00      	nop
 800a97c:	20001170 	.word	0x20001170
 800a980:	20001150 	.word	0x20001150
 800a984:	20001038 	.word	0x20001038
 800a988:	20001108 	.word	0x20001108
 800a98c:	20001034 	.word	0x20001034
 800a990:	2000115c 	.word	0x2000115c

0800a994 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b088      	sub	sp, #32
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
 800a99c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800a99e:	4b35      	ldr	r3, [pc, #212]	@ (800aa74 <prvAddCurrentTaskToDelayedList+0xe0>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800a9a4:	4b34      	ldr	r3, [pc, #208]	@ (800aa78 <prvAddCurrentTaskToDelayedList+0xe4>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800a9aa:	4b34      	ldr	r3, [pc, #208]	@ (800aa7c <prvAddCurrentTaskToDelayedList+0xe8>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a9b0:	4b33      	ldr	r3, [pc, #204]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	3304      	adds	r3, #4
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7fd fb3c 	bl	8008034 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a9c2:	d124      	bne.n	800aa0e <prvAddCurrentTaskToDelayedList+0x7a>
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d021      	beq.n	800aa0e <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a9ca:	4b2e      	ldr	r3, [pc, #184]	@ (800aa84 <prvAddCurrentTaskToDelayedList+0xf0>)
 800a9cc:	685b      	ldr	r3, [r3, #4]
 800a9ce:	613b      	str	r3, [r7, #16]
 800a9d0:	4b2b      	ldr	r3, [pc, #172]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	693a      	ldr	r2, [r7, #16]
 800a9d6:	609a      	str	r2, [r3, #8]
 800a9d8:	4b29      	ldr	r3, [pc, #164]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	693a      	ldr	r2, [r7, #16]
 800a9de:	6892      	ldr	r2, [r2, #8]
 800a9e0:	60da      	str	r2, [r3, #12]
 800a9e2:	4b27      	ldr	r3, [pc, #156]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800a9e4:	681a      	ldr	r2, [r3, #0]
 800a9e6:	693b      	ldr	r3, [r7, #16]
 800a9e8:	689b      	ldr	r3, [r3, #8]
 800a9ea:	3204      	adds	r2, #4
 800a9ec:	605a      	str	r2, [r3, #4]
 800a9ee:	4b24      	ldr	r3, [pc, #144]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	1d1a      	adds	r2, r3, #4
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	609a      	str	r2, [r3, #8]
 800a9f8:	4b21      	ldr	r3, [pc, #132]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	4a21      	ldr	r2, [pc, #132]	@ (800aa84 <prvAddCurrentTaskToDelayedList+0xf0>)
 800a9fe:	615a      	str	r2, [r3, #20]
 800aa00:	4b20      	ldr	r3, [pc, #128]	@ (800aa84 <prvAddCurrentTaskToDelayedList+0xf0>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	3301      	adds	r3, #1
 800aa06:	4a1f      	ldr	r2, [pc, #124]	@ (800aa84 <prvAddCurrentTaskToDelayedList+0xf0>)
 800aa08:	6013      	str	r3, [r2, #0]
 800aa0a:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800aa0c:	e02e      	b.n	800aa6c <prvAddCurrentTaskToDelayedList+0xd8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800aa0e:	69fa      	ldr	r2, [r7, #28]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	4413      	add	r3, r2
 800aa14:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800aa16:	4b1a      	ldr	r3, [pc, #104]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	68fa      	ldr	r2, [r7, #12]
 800aa1c:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800aa1e:	68fa      	ldr	r2, [r7, #12]
 800aa20:	69fb      	ldr	r3, [r7, #28]
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d20d      	bcs.n	800aa42 <prvAddCurrentTaskToDelayedList+0xae>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800aa26:	4b16      	ldr	r3, [pc, #88]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	2104      	movs	r1, #4
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f003 fd07 	bl	800e440 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800aa32:	4b13      	ldr	r3, [pc, #76]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	3304      	adds	r3, #4
 800aa38:	4619      	mov	r1, r3
 800aa3a:	6978      	ldr	r0, [r7, #20]
 800aa3c:	f7fd fabf 	bl	8007fbe <vListInsert>
}
 800aa40:	e014      	b.n	800aa6c <prvAddCurrentTaskToDelayedList+0xd8>
                traceMOVED_TASK_TO_DELAYED_LIST();
 800aa42:	4b0f      	ldr	r3, [pc, #60]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	2104      	movs	r1, #4
 800aa48:	4618      	mov	r0, r3
 800aa4a:	f003 fcf9 	bl	800e440 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800aa4e:	4b0c      	ldr	r3, [pc, #48]	@ (800aa80 <prvAddCurrentTaskToDelayedList+0xec>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	3304      	adds	r3, #4
 800aa54:	4619      	mov	r1, r3
 800aa56:	69b8      	ldr	r0, [r7, #24]
 800aa58:	f7fd fab1 	bl	8007fbe <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800aa5c:	4b0a      	ldr	r3, [pc, #40]	@ (800aa88 <prvAddCurrentTaskToDelayedList+0xf4>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	68fa      	ldr	r2, [r7, #12]
 800aa62:	429a      	cmp	r2, r3
 800aa64:	d202      	bcs.n	800aa6c <prvAddCurrentTaskToDelayedList+0xd8>
                    xNextTaskUnblockTime = xTimeToWake;
 800aa66:	4a08      	ldr	r2, [pc, #32]	@ (800aa88 <prvAddCurrentTaskToDelayedList+0xf4>)
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	6013      	str	r3, [r2, #0]
}
 800aa6c:	bf00      	nop
 800aa6e:	3720      	adds	r7, #32
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}
 800aa74:	2000114c 	.word	0x2000114c
 800aa78:	20001100 	.word	0x20001100
 800aa7c:	20001104 	.word	0x20001104
 800aa80:	20001034 	.word	0x20001034
 800aa84:	20001134 	.word	0x20001134
 800aa88:	20001168 	.word	0x20001168

0800aa8c <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 800aa8c:	b480      	push	{r7}
 800aa8e:	b085      	sub	sp, #20
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	60f8      	str	r0, [r7, #12]
 800aa94:	60b9      	str	r1, [r7, #8]
 800aa96:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	4a07      	ldr	r2, [pc, #28]	@ (800aab8 <vApplicationGetIdleTaskMemory+0x2c>)
 800aa9c:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	4a06      	ldr	r2, [pc, #24]	@ (800aabc <vApplicationGetIdleTaskMemory+0x30>)
 800aaa2:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2280      	movs	r2, #128	@ 0x80
 800aaa8:	601a      	str	r2, [r3, #0]
    }
 800aaaa:	bf00      	nop
 800aaac:	3714      	adds	r7, #20
 800aaae:	46bd      	mov	sp, r7
 800aab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab4:	4770      	bx	lr
 800aab6:	bf00      	nop
 800aab8:	20001174 	.word	0x20001174
 800aabc:	2000121c 	.word	0x2000121c

0800aac0 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 800aac0:	b480      	push	{r7}
 800aac2:	b085      	sub	sp, #20
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	60f8      	str	r0, [r7, #12]
 800aac8:	60b9      	str	r1, [r7, #8]
 800aaca:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	4a07      	ldr	r2, [pc, #28]	@ (800aaec <vApplicationGetTimerTaskMemory+0x2c>)
 800aad0:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	4a06      	ldr	r2, [pc, #24]	@ (800aaf0 <vApplicationGetTimerTaskMemory+0x30>)
 800aad6:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aade:	601a      	str	r2, [r3, #0]
    }
 800aae0:	bf00      	nop
 800aae2:	3714      	adds	r7, #20
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr
 800aaec:	2000141c 	.word	0x2000141c
 800aaf0:	200014c4 	.word	0x200014c4

0800aaf4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b08a      	sub	sp, #40	@ 0x28
 800aaf8:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 800aafa:	2300      	movs	r3, #0
 800aafc:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800aafe:	f000 fa71 	bl	800afe4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800ab02:	4b20      	ldr	r3, [pc, #128]	@ (800ab84 <xTimerCreateTimerTask+0x90>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d021      	beq.n	800ab4e <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 800ab12:	1d3a      	adds	r2, r7, #4
 800ab14:	f107 0108 	add.w	r1, r7, #8
 800ab18:	f107 030c 	add.w	r3, r7, #12
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f7ff ffcf 	bl	800aac0 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800ab22:	6879      	ldr	r1, [r7, #4]
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	68fa      	ldr	r2, [r7, #12]
 800ab28:	9202      	str	r2, [sp, #8]
 800ab2a:	9301      	str	r3, [sp, #4]
 800ab2c:	2302      	movs	r3, #2
 800ab2e:	9300      	str	r3, [sp, #0]
 800ab30:	2300      	movs	r3, #0
 800ab32:	460a      	mov	r2, r1
 800ab34:	4914      	ldr	r1, [pc, #80]	@ (800ab88 <xTimerCreateTimerTask+0x94>)
 800ab36:	4815      	ldr	r0, [pc, #84]	@ (800ab8c <xTimerCreateTimerTask+0x98>)
 800ab38:	f7fe fa94 	bl	8009064 <xTaskCreateStatic>
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	4a14      	ldr	r2, [pc, #80]	@ (800ab90 <xTimerCreateTimerTask+0x9c>)
 800ab40:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 800ab42:	4b13      	ldr	r3, [pc, #76]	@ (800ab90 <xTimerCreateTimerTask+0x9c>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d001      	beq.n	800ab4e <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800ab4e:	697b      	ldr	r3, [r7, #20]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d10b      	bne.n	800ab6c <xTimerCreateTimerTask+0x78>
    __asm volatile
 800ab54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab58:	f383 8811 	msr	BASEPRI, r3
 800ab5c:	f3bf 8f6f 	isb	sy
 800ab60:	f3bf 8f4f 	dsb	sy
 800ab64:	613b      	str	r3, [r7, #16]
}
 800ab66:	bf00      	nop
 800ab68:	bf00      	nop
 800ab6a:	e7fd      	b.n	800ab68 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	4619      	mov	r1, r3
 800ab70:	f44f 7084 	mov.w	r0, #264	@ 0x108
 800ab74:	f003 fb2a 	bl	800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800ab78:	697b      	ldr	r3, [r7, #20]
    }
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3718      	adds	r7, #24
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}
 800ab82:	bf00      	nop
 800ab84:	200018f4 	.word	0x200018f4
 800ab88:	0800fa04 	.word	0x0800fa04
 800ab8c:	0800ac39 	.word	0x0800ac39
 800ab90:	200018f8 	.word	0x200018f8

0800ab94 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	60f8      	str	r0, [r7, #12]
 800ab9c:	60b9      	str	r1, [r7, #8]
 800ab9e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800aba0:	e008      	b.n	800abb4 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	699b      	ldr	r3, [r3, #24]
 800aba6:	68ba      	ldr	r2, [r7, #8]
 800aba8:	4413      	add	r3, r2
 800abaa:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	6a1b      	ldr	r3, [r3, #32]
 800abb0:	68f8      	ldr	r0, [r7, #12]
 800abb2:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	699a      	ldr	r2, [r3, #24]
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	18d1      	adds	r1, r2, r3
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	68f8      	ldr	r0, [r7, #12]
 800abc2:	f000 f8df 	bl	800ad84 <prvInsertTimerInActiveList>
 800abc6:	4603      	mov	r3, r0
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d1ea      	bne.n	800aba2 <prvReloadTimer+0xe>
        }
    }
 800abcc:	bf00      	nop
 800abce:	bf00      	nop
 800abd0:	3710      	adds	r7, #16
 800abd2:	46bd      	mov	sp, r7
 800abd4:	bd80      	pop	{r7, pc}
	...

0800abd8 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800abd8:	b580      	push	{r7, lr}
 800abda:	b084      	sub	sp, #16
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800abe2:	4b14      	ldr	r3, [pc, #80]	@ (800ac34 <prvProcessExpiredTimer+0x5c>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	68db      	ldr	r3, [r3, #12]
 800abe8:	68db      	ldr	r3, [r3, #12]
 800abea:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	3304      	adds	r3, #4
 800abf0:	4618      	mov	r0, r3
 800abf2:	f7fd fa1f 	bl	8008034 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800abfc:	f003 0304 	and.w	r3, r3, #4
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d005      	beq.n	800ac10 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800ac04:	683a      	ldr	r2, [r7, #0]
 800ac06:	6879      	ldr	r1, [r7, #4]
 800ac08:	68f8      	ldr	r0, [r7, #12]
 800ac0a:	f7ff ffc3 	bl	800ab94 <prvReloadTimer>
 800ac0e:	e008      	b.n	800ac22 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac16:	f023 0301 	bic.w	r3, r3, #1
 800ac1a:	b2da      	uxtb	r2, r3
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	6a1b      	ldr	r3, [r3, #32]
 800ac26:	68f8      	ldr	r0, [r7, #12]
 800ac28:	4798      	blx	r3
    }
 800ac2a:	bf00      	nop
 800ac2c:	3710      	adds	r7, #16
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}
 800ac32:	bf00      	nop
 800ac34:	200018ec 	.word	0x200018ec

0800ac38 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b084      	sub	sp, #16
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ac40:	f107 0308 	add.w	r3, r7, #8
 800ac44:	4618      	mov	r0, r3
 800ac46:	f000 f859 	bl	800acfc <prvGetNextExpireTime>
 800ac4a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	4619      	mov	r1, r3
 800ac50:	68f8      	ldr	r0, [r7, #12]
 800ac52:	f000 f805 	bl	800ac60 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800ac56:	f000 f8d7 	bl	800ae08 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ac5a:	bf00      	nop
 800ac5c:	e7f0      	b.n	800ac40 <prvTimerTask+0x8>
	...

0800ac60 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b084      	sub	sp, #16
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800ac6a:	f7fe fd3d 	bl	80096e8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ac6e:	f107 0308 	add.w	r3, r7, #8
 800ac72:	4618      	mov	r0, r3
 800ac74:	f000 f866 	bl	800ad44 <prvSampleTimeNow>
 800ac78:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d130      	bne.n	800ace2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d10a      	bne.n	800ac9c <prvProcessTimerOrBlockTask+0x3c>
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d806      	bhi.n	800ac9c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800ac8e:	f7fe fd39 	bl	8009704 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ac92:	68f9      	ldr	r1, [r7, #12]
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f7ff ff9f 	bl	800abd8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800ac9a:	e024      	b.n	800ace6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d008      	beq.n	800acb4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aca2:	4b13      	ldr	r3, [pc, #76]	@ (800acf0 <prvProcessTimerOrBlockTask+0x90>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d101      	bne.n	800acb0 <prvProcessTimerOrBlockTask+0x50>
 800acac:	2301      	movs	r3, #1
 800acae:	e000      	b.n	800acb2 <prvProcessTimerOrBlockTask+0x52>
 800acb0:	2300      	movs	r3, #0
 800acb2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800acb4:	4b0f      	ldr	r3, [pc, #60]	@ (800acf4 <prvProcessTimerOrBlockTask+0x94>)
 800acb6:	6818      	ldr	r0, [r3, #0]
 800acb8:	687a      	ldr	r2, [r7, #4]
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	1ad3      	subs	r3, r2, r3
 800acbe:	683a      	ldr	r2, [r7, #0]
 800acc0:	4619      	mov	r1, r3
 800acc2:	f7fe f937 	bl	8008f34 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800acc6:	f7fe fd1d 	bl	8009704 <xTaskResumeAll>
 800acca:	4603      	mov	r3, r0
 800accc:	2b00      	cmp	r3, #0
 800acce:	d10a      	bne.n	800ace6 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 800acd0:	4b09      	ldr	r3, [pc, #36]	@ (800acf8 <prvProcessTimerOrBlockTask+0x98>)
 800acd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acd6:	601a      	str	r2, [r3, #0]
 800acd8:	f3bf 8f4f 	dsb	sy
 800acdc:	f3bf 8f6f 	isb	sy
    }
 800ace0:	e001      	b.n	800ace6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800ace2:	f7fe fd0f 	bl	8009704 <xTaskResumeAll>
    }
 800ace6:	bf00      	nop
 800ace8:	3710      	adds	r7, #16
 800acea:	46bd      	mov	sp, r7
 800acec:	bd80      	pop	{r7, pc}
 800acee:	bf00      	nop
 800acf0:	200018f0 	.word	0x200018f0
 800acf4:	200018f4 	.word	0x200018f4
 800acf8:	e000ed04 	.word	0xe000ed04

0800acfc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800acfc:	b480      	push	{r7}
 800acfe:	b085      	sub	sp, #20
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ad04:	4b0e      	ldr	r3, [pc, #56]	@ (800ad40 <prvGetNextExpireTime+0x44>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d101      	bne.n	800ad12 <prvGetNextExpireTime+0x16>
 800ad0e:	2201      	movs	r2, #1
 800ad10:	e000      	b.n	800ad14 <prvGetNextExpireTime+0x18>
 800ad12:	2200      	movs	r2, #0
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d105      	bne.n	800ad2c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad20:	4b07      	ldr	r3, [pc, #28]	@ (800ad40 <prvGetNextExpireTime+0x44>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	68db      	ldr	r3, [r3, #12]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	60fb      	str	r3, [r7, #12]
 800ad2a:	e001      	b.n	800ad30 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800ad30:	68fb      	ldr	r3, [r7, #12]
    }
 800ad32:	4618      	mov	r0, r3
 800ad34:	3714      	adds	r7, #20
 800ad36:	46bd      	mov	sp, r7
 800ad38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3c:	4770      	bx	lr
 800ad3e:	bf00      	nop
 800ad40:	200018ec 	.word	0x200018ec

0800ad44 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b084      	sub	sp, #16
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 800ad4c:	f7fe fdec 	bl	8009928 <xTaskGetTickCount>
 800ad50:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800ad52:	4b0b      	ldr	r3, [pc, #44]	@ (800ad80 <prvSampleTimeNow+0x3c>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	68fa      	ldr	r2, [r7, #12]
 800ad58:	429a      	cmp	r2, r3
 800ad5a:	d205      	bcs.n	800ad68 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800ad5c:	f000 f91c 	bl	800af98 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	2201      	movs	r2, #1
 800ad64:	601a      	str	r2, [r3, #0]
 800ad66:	e002      	b.n	800ad6e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800ad6e:	4a04      	ldr	r2, [pc, #16]	@ (800ad80 <prvSampleTimeNow+0x3c>)
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800ad74:	68fb      	ldr	r3, [r7, #12]
    }
 800ad76:	4618      	mov	r0, r3
 800ad78:	3710      	adds	r7, #16
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bd80      	pop	{r7, pc}
 800ad7e:	bf00      	nop
 800ad80:	200018fc 	.word	0x200018fc

0800ad84 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b086      	sub	sp, #24
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	60f8      	str	r0, [r7, #12]
 800ad8c:	60b9      	str	r1, [r7, #8]
 800ad8e:	607a      	str	r2, [r7, #4]
 800ad90:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800ad92:	2300      	movs	r3, #0
 800ad94:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	68ba      	ldr	r2, [r7, #8]
 800ad9a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	68fa      	ldr	r2, [r7, #12]
 800ada0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800ada2:	68ba      	ldr	r2, [r7, #8]
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d812      	bhi.n	800add0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	1ad2      	subs	r2, r2, r3
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	699b      	ldr	r3, [r3, #24]
 800adb4:	429a      	cmp	r2, r3
 800adb6:	d302      	bcc.n	800adbe <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800adb8:	2301      	movs	r3, #1
 800adba:	617b      	str	r3, [r7, #20]
 800adbc:	e01b      	b.n	800adf6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800adbe:	4b10      	ldr	r3, [pc, #64]	@ (800ae00 <prvInsertTimerInActiveList+0x7c>)
 800adc0:	681a      	ldr	r2, [r3, #0]
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	3304      	adds	r3, #4
 800adc6:	4619      	mov	r1, r3
 800adc8:	4610      	mov	r0, r2
 800adca:	f7fd f8f8 	bl	8007fbe <vListInsert>
 800adce:	e012      	b.n	800adf6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	429a      	cmp	r2, r3
 800add6:	d206      	bcs.n	800ade6 <prvInsertTimerInActiveList+0x62>
 800add8:	68ba      	ldr	r2, [r7, #8]
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	429a      	cmp	r2, r3
 800adde:	d302      	bcc.n	800ade6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800ade0:	2301      	movs	r3, #1
 800ade2:	617b      	str	r3, [r7, #20]
 800ade4:	e007      	b.n	800adf6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ade6:	4b07      	ldr	r3, [pc, #28]	@ (800ae04 <prvInsertTimerInActiveList+0x80>)
 800ade8:	681a      	ldr	r2, [r3, #0]
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	3304      	adds	r3, #4
 800adee:	4619      	mov	r1, r3
 800adf0:	4610      	mov	r0, r2
 800adf2:	f7fd f8e4 	bl	8007fbe <vListInsert>
            }
        }

        return xProcessTimerNow;
 800adf6:	697b      	ldr	r3, [r7, #20]
    }
 800adf8:	4618      	mov	r0, r3
 800adfa:	3718      	adds	r7, #24
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}
 800ae00:	200018f0 	.word	0x200018f0
 800ae04:	200018ec 	.word	0x200018ec

0800ae08 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b088      	sub	sp, #32
 800ae0c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800ae0e:	f107 0308 	add.w	r3, r7, #8
 800ae12:	2200      	movs	r2, #0
 800ae14:	601a      	str	r2, [r3, #0]
 800ae16:	605a      	str	r2, [r3, #4]
 800ae18:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800ae1a:	e0a9      	b.n	800af70 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	f2c0 80a6 	blt.w	800af70 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ae24:	693b      	ldr	r3, [r7, #16]
 800ae26:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800ae28:	69fb      	ldr	r3, [r7, #28]
 800ae2a:	695b      	ldr	r3, [r3, #20]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d004      	beq.n	800ae3a <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae30:	69fb      	ldr	r3, [r7, #28]
 800ae32:	3304      	adds	r3, #4
 800ae34:	4618      	mov	r0, r3
 800ae36:	f7fd f8fd 	bl	8008034 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ae3a:	1d3b      	adds	r3, r7, #4
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f7ff ff81 	bl	800ad44 <prvSampleTimeNow>
 800ae42:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	3b01      	subs	r3, #1
 800ae48:	2b08      	cmp	r3, #8
 800ae4a:	f200 808e 	bhi.w	800af6a <prvProcessReceivedCommands+0x162>
 800ae4e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae54 <prvProcessReceivedCommands+0x4c>)
 800ae50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae54:	0800ae79 	.word	0x0800ae79
 800ae58:	0800ae79 	.word	0x0800ae79
 800ae5c:	0800aee1 	.word	0x0800aee1
 800ae60:	0800aef5 	.word	0x0800aef5
 800ae64:	0800af41 	.word	0x0800af41
 800ae68:	0800ae79 	.word	0x0800ae79
 800ae6c:	0800ae79 	.word	0x0800ae79
 800ae70:	0800aee1 	.word	0x0800aee1
 800ae74:	0800aef5 	.word	0x0800aef5
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800ae78:	69fb      	ldr	r3, [r7, #28]
 800ae7a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae7e:	f043 0301 	orr.w	r3, r3, #1
 800ae82:	b2da      	uxtb	r2, r3
 800ae84:	69fb      	ldr	r3, [r7, #28]
 800ae86:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ae8a:	68fa      	ldr	r2, [r7, #12]
 800ae8c:	69fb      	ldr	r3, [r7, #28]
 800ae8e:	699b      	ldr	r3, [r3, #24]
 800ae90:	18d1      	adds	r1, r2, r3
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	69ba      	ldr	r2, [r7, #24]
 800ae96:	69f8      	ldr	r0, [r7, #28]
 800ae98:	f7ff ff74 	bl	800ad84 <prvInsertTimerInActiveList>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d065      	beq.n	800af6e <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aea8:	f003 0304 	and.w	r3, r3, #4
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d009      	beq.n	800aec4 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800aeb0:	68fa      	ldr	r2, [r7, #12]
 800aeb2:	69fb      	ldr	r3, [r7, #28]
 800aeb4:	699b      	ldr	r3, [r3, #24]
 800aeb6:	4413      	add	r3, r2
 800aeb8:	69ba      	ldr	r2, [r7, #24]
 800aeba:	4619      	mov	r1, r3
 800aebc:	69f8      	ldr	r0, [r7, #28]
 800aebe:	f7ff fe69 	bl	800ab94 <prvReloadTimer>
 800aec2:	e008      	b.n	800aed6 <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800aec4:	69fb      	ldr	r3, [r7, #28]
 800aec6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aeca:	f023 0301 	bic.w	r3, r3, #1
 800aece:	b2da      	uxtb	r2, r3
 800aed0:	69fb      	ldr	r3, [r7, #28]
 800aed2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aed6:	69fb      	ldr	r3, [r7, #28]
 800aed8:	6a1b      	ldr	r3, [r3, #32]
 800aeda:	69f8      	ldr	r0, [r7, #28]
 800aedc:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800aede:	e046      	b.n	800af6e <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800aee0:	69fb      	ldr	r3, [r7, #28]
 800aee2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aee6:	f023 0301 	bic.w	r3, r3, #1
 800aeea:	b2da      	uxtb	r2, r3
 800aeec:	69fb      	ldr	r3, [r7, #28]
 800aeee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800aef2:	e03d      	b.n	800af70 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800aef4:	69fb      	ldr	r3, [r7, #28]
 800aef6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aefa:	f043 0301 	orr.w	r3, r3, #1
 800aefe:	b2da      	uxtb	r2, r3
 800af00:	69fb      	ldr	r3, [r7, #28]
 800af02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800af06:	68fa      	ldr	r2, [r7, #12]
 800af08:	69fb      	ldr	r3, [r7, #28]
 800af0a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800af0c:	69fb      	ldr	r3, [r7, #28]
 800af0e:	699b      	ldr	r3, [r3, #24]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d10b      	bne.n	800af2c <prvProcessReceivedCommands+0x124>
    __asm volatile
 800af14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af18:	f383 8811 	msr	BASEPRI, r3
 800af1c:	f3bf 8f6f 	isb	sy
 800af20:	f3bf 8f4f 	dsb	sy
 800af24:	617b      	str	r3, [r7, #20]
}
 800af26:	bf00      	nop
 800af28:	bf00      	nop
 800af2a:	e7fd      	b.n	800af28 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800af2c:	69fb      	ldr	r3, [r7, #28]
 800af2e:	699a      	ldr	r2, [r3, #24]
 800af30:	69bb      	ldr	r3, [r7, #24]
 800af32:	18d1      	adds	r1, r2, r3
 800af34:	69bb      	ldr	r3, [r7, #24]
 800af36:	69ba      	ldr	r2, [r7, #24]
 800af38:	69f8      	ldr	r0, [r7, #28]
 800af3a:	f7ff ff23 	bl	800ad84 <prvInsertTimerInActiveList>
                        break;
 800af3e:	e017      	b.n	800af70 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800af40:	69fb      	ldr	r3, [r7, #28]
 800af42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af46:	f003 0302 	and.w	r3, r3, #2
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d103      	bne.n	800af56 <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 800af4e:	69f8      	ldr	r0, [r7, #28]
 800af50:	f000 fc68 	bl	800b824 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800af54:	e00c      	b.n	800af70 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800af56:	69fb      	ldr	r3, [r7, #28]
 800af58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800af5c:	f023 0301 	bic.w	r3, r3, #1
 800af60:	b2da      	uxtb	r2, r3
 800af62:	69fb      	ldr	r3, [r7, #28]
 800af64:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800af68:	e002      	b.n	800af70 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 800af6a:	bf00      	nop
 800af6c:	e000      	b.n	800af70 <prvProcessReceivedCommands+0x168>
                        break;
 800af6e:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800af70:	4b08      	ldr	r3, [pc, #32]	@ (800af94 <prvProcessReceivedCommands+0x18c>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	f107 0108 	add.w	r1, r7, #8
 800af78:	2200      	movs	r2, #0
 800af7a:	4618      	mov	r0, r3
 800af7c:	f7fd fb52 	bl	8008624 <xQueueReceive>
 800af80:	4603      	mov	r3, r0
 800af82:	2b00      	cmp	r3, #0
 800af84:	f47f af4a 	bne.w	800ae1c <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 800af88:	bf00      	nop
 800af8a:	bf00      	nop
 800af8c:	3720      	adds	r7, #32
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
 800af92:	bf00      	nop
 800af94:	200018f4 	.word	0x200018f4

0800af98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800af98:	b580      	push	{r7, lr}
 800af9a:	b082      	sub	sp, #8
 800af9c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800af9e:	e009      	b.n	800afb4 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800afa0:	4b0e      	ldr	r3, [pc, #56]	@ (800afdc <prvSwitchTimerLists+0x44>)
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	68db      	ldr	r3, [r3, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800afaa:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800afae:	6838      	ldr	r0, [r7, #0]
 800afb0:	f7ff fe12 	bl	800abd8 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800afb4:	4b09      	ldr	r3, [pc, #36]	@ (800afdc <prvSwitchTimerLists+0x44>)
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d1f0      	bne.n	800afa0 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800afbe:	4b07      	ldr	r3, [pc, #28]	@ (800afdc <prvSwitchTimerLists+0x44>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800afc4:	4b06      	ldr	r3, [pc, #24]	@ (800afe0 <prvSwitchTimerLists+0x48>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4a04      	ldr	r2, [pc, #16]	@ (800afdc <prvSwitchTimerLists+0x44>)
 800afca:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800afcc:	4a04      	ldr	r2, [pc, #16]	@ (800afe0 <prvSwitchTimerLists+0x48>)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6013      	str	r3, [r2, #0]
    }
 800afd2:	bf00      	nop
 800afd4:	3708      	adds	r7, #8
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}
 800afda:	bf00      	nop
 800afdc:	200018ec 	.word	0x200018ec
 800afe0:	200018f0 	.word	0x200018f0

0800afe4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b082      	sub	sp, #8
 800afe8:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800afea:	f000 f9bb 	bl	800b364 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800afee:	4b15      	ldr	r3, [pc, #84]	@ (800b044 <prvCheckForValidListAndQueue+0x60>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d120      	bne.n	800b038 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 800aff6:	4814      	ldr	r0, [pc, #80]	@ (800b048 <prvCheckForValidListAndQueue+0x64>)
 800aff8:	f7fc ffb0 	bl	8007f5c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800affc:	4813      	ldr	r0, [pc, #76]	@ (800b04c <prvCheckForValidListAndQueue+0x68>)
 800affe:	f7fc ffad 	bl	8007f5c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800b002:	4b13      	ldr	r3, [pc, #76]	@ (800b050 <prvCheckForValidListAndQueue+0x6c>)
 800b004:	4a10      	ldr	r2, [pc, #64]	@ (800b048 <prvCheckForValidListAndQueue+0x64>)
 800b006:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800b008:	4b12      	ldr	r3, [pc, #72]	@ (800b054 <prvCheckForValidListAndQueue+0x70>)
 800b00a:	4a10      	ldr	r2, [pc, #64]	@ (800b04c <prvCheckForValidListAndQueue+0x68>)
 800b00c:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b00e:	2300      	movs	r3, #0
 800b010:	9300      	str	r3, [sp, #0]
 800b012:	4b11      	ldr	r3, [pc, #68]	@ (800b058 <prvCheckForValidListAndQueue+0x74>)
 800b014:	4a11      	ldr	r2, [pc, #68]	@ (800b05c <prvCheckForValidListAndQueue+0x78>)
 800b016:	210c      	movs	r1, #12
 800b018:	200a      	movs	r0, #10
 800b01a:	f7fd f8d1 	bl	80081c0 <xQueueGenericCreateStatic>
 800b01e:	4603      	mov	r3, r0
 800b020:	4a08      	ldr	r2, [pc, #32]	@ (800b044 <prvCheckForValidListAndQueue+0x60>)
 800b022:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800b024:	4b07      	ldr	r3, [pc, #28]	@ (800b044 <prvCheckForValidListAndQueue+0x60>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d005      	beq.n	800b038 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b02c:	4b05      	ldr	r3, [pc, #20]	@ (800b044 <prvCheckForValidListAndQueue+0x60>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	490b      	ldr	r1, [pc, #44]	@ (800b060 <prvCheckForValidListAndQueue+0x7c>)
 800b032:	4618      	mov	r0, r3
 800b034:	f7fd ff2e 	bl	8008e94 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800b038:	f000 f9c6 	bl	800b3c8 <vPortExitCritical>
    }
 800b03c:	bf00      	nop
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	200018f4 	.word	0x200018f4
 800b048:	200018c4 	.word	0x200018c4
 800b04c:	200018d8 	.word	0x200018d8
 800b050:	200018ec 	.word	0x200018ec
 800b054:	200018f0 	.word	0x200018f0
 800b058:	20001978 	.word	0x20001978
 800b05c:	20001900 	.word	0x20001900
 800b060:	0800fa0c 	.word	0x0800fa0c

0800b064 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800b064:	b480      	push	{r7}
 800b066:	b085      	sub	sp, #20
 800b068:	af00      	add	r7, sp, #0
 800b06a:	60f8      	str	r0, [r7, #12]
 800b06c:	60b9      	str	r1, [r7, #8]
 800b06e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	3b04      	subs	r3, #4
 800b074:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b07c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	3b04      	subs	r3, #4
 800b082:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	f023 0201 	bic.w	r2, r3, #1
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	3b04      	subs	r3, #4
 800b092:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800b094:	4a0c      	ldr	r2, [pc, #48]	@ (800b0c8 <pxPortInitialiseStack+0x64>)
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	3b14      	subs	r3, #20
 800b09e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800b0a0:	687a      	ldr	r2, [r7, #4]
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	3b04      	subs	r3, #4
 800b0aa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f06f 0202 	mvn.w	r2, #2
 800b0b2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	3b20      	subs	r3, #32
 800b0b8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	3714      	adds	r7, #20
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c6:	4770      	bx	lr
 800b0c8:	0800b0cd 	.word	0x0800b0cd

0800b0cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b085      	sub	sp, #20
 800b0d0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800b0d6:	4b13      	ldr	r3, [pc, #76]	@ (800b124 <prvTaskExitError+0x58>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b0de:	d00b      	beq.n	800b0f8 <prvTaskExitError+0x2c>
    __asm volatile
 800b0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e4:	f383 8811 	msr	BASEPRI, r3
 800b0e8:	f3bf 8f6f 	isb	sy
 800b0ec:	f3bf 8f4f 	dsb	sy
 800b0f0:	60fb      	str	r3, [r7, #12]
}
 800b0f2:	bf00      	nop
 800b0f4:	bf00      	nop
 800b0f6:	e7fd      	b.n	800b0f4 <prvTaskExitError+0x28>
    __asm volatile
 800b0f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0fc:	f383 8811 	msr	BASEPRI, r3
 800b100:	f3bf 8f6f 	isb	sy
 800b104:	f3bf 8f4f 	dsb	sy
 800b108:	60bb      	str	r3, [r7, #8]
}
 800b10a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800b10c:	bf00      	nop
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d0fc      	beq.n	800b10e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800b114:	bf00      	nop
 800b116:	bf00      	nop
 800b118:	3714      	adds	r7, #20
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr
 800b122:	bf00      	nop
 800b124:	20000060 	.word	0x20000060
	...

0800b130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800b130:	4b07      	ldr	r3, [pc, #28]	@ (800b150 <pxCurrentTCBConst2>)
 800b132:	6819      	ldr	r1, [r3, #0]
 800b134:	6808      	ldr	r0, [r1, #0]
 800b136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b13a:	f380 8809 	msr	PSP, r0
 800b13e:	f3bf 8f6f 	isb	sy
 800b142:	f04f 0000 	mov.w	r0, #0
 800b146:	f380 8811 	msr	BASEPRI, r0
 800b14a:	4770      	bx	lr
 800b14c:	f3af 8000 	nop.w

0800b150 <pxCurrentTCBConst2>:
 800b150:	20001034 	.word	0x20001034
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 800b154:	bf00      	nop
 800b156:	bf00      	nop

0800b158 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800b158:	4808      	ldr	r0, [pc, #32]	@ (800b17c <prvPortStartFirstTask+0x24>)
 800b15a:	6800      	ldr	r0, [r0, #0]
 800b15c:	6800      	ldr	r0, [r0, #0]
 800b15e:	f380 8808 	msr	MSP, r0
 800b162:	f04f 0000 	mov.w	r0, #0
 800b166:	f380 8814 	msr	CONTROL, r0
 800b16a:	b662      	cpsie	i
 800b16c:	b661      	cpsie	f
 800b16e:	f3bf 8f4f 	dsb	sy
 800b172:	f3bf 8f6f 	isb	sy
 800b176:	df00      	svc	0
 800b178:	bf00      	nop
 800b17a:	0000      	.short	0x0000
 800b17c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 800b180:	bf00      	nop
 800b182:	bf00      	nop

0800b184 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b08c      	sub	sp, #48	@ 0x30
 800b188:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b18a:	4b69      	ldr	r3, [pc, #420]	@ (800b330 <xPortStartScheduler+0x1ac>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	4a69      	ldr	r2, [pc, #420]	@ (800b334 <xPortStartScheduler+0x1b0>)
 800b190:	4293      	cmp	r3, r2
 800b192:	d10b      	bne.n	800b1ac <xPortStartScheduler+0x28>
    __asm volatile
 800b194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b198:	f383 8811 	msr	BASEPRI, r3
 800b19c:	f3bf 8f6f 	isb	sy
 800b1a0:	f3bf 8f4f 	dsb	sy
 800b1a4:	623b      	str	r3, [r7, #32]
}
 800b1a6:	bf00      	nop
 800b1a8:	bf00      	nop
 800b1aa:	e7fd      	b.n	800b1a8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b1ac:	4b60      	ldr	r3, [pc, #384]	@ (800b330 <xPortStartScheduler+0x1ac>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	4a61      	ldr	r2, [pc, #388]	@ (800b338 <xPortStartScheduler+0x1b4>)
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	d10b      	bne.n	800b1ce <xPortStartScheduler+0x4a>
    __asm volatile
 800b1b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1ba:	f383 8811 	msr	BASEPRI, r3
 800b1be:	f3bf 8f6f 	isb	sy
 800b1c2:	f3bf 8f4f 	dsb	sy
 800b1c6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b1c8:	bf00      	nop
 800b1ca:	bf00      	nop
 800b1cc:	e7fd      	b.n	800b1ca <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800b1ce:	4b5b      	ldr	r3, [pc, #364]	@ (800b33c <xPortStartScheduler+0x1b8>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 800b1d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1d6:	332c      	adds	r3, #44	@ 0x2c
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	4a59      	ldr	r2, [pc, #356]	@ (800b340 <xPortStartScheduler+0x1bc>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d00b      	beq.n	800b1f8 <xPortStartScheduler+0x74>
    __asm volatile
 800b1e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1e4:	f383 8811 	msr	BASEPRI, r3
 800b1e8:	f3bf 8f6f 	isb	sy
 800b1ec:	f3bf 8f4f 	dsb	sy
 800b1f0:	61fb      	str	r3, [r7, #28]
}
 800b1f2:	bf00      	nop
 800b1f4:	bf00      	nop
 800b1f6:	e7fd      	b.n	800b1f4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 800b1f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1fa:	3338      	adds	r3, #56	@ 0x38
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	4a51      	ldr	r2, [pc, #324]	@ (800b344 <xPortStartScheduler+0x1c0>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d00b      	beq.n	800b21c <xPortStartScheduler+0x98>
    __asm volatile
 800b204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b208:	f383 8811 	msr	BASEPRI, r3
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	61bb      	str	r3, [r7, #24]
}
 800b216:	bf00      	nop
 800b218:	bf00      	nop
 800b21a:	e7fd      	b.n	800b218 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800b21c:	2300      	movs	r3, #0
 800b21e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b220:	4b49      	ldr	r3, [pc, #292]	@ (800b348 <xPortStartScheduler+0x1c4>)
 800b222:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 800b224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b226:	781b      	ldrb	r3, [r3, #0]
 800b228:	b2db      	uxtb	r3, r3
 800b22a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b22e:	22ff      	movs	r2, #255	@ 0xff
 800b230:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b234:	781b      	ldrb	r3, [r3, #0]
 800b236:	b2db      	uxtb	r3, r3
 800b238:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b23a:	79fb      	ldrb	r3, [r7, #7]
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b242:	b2da      	uxtb	r2, r3
 800b244:	4b41      	ldr	r3, [pc, #260]	@ (800b34c <xPortStartScheduler+0x1c8>)
 800b246:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800b248:	4b40      	ldr	r3, [pc, #256]	@ (800b34c <xPortStartScheduler+0x1c8>)
 800b24a:	781b      	ldrb	r3, [r3, #0]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d10b      	bne.n	800b268 <xPortStartScheduler+0xe4>
    __asm volatile
 800b250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b254:	f383 8811 	msr	BASEPRI, r3
 800b258:	f3bf 8f6f 	isb	sy
 800b25c:	f3bf 8f4f 	dsb	sy
 800b260:	617b      	str	r3, [r7, #20]
}
 800b262:	bf00      	nop
 800b264:	bf00      	nop
 800b266:	e7fd      	b.n	800b264 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 800b268:	79fb      	ldrb	r3, [r7, #7]
 800b26a:	b2db      	uxtb	r3, r3
 800b26c:	43db      	mvns	r3, r3
 800b26e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b272:	2b00      	cmp	r3, #0
 800b274:	d013      	beq.n	800b29e <xPortStartScheduler+0x11a>
    __asm volatile
 800b276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b27a:	f383 8811 	msr	BASEPRI, r3
 800b27e:	f3bf 8f6f 	isb	sy
 800b282:	f3bf 8f4f 	dsb	sy
 800b286:	613b      	str	r3, [r7, #16]
}
 800b288:	bf00      	nop
 800b28a:	bf00      	nop
 800b28c:	e7fd      	b.n	800b28a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	3301      	adds	r3, #1
 800b292:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b294:	79fb      	ldrb	r3, [r7, #7]
 800b296:	b2db      	uxtb	r3, r3
 800b298:	005b      	lsls	r3, r3, #1
 800b29a:	b2db      	uxtb	r3, r3
 800b29c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b29e:	79fb      	ldrb	r3, [r7, #7]
 800b2a0:	b2db      	uxtb	r3, r3
 800b2a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2a6:	2b80      	cmp	r3, #128	@ 0x80
 800b2a8:	d0f1      	beq.n	800b28e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	2b08      	cmp	r3, #8
 800b2ae:	d103      	bne.n	800b2b8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 800b2b0:	4b27      	ldr	r3, [pc, #156]	@ (800b350 <xPortStartScheduler+0x1cc>)
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	601a      	str	r2, [r3, #0]
 800b2b6:	e004      	b.n	800b2c2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	f1c3 0307 	rsb	r3, r3, #7
 800b2be:	4a24      	ldr	r2, [pc, #144]	@ (800b350 <xPortStartScheduler+0x1cc>)
 800b2c0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b2c2:	4b23      	ldr	r3, [pc, #140]	@ (800b350 <xPortStartScheduler+0x1cc>)
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	021b      	lsls	r3, r3, #8
 800b2c8:	4a21      	ldr	r2, [pc, #132]	@ (800b350 <xPortStartScheduler+0x1cc>)
 800b2ca:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b2cc:	4b20      	ldr	r3, [pc, #128]	@ (800b350 <xPortStartScheduler+0x1cc>)
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b2d4:	4a1e      	ldr	r2, [pc, #120]	@ (800b350 <xPortStartScheduler+0x1cc>)
 800b2d6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 800b2d8:	7bfb      	ldrb	r3, [r7, #15]
 800b2da:	b2da      	uxtb	r2, r3
 800b2dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2de:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800b2e0:	4b1c      	ldr	r3, [pc, #112]	@ (800b354 <xPortStartScheduler+0x1d0>)
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	4a1b      	ldr	r2, [pc, #108]	@ (800b354 <xPortStartScheduler+0x1d0>)
 800b2e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2ea:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800b2ec:	4b19      	ldr	r3, [pc, #100]	@ (800b354 <xPortStartScheduler+0x1d0>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	4a18      	ldr	r2, [pc, #96]	@ (800b354 <xPortStartScheduler+0x1d0>)
 800b2f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2f6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 800b2f8:	4b17      	ldr	r3, [pc, #92]	@ (800b358 <xPortStartScheduler+0x1d4>)
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800b2fe:	f000 f8ed 	bl	800b4dc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800b302:	4b16      	ldr	r3, [pc, #88]	@ (800b35c <xPortStartScheduler+0x1d8>)
 800b304:	2200      	movs	r2, #0
 800b306:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800b308:	f000 f90c 	bl	800b524 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b30c:	4b14      	ldr	r3, [pc, #80]	@ (800b360 <xPortStartScheduler+0x1dc>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4a13      	ldr	r2, [pc, #76]	@ (800b360 <xPortStartScheduler+0x1dc>)
 800b312:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b316:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800b318:	f7ff ff1e 	bl	800b158 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800b31c:	f7fe fc42 	bl	8009ba4 <vTaskSwitchContext>
    prvTaskExitError();
 800b320:	f7ff fed4 	bl	800b0cc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800b324:	2300      	movs	r3, #0
}
 800b326:	4618      	mov	r0, r3
 800b328:	3730      	adds	r7, #48	@ 0x30
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}
 800b32e:	bf00      	nop
 800b330:	e000ed00 	.word	0xe000ed00
 800b334:	410fc271 	.word	0x410fc271
 800b338:	410fc270 	.word	0x410fc270
 800b33c:	e000ed08 	.word	0xe000ed08
 800b340:	0800b131 	.word	0x0800b131
 800b344:	0800b421 	.word	0x0800b421
 800b348:	e000e400 	.word	0xe000e400
 800b34c:	200019c8 	.word	0x200019c8
 800b350:	200019cc 	.word	0x200019cc
 800b354:	e000ed20 	.word	0xe000ed20
 800b358:	e000ed1c 	.word	0xe000ed1c
 800b35c:	20000060 	.word	0x20000060
 800b360:	e000ef34 	.word	0xe000ef34

0800b364 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b364:	b480      	push	{r7}
 800b366:	b083      	sub	sp, #12
 800b368:	af00      	add	r7, sp, #0
    __asm volatile
 800b36a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b36e:	f383 8811 	msr	BASEPRI, r3
 800b372:	f3bf 8f6f 	isb	sy
 800b376:	f3bf 8f4f 	dsb	sy
 800b37a:	607b      	str	r3, [r7, #4]
}
 800b37c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800b37e:	4b10      	ldr	r3, [pc, #64]	@ (800b3c0 <vPortEnterCritical+0x5c>)
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	3301      	adds	r3, #1
 800b384:	4a0e      	ldr	r2, [pc, #56]	@ (800b3c0 <vPortEnterCritical+0x5c>)
 800b386:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800b388:	4b0d      	ldr	r3, [pc, #52]	@ (800b3c0 <vPortEnterCritical+0x5c>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	2b01      	cmp	r3, #1
 800b38e:	d110      	bne.n	800b3b2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b390:	4b0c      	ldr	r3, [pc, #48]	@ (800b3c4 <vPortEnterCritical+0x60>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	b2db      	uxtb	r3, r3
 800b396:	2b00      	cmp	r3, #0
 800b398:	d00b      	beq.n	800b3b2 <vPortEnterCritical+0x4e>
    __asm volatile
 800b39a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b39e:	f383 8811 	msr	BASEPRI, r3
 800b3a2:	f3bf 8f6f 	isb	sy
 800b3a6:	f3bf 8f4f 	dsb	sy
 800b3aa:	603b      	str	r3, [r7, #0]
}
 800b3ac:	bf00      	nop
 800b3ae:	bf00      	nop
 800b3b0:	e7fd      	b.n	800b3ae <vPortEnterCritical+0x4a>
    }
}
 800b3b2:	bf00      	nop
 800b3b4:	370c      	adds	r7, #12
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3bc:	4770      	bx	lr
 800b3be:	bf00      	nop
 800b3c0:	20000060 	.word	0x20000060
 800b3c4:	e000ed04 	.word	0xe000ed04

0800b3c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b083      	sub	sp, #12
 800b3cc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800b3ce:	4b12      	ldr	r3, [pc, #72]	@ (800b418 <vPortExitCritical+0x50>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d10b      	bne.n	800b3ee <vPortExitCritical+0x26>
    __asm volatile
 800b3d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3da:	f383 8811 	msr	BASEPRI, r3
 800b3de:	f3bf 8f6f 	isb	sy
 800b3e2:	f3bf 8f4f 	dsb	sy
 800b3e6:	607b      	str	r3, [r7, #4]
}
 800b3e8:	bf00      	nop
 800b3ea:	bf00      	nop
 800b3ec:	e7fd      	b.n	800b3ea <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800b3ee:	4b0a      	ldr	r3, [pc, #40]	@ (800b418 <vPortExitCritical+0x50>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	3b01      	subs	r3, #1
 800b3f4:	4a08      	ldr	r2, [pc, #32]	@ (800b418 <vPortExitCritical+0x50>)
 800b3f6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800b3f8:	4b07      	ldr	r3, [pc, #28]	@ (800b418 <vPortExitCritical+0x50>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d105      	bne.n	800b40c <vPortExitCritical+0x44>
 800b400:	2300      	movs	r3, #0
 800b402:	603b      	str	r3, [r7, #0]
    __asm volatile
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	f383 8811 	msr	BASEPRI, r3
}
 800b40a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800b40c:	bf00      	nop
 800b40e:	370c      	adds	r7, #12
 800b410:	46bd      	mov	sp, r7
 800b412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b416:	4770      	bx	lr
 800b418:	20000060 	.word	0x20000060
 800b41c:	00000000 	.word	0x00000000

0800b420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800b420:	f3ef 8009 	mrs	r0, PSP
 800b424:	f3bf 8f6f 	isb	sy
 800b428:	4b15      	ldr	r3, [pc, #84]	@ (800b480 <pxCurrentTCBConst>)
 800b42a:	681a      	ldr	r2, [r3, #0]
 800b42c:	f01e 0f10 	tst.w	lr, #16
 800b430:	bf08      	it	eq
 800b432:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b436:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b43a:	6010      	str	r0, [r2, #0]
 800b43c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b440:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b444:	f380 8811 	msr	BASEPRI, r0
 800b448:	f3bf 8f4f 	dsb	sy
 800b44c:	f3bf 8f6f 	isb	sy
 800b450:	f7fe fba8 	bl	8009ba4 <vTaskSwitchContext>
 800b454:	f04f 0000 	mov.w	r0, #0
 800b458:	f380 8811 	msr	BASEPRI, r0
 800b45c:	bc09      	pop	{r0, r3}
 800b45e:	6819      	ldr	r1, [r3, #0]
 800b460:	6808      	ldr	r0, [r1, #0]
 800b462:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b466:	f01e 0f10 	tst.w	lr, #16
 800b46a:	bf08      	it	eq
 800b46c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b470:	f380 8809 	msr	PSP, r0
 800b474:	f3bf 8f6f 	isb	sy
 800b478:	4770      	bx	lr
 800b47a:	bf00      	nop
 800b47c:	f3af 8000 	nop.w

0800b480 <pxCurrentTCBConst>:
 800b480:	20001034 	.word	0x20001034
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800b484:	bf00      	nop
 800b486:	bf00      	nop

0800b488 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b082      	sub	sp, #8
 800b48c:	af00      	add	r7, sp, #0
    __asm volatile
 800b48e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b492:	f383 8811 	msr	BASEPRI, r3
 800b496:	f3bf 8f6f 	isb	sy
 800b49a:	f3bf 8f4f 	dsb	sy
 800b49e:	607b      	str	r3, [r7, #4]
}
 800b4a0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 800b4a2:	f002 fddd 	bl	800e060 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800b4a6:	f7fe fa67 	bl	8009978 <xTaskIncrementTick>
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d006      	beq.n	800b4be <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 800b4b0:	f002 fe34 	bl	800e11c <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b4b4:	4b08      	ldr	r3, [pc, #32]	@ (800b4d8 <SysTick_Handler+0x50>)
 800b4b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4ba:	601a      	str	r2, [r3, #0]
 800b4bc:	e001      	b.n	800b4c2 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800b4be:	f002 fe11 	bl	800e0e4 <SEGGER_SYSVIEW_RecordExitISR>
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	603b      	str	r3, [r7, #0]
    __asm volatile
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	f383 8811 	msr	BASEPRI, r3
}
 800b4cc:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800b4ce:	bf00      	nop
 800b4d0:	3708      	adds	r7, #8
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd80      	pop	{r7, pc}
 800b4d6:	bf00      	nop
 800b4d8:	e000ed04 	.word	0xe000ed04

0800b4dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800b4dc:	b480      	push	{r7}
 800b4de:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b4e0:	4b0b      	ldr	r3, [pc, #44]	@ (800b510 <vPortSetupTimerInterrupt+0x34>)
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b4e6:	4b0b      	ldr	r3, [pc, #44]	@ (800b514 <vPortSetupTimerInterrupt+0x38>)
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b4ec:	4b0a      	ldr	r3, [pc, #40]	@ (800b518 <vPortSetupTimerInterrupt+0x3c>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	4a0a      	ldr	r2, [pc, #40]	@ (800b51c <vPortSetupTimerInterrupt+0x40>)
 800b4f2:	fba2 2303 	umull	r2, r3, r2, r3
 800b4f6:	099b      	lsrs	r3, r3, #6
 800b4f8:	4a09      	ldr	r2, [pc, #36]	@ (800b520 <vPortSetupTimerInterrupt+0x44>)
 800b4fa:	3b01      	subs	r3, #1
 800b4fc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b4fe:	4b04      	ldr	r3, [pc, #16]	@ (800b510 <vPortSetupTimerInterrupt+0x34>)
 800b500:	2207      	movs	r2, #7
 800b502:	601a      	str	r2, [r3, #0]
}
 800b504:	bf00      	nop
 800b506:	46bd      	mov	sp, r7
 800b508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50c:	4770      	bx	lr
 800b50e:	bf00      	nop
 800b510:	e000e010 	.word	0xe000e010
 800b514:	e000e018 	.word	0xe000e018
 800b518:	20000034 	.word	0x20000034
 800b51c:	10624dd3 	.word	0x10624dd3
 800b520:	e000e014 	.word	0xe000e014

0800b524 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800b524:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b534 <vPortEnableVFP+0x10>
 800b528:	6801      	ldr	r1, [r0, #0]
 800b52a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b52e:	6001      	str	r1, [r0, #0]
 800b530:	4770      	bx	lr
 800b532:	0000      	.short	0x0000
 800b534:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 800b538:	bf00      	nop
 800b53a:	bf00      	nop

0800b53c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800b53c:	b480      	push	{r7}
 800b53e:	b085      	sub	sp, #20
 800b540:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800b542:	f3ef 8305 	mrs	r3, IPSR
 800b546:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	2b0f      	cmp	r3, #15
 800b54c:	d915      	bls.n	800b57a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b54e:	4a18      	ldr	r2, [pc, #96]	@ (800b5b0 <vPortValidateInterruptPriority+0x74>)
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	4413      	add	r3, r2
 800b554:	781b      	ldrb	r3, [r3, #0]
 800b556:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b558:	4b16      	ldr	r3, [pc, #88]	@ (800b5b4 <vPortValidateInterruptPriority+0x78>)
 800b55a:	781b      	ldrb	r3, [r3, #0]
 800b55c:	7afa      	ldrb	r2, [r7, #11]
 800b55e:	429a      	cmp	r2, r3
 800b560:	d20b      	bcs.n	800b57a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 800b562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b566:	f383 8811 	msr	BASEPRI, r3
 800b56a:	f3bf 8f6f 	isb	sy
 800b56e:	f3bf 8f4f 	dsb	sy
 800b572:	607b      	str	r3, [r7, #4]
}
 800b574:	bf00      	nop
 800b576:	bf00      	nop
 800b578:	e7fd      	b.n	800b576 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b57a:	4b0f      	ldr	r3, [pc, #60]	@ (800b5b8 <vPortValidateInterruptPriority+0x7c>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b582:	4b0e      	ldr	r3, [pc, #56]	@ (800b5bc <vPortValidateInterruptPriority+0x80>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	429a      	cmp	r2, r3
 800b588:	d90b      	bls.n	800b5a2 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800b58a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b58e:	f383 8811 	msr	BASEPRI, r3
 800b592:	f3bf 8f6f 	isb	sy
 800b596:	f3bf 8f4f 	dsb	sy
 800b59a:	603b      	str	r3, [r7, #0]
}
 800b59c:	bf00      	nop
 800b59e:	bf00      	nop
 800b5a0:	e7fd      	b.n	800b59e <vPortValidateInterruptPriority+0x62>
    }
 800b5a2:	bf00      	nop
 800b5a4:	3714      	adds	r7, #20
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ac:	4770      	bx	lr
 800b5ae:	bf00      	nop
 800b5b0:	e000e3f0 	.word	0xe000e3f0
 800b5b4:	200019c8 	.word	0x200019c8
 800b5b8:	e000ed0c 	.word	0xe000ed0c
 800b5bc:	200019cc 	.word	0x200019cc

0800b5c0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b08e      	sub	sp, #56	@ 0x38
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d022      	beq.n	800b618 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800b5d2:	2308      	movs	r3, #8
 800b5d4:	43db      	mvns	r3, r3
 800b5d6:	687a      	ldr	r2, [r7, #4]
 800b5d8:	429a      	cmp	r2, r3
 800b5da:	d81b      	bhi.n	800b614 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800b5dc:	2208      	movs	r2, #8
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	4413      	add	r3, r2
 800b5e2:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f003 0307 	and.w	r3, r3, #7
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d014      	beq.n	800b618 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	f003 0307 	and.w	r3, r3, #7
 800b5f4:	f1c3 0308 	rsb	r3, r3, #8
 800b5f8:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800b5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5fc:	43db      	mvns	r3, r3
 800b5fe:	687a      	ldr	r2, [r7, #4]
 800b600:	429a      	cmp	r2, r3
 800b602:	d804      	bhi.n	800b60e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 800b604:	687a      	ldr	r2, [r7, #4]
 800b606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b608:	4413      	add	r3, r2
 800b60a:	607b      	str	r3, [r7, #4]
 800b60c:	e004      	b.n	800b618 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800b60e:	2300      	movs	r3, #0
 800b610:	607b      	str	r3, [r7, #4]
 800b612:	e001      	b.n	800b618 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 800b614:	2300      	movs	r3, #0
 800b616:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 800b618:	f7fe f866 	bl	80096e8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800b61c:	4b7a      	ldr	r3, [pc, #488]	@ (800b808 <pvPortMalloc+0x248>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d101      	bne.n	800b628 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 800b624:	f000 f984 	bl	800b930 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	f2c0 80d3 	blt.w	800b7d6 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2b00      	cmp	r3, #0
 800b634:	f000 80cf 	beq.w	800b7d6 <pvPortMalloc+0x216>
 800b638:	4b74      	ldr	r3, [pc, #464]	@ (800b80c <pvPortMalloc+0x24c>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	687a      	ldr	r2, [r7, #4]
 800b63e:	429a      	cmp	r2, r3
 800b640:	f200 80c9 	bhi.w	800b7d6 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800b644:	4b72      	ldr	r3, [pc, #456]	@ (800b810 <pvPortMalloc+0x250>)
 800b646:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 800b648:	4b71      	ldr	r3, [pc, #452]	@ (800b810 <pvPortMalloc+0x250>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800b64e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b650:	4a70      	ldr	r2, [pc, #448]	@ (800b814 <pvPortMalloc+0x254>)
 800b652:	4293      	cmp	r3, r2
 800b654:	d305      	bcc.n	800b662 <pvPortMalloc+0xa2>
 800b656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b658:	4a6f      	ldr	r2, [pc, #444]	@ (800b818 <pvPortMalloc+0x258>)
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d801      	bhi.n	800b662 <pvPortMalloc+0xa2>
 800b65e:	2301      	movs	r3, #1
 800b660:	e000      	b.n	800b664 <pvPortMalloc+0xa4>
 800b662:	2300      	movs	r3, #0
 800b664:	2b00      	cmp	r3, #0
 800b666:	d129      	bne.n	800b6bc <pvPortMalloc+0xfc>
    __asm volatile
 800b668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b66c:	f383 8811 	msr	BASEPRI, r3
 800b670:	f3bf 8f6f 	isb	sy
 800b674:	f3bf 8f4f 	dsb	sy
 800b678:	623b      	str	r3, [r7, #32]
}
 800b67a:	bf00      	nop
 800b67c:	bf00      	nop
 800b67e:	e7fd      	b.n	800b67c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 800b680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b682:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 800b684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800b68a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b68c:	4a61      	ldr	r2, [pc, #388]	@ (800b814 <pvPortMalloc+0x254>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d305      	bcc.n	800b69e <pvPortMalloc+0xde>
 800b692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b694:	4a60      	ldr	r2, [pc, #384]	@ (800b818 <pvPortMalloc+0x258>)
 800b696:	4293      	cmp	r3, r2
 800b698:	d801      	bhi.n	800b69e <pvPortMalloc+0xde>
 800b69a:	2301      	movs	r3, #1
 800b69c:	e000      	b.n	800b6a0 <pvPortMalloc+0xe0>
 800b69e:	2300      	movs	r3, #0
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d10b      	bne.n	800b6bc <pvPortMalloc+0xfc>
    __asm volatile
 800b6a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6a8:	f383 8811 	msr	BASEPRI, r3
 800b6ac:	f3bf 8f6f 	isb	sy
 800b6b0:	f3bf 8f4f 	dsb	sy
 800b6b4:	61fb      	str	r3, [r7, #28]
}
 800b6b6:	bf00      	nop
 800b6b8:	bf00      	nop
 800b6ba:	e7fd      	b.n	800b6b8 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800b6bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6be:	685b      	ldr	r3, [r3, #4]
 800b6c0:	687a      	ldr	r2, [r7, #4]
 800b6c2:	429a      	cmp	r2, r3
 800b6c4:	d903      	bls.n	800b6ce <pvPortMalloc+0x10e>
 800b6c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d1d8      	bne.n	800b680 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800b6ce:	4b4e      	ldr	r3, [pc, #312]	@ (800b808 <pvPortMalloc+0x248>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	d07e      	beq.n	800b7d6 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 800b6d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	2208      	movs	r2, #8
 800b6de:	4413      	add	r3, r2
 800b6e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 800b6e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6e4:	4a4b      	ldr	r2, [pc, #300]	@ (800b814 <pvPortMalloc+0x254>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d305      	bcc.n	800b6f6 <pvPortMalloc+0x136>
 800b6ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6ec:	4a4a      	ldr	r2, [pc, #296]	@ (800b818 <pvPortMalloc+0x258>)
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d801      	bhi.n	800b6f6 <pvPortMalloc+0x136>
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	e000      	b.n	800b6f8 <pvPortMalloc+0x138>
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d10b      	bne.n	800b714 <pvPortMalloc+0x154>
    __asm volatile
 800b6fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b700:	f383 8811 	msr	BASEPRI, r3
 800b704:	f3bf 8f6f 	isb	sy
 800b708:	f3bf 8f4f 	dsb	sy
 800b70c:	61bb      	str	r3, [r7, #24]
}
 800b70e:	bf00      	nop
 800b710:	bf00      	nop
 800b712:	e7fd      	b.n	800b710 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b716:	681a      	ldr	r2, [r3, #0]
 800b718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b71a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800b71c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b71e:	685b      	ldr	r3, [r3, #4]
 800b720:	687a      	ldr	r2, [r7, #4]
 800b722:	429a      	cmp	r2, r3
 800b724:	d90b      	bls.n	800b73e <pvPortMalloc+0x17e>
    __asm volatile
 800b726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b72a:	f383 8811 	msr	BASEPRI, r3
 800b72e:	f3bf 8f6f 	isb	sy
 800b732:	f3bf 8f4f 	dsb	sy
 800b736:	617b      	str	r3, [r7, #20]
}
 800b738:	bf00      	nop
 800b73a:	bf00      	nop
 800b73c:	e7fd      	b.n	800b73a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b73e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b740:	685a      	ldr	r2, [r3, #4]
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	1ad2      	subs	r2, r2, r3
 800b746:	2308      	movs	r3, #8
 800b748:	005b      	lsls	r3, r3, #1
 800b74a:	429a      	cmp	r2, r3
 800b74c:	d924      	bls.n	800b798 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b74e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	4413      	add	r3, r2
 800b754:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b758:	f003 0307 	and.w	r3, r3, #7
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d00b      	beq.n	800b778 <pvPortMalloc+0x1b8>
    __asm volatile
 800b760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b764:	f383 8811 	msr	BASEPRI, r3
 800b768:	f3bf 8f6f 	isb	sy
 800b76c:	f3bf 8f4f 	dsb	sy
 800b770:	613b      	str	r3, [r7, #16]
}
 800b772:	bf00      	nop
 800b774:	bf00      	nop
 800b776:	e7fd      	b.n	800b774 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b77a:	685a      	ldr	r2, [r3, #4]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	1ad2      	subs	r2, r2, r3
 800b780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b782:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800b784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b786:	687a      	ldr	r2, [r7, #4]
 800b788:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800b78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b78c:	681a      	ldr	r2, [r3, #0]
 800b78e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b790:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 800b792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b796:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b798:	4b1c      	ldr	r3, [pc, #112]	@ (800b80c <pvPortMalloc+0x24c>)
 800b79a:	681a      	ldr	r2, [r3, #0]
 800b79c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	1ad3      	subs	r3, r2, r3
 800b7a2:	4a1a      	ldr	r2, [pc, #104]	@ (800b80c <pvPortMalloc+0x24c>)
 800b7a4:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b7a6:	4b19      	ldr	r3, [pc, #100]	@ (800b80c <pvPortMalloc+0x24c>)
 800b7a8:	681a      	ldr	r2, [r3, #0]
 800b7aa:	4b1c      	ldr	r3, [pc, #112]	@ (800b81c <pvPortMalloc+0x25c>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	429a      	cmp	r2, r3
 800b7b0:	d203      	bcs.n	800b7ba <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b7b2:	4b16      	ldr	r3, [pc, #88]	@ (800b80c <pvPortMalloc+0x24c>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	4a19      	ldr	r2, [pc, #100]	@ (800b81c <pvPortMalloc+0x25c>)
 800b7b8:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800b7ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7bc:	685b      	ldr	r3, [r3, #4]
 800b7be:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b7c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7c4:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800b7c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800b7cc:	4b14      	ldr	r3, [pc, #80]	@ (800b820 <pvPortMalloc+0x260>)
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	3301      	adds	r3, #1
 800b7d2:	4a13      	ldr	r2, [pc, #76]	@ (800b820 <pvPortMalloc+0x260>)
 800b7d4:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800b7d6:	f7fd ff95 	bl	8009704 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b7da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7dc:	f003 0307 	and.w	r3, r3, #7
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d00b      	beq.n	800b7fc <pvPortMalloc+0x23c>
    __asm volatile
 800b7e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7e8:	f383 8811 	msr	BASEPRI, r3
 800b7ec:	f3bf 8f6f 	isb	sy
 800b7f0:	f3bf 8f4f 	dsb	sy
 800b7f4:	60fb      	str	r3, [r7, #12]
}
 800b7f6:	bf00      	nop
 800b7f8:	bf00      	nop
 800b7fa:	e7fd      	b.n	800b7f8 <pvPortMalloc+0x238>
    return pvReturn;
 800b7fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800b7fe:	4618      	mov	r0, r3
 800b800:	3738      	adds	r7, #56	@ 0x38
 800b802:	46bd      	mov	sp, r7
 800b804:	bd80      	pop	{r7, pc}
 800b806:	bf00      	nop
 800b808:	200055d8 	.word	0x200055d8
 800b80c:	200055dc 	.word	0x200055dc
 800b810:	200055d0 	.word	0x200055d0
 800b814:	200019d0 	.word	0x200019d0
 800b818:	200055cf 	.word	0x200055cf
 800b81c:	200055e0 	.word	0x200055e0
 800b820:	200055e4 	.word	0x200055e4

0800b824 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b088      	sub	sp, #32
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d070      	beq.n	800b918 <vPortFree+0xf4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800b836:	2308      	movs	r3, #8
 800b838:	425b      	negs	r3, r3
 800b83a:	69fa      	ldr	r2, [r7, #28]
 800b83c:	4413      	add	r3, r2
 800b83e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800b840:	69fb      	ldr	r3, [r7, #28]
 800b842:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 800b844:	69bb      	ldr	r3, [r7, #24]
 800b846:	4a36      	ldr	r2, [pc, #216]	@ (800b920 <vPortFree+0xfc>)
 800b848:	4293      	cmp	r3, r2
 800b84a:	d305      	bcc.n	800b858 <vPortFree+0x34>
 800b84c:	69bb      	ldr	r3, [r7, #24]
 800b84e:	4a35      	ldr	r2, [pc, #212]	@ (800b924 <vPortFree+0x100>)
 800b850:	4293      	cmp	r3, r2
 800b852:	d801      	bhi.n	800b858 <vPortFree+0x34>
 800b854:	2301      	movs	r3, #1
 800b856:	e000      	b.n	800b85a <vPortFree+0x36>
 800b858:	2300      	movs	r3, #0
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d10b      	bne.n	800b876 <vPortFree+0x52>
    __asm volatile
 800b85e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b862:	f383 8811 	msr	BASEPRI, r3
 800b866:	f3bf 8f6f 	isb	sy
 800b86a:	f3bf 8f4f 	dsb	sy
 800b86e:	617b      	str	r3, [r7, #20]
}
 800b870:	bf00      	nop
 800b872:	bf00      	nop
 800b874:	e7fd      	b.n	800b872 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800b876:	69bb      	ldr	r3, [r7, #24]
 800b878:	685b      	ldr	r3, [r3, #4]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	db0b      	blt.n	800b896 <vPortFree+0x72>
    __asm volatile
 800b87e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b882:	f383 8811 	msr	BASEPRI, r3
 800b886:	f3bf 8f6f 	isb	sy
 800b88a:	f3bf 8f4f 	dsb	sy
 800b88e:	613b      	str	r3, [r7, #16]
}
 800b890:	bf00      	nop
 800b892:	bf00      	nop
 800b894:	e7fd      	b.n	800b892 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b896:	69bb      	ldr	r3, [r7, #24]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d00b      	beq.n	800b8b6 <vPortFree+0x92>
    __asm volatile
 800b89e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8a2:	f383 8811 	msr	BASEPRI, r3
 800b8a6:	f3bf 8f6f 	isb	sy
 800b8aa:	f3bf 8f4f 	dsb	sy
 800b8ae:	60fb      	str	r3, [r7, #12]
}
 800b8b0:	bf00      	nop
 800b8b2:	bf00      	nop
 800b8b4:	e7fd      	b.n	800b8b2 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800b8b6:	69bb      	ldr	r3, [r7, #24]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	da2c      	bge.n	800b918 <vPortFree+0xf4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800b8be:	69bb      	ldr	r3, [r7, #24]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d128      	bne.n	800b918 <vPortFree+0xf4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800b8c6:	69bb      	ldr	r3, [r7, #24]
 800b8c8:	685b      	ldr	r3, [r3, #4]
 800b8ca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b8ce:	69bb      	ldr	r3, [r7, #24]
 800b8d0:	605a      	str	r2, [r3, #4]
                #if ( configHEAP_CLEAR_MEMORY_ON_FREE == 1 )
                {
                    /* Check for underflow as this can occur if xBlockSize is
                     * overwritten in a heap block. */
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 800b8d2:	69bb      	ldr	r3, [r7, #24]
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	2208      	movs	r2, #8
 800b8d8:	4293      	cmp	r3, r2
 800b8da:	d30a      	bcc.n	800b8f2 <vPortFree+0xce>
                    {
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 800b8dc:	2208      	movs	r2, #8
 800b8de:	69fb      	ldr	r3, [r7, #28]
 800b8e0:	1898      	adds	r0, r3, r2
 800b8e2:	69bb      	ldr	r3, [r7, #24]
 800b8e4:	685b      	ldr	r3, [r3, #4]
 800b8e6:	2208      	movs	r2, #8
 800b8e8:	1a9b      	subs	r3, r3, r2
 800b8ea:	461a      	mov	r2, r3
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	f003 f81d 	bl	800e92c <memset>
                    }
                }
                #endif

                vTaskSuspendAll();
 800b8f2:	f7fd fef9 	bl	80096e8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800b8f6:	69bb      	ldr	r3, [r7, #24]
 800b8f8:	685a      	ldr	r2, [r3, #4]
 800b8fa:	4b0b      	ldr	r3, [pc, #44]	@ (800b928 <vPortFree+0x104>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	4413      	add	r3, r2
 800b900:	4a09      	ldr	r2, [pc, #36]	@ (800b928 <vPortFree+0x104>)
 800b902:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b904:	69b8      	ldr	r0, [r7, #24]
 800b906:	f000 f86d 	bl	800b9e4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800b90a:	4b08      	ldr	r3, [pc, #32]	@ (800b92c <vPortFree+0x108>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	3301      	adds	r3, #1
 800b910:	4a06      	ldr	r2, [pc, #24]	@ (800b92c <vPortFree+0x108>)
 800b912:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800b914:	f7fd fef6 	bl	8009704 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800b918:	bf00      	nop
 800b91a:	3720      	adds	r7, #32
 800b91c:	46bd      	mov	sp, r7
 800b91e:	bd80      	pop	{r7, pc}
 800b920:	200019d0 	.word	0x200019d0
 800b924:	200055cf 	.word	0x200055cf
 800b928:	200055dc 	.word	0x200055dc
 800b92c:	200055e8 	.word	0x200055e8

0800b930 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800b930:	b480      	push	{r7}
 800b932:	b085      	sub	sp, #20
 800b934:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b936:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b93a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800b93c:	4b24      	ldr	r3, [pc, #144]	@ (800b9d0 <prvHeapInit+0xa0>)
 800b93e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f003 0307 	and.w	r3, r3, #7
 800b946:	2b00      	cmp	r3, #0
 800b948:	d00c      	beq.n	800b964 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	3307      	adds	r3, #7
 800b94e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	f023 0307 	bic.w	r3, r3, #7
 800b956:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 800b958:	68ba      	ldr	r2, [r7, #8]
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	1ad3      	subs	r3, r2, r3
 800b95e:	4a1c      	ldr	r2, [pc, #112]	@ (800b9d0 <prvHeapInit+0xa0>)
 800b960:	4413      	add	r3, r2
 800b962:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	4a1b      	ldr	r2, [pc, #108]	@ (800b9d4 <prvHeapInit+0xa4>)
 800b968:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800b96a:	4b1a      	ldr	r3, [pc, #104]	@ (800b9d4 <prvHeapInit+0xa4>)
 800b96c:	2200      	movs	r2, #0
 800b96e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 800b970:	68fa      	ldr	r2, [r7, #12]
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	4413      	add	r3, r2
 800b976:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 800b978:	2208      	movs	r2, #8
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	1a9b      	subs	r3, r3, r2
 800b97e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f023 0307 	bic.w	r3, r3, #7
 800b986:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	4a13      	ldr	r2, [pc, #76]	@ (800b9d8 <prvHeapInit+0xa8>)
 800b98c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800b98e:	4b12      	ldr	r3, [pc, #72]	@ (800b9d8 <prvHeapInit+0xa8>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	2200      	movs	r2, #0
 800b994:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 800b996:	4b10      	ldr	r3, [pc, #64]	@ (800b9d8 <prvHeapInit+0xa8>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	2200      	movs	r2, #0
 800b99c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	687a      	ldr	r2, [r7, #4]
 800b9a6:	1ad2      	subs	r2, r2, r3
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800b9ac:	4b0a      	ldr	r3, [pc, #40]	@ (800b9d8 <prvHeapInit+0xa8>)
 800b9ae:	681a      	ldr	r2, [r3, #0]
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	685b      	ldr	r3, [r3, #4]
 800b9b8:	4a08      	ldr	r2, [pc, #32]	@ (800b9dc <prvHeapInit+0xac>)
 800b9ba:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	685b      	ldr	r3, [r3, #4]
 800b9c0:	4a07      	ldr	r2, [pc, #28]	@ (800b9e0 <prvHeapInit+0xb0>)
 800b9c2:	6013      	str	r3, [r2, #0]
}
 800b9c4:	bf00      	nop
 800b9c6:	3714      	adds	r7, #20
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ce:	4770      	bx	lr
 800b9d0:	200019d0 	.word	0x200019d0
 800b9d4:	200055d0 	.word	0x200055d0
 800b9d8:	200055d8 	.word	0x200055d8
 800b9dc:	200055e0 	.word	0x200055e0
 800b9e0:	200055dc 	.word	0x200055dc

0800b9e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b087      	sub	sp, #28
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800b9ec:	4b36      	ldr	r3, [pc, #216]	@ (800bac8 <prvInsertBlockIntoFreeList+0xe4>)
 800b9ee:	617b      	str	r3, [r7, #20]
 800b9f0:	e002      	b.n	800b9f8 <prvInsertBlockIntoFreeList+0x14>
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	617b      	str	r3, [r7, #20]
 800b9f8:	697b      	ldr	r3, [r7, #20]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	687a      	ldr	r2, [r7, #4]
 800b9fe:	429a      	cmp	r2, r3
 800ba00:	d8f7      	bhi.n	800b9f2 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800ba02:	697b      	ldr	r3, [r7, #20]
 800ba04:	4a30      	ldr	r2, [pc, #192]	@ (800bac8 <prvInsertBlockIntoFreeList+0xe4>)
 800ba06:	4293      	cmp	r3, r2
 800ba08:	d018      	beq.n	800ba3c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800ba0a:	697b      	ldr	r3, [r7, #20]
 800ba0c:	4a2f      	ldr	r2, [pc, #188]	@ (800bacc <prvInsertBlockIntoFreeList+0xe8>)
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	d305      	bcc.n	800ba1e <prvInsertBlockIntoFreeList+0x3a>
 800ba12:	697b      	ldr	r3, [r7, #20]
 800ba14:	4a2e      	ldr	r2, [pc, #184]	@ (800bad0 <prvInsertBlockIntoFreeList+0xec>)
 800ba16:	4293      	cmp	r3, r2
 800ba18:	d801      	bhi.n	800ba1e <prvInsertBlockIntoFreeList+0x3a>
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	e000      	b.n	800ba20 <prvInsertBlockIntoFreeList+0x3c>
 800ba1e:	2300      	movs	r3, #0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d10b      	bne.n	800ba3c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 800ba24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba28:	f383 8811 	msr	BASEPRI, r3
 800ba2c:	f3bf 8f6f 	isb	sy
 800ba30:	f3bf 8f4f 	dsb	sy
 800ba34:	60fb      	str	r3, [r7, #12]
}
 800ba36:	bf00      	nop
 800ba38:	bf00      	nop
 800ba3a:	e7fd      	b.n	800ba38 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800ba3c:	697b      	ldr	r3, [r7, #20]
 800ba3e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ba40:	697b      	ldr	r3, [r7, #20]
 800ba42:	685b      	ldr	r3, [r3, #4]
 800ba44:	693a      	ldr	r2, [r7, #16]
 800ba46:	4413      	add	r3, r2
 800ba48:	687a      	ldr	r2, [r7, #4]
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	d108      	bne.n	800ba60 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ba4e:	697b      	ldr	r3, [r7, #20]
 800ba50:	685a      	ldr	r2, [r3, #4]
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	685b      	ldr	r3, [r3, #4]
 800ba56:	441a      	add	r2, r3
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800ba5c:	697b      	ldr	r3, [r7, #20]
 800ba5e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	685b      	ldr	r3, [r3, #4]
 800ba68:	693a      	ldr	r2, [r7, #16]
 800ba6a:	441a      	add	r2, r3
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	429a      	cmp	r2, r3
 800ba72:	d118      	bne.n	800baa6 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 800ba74:	697b      	ldr	r3, [r7, #20]
 800ba76:	681a      	ldr	r2, [r3, #0]
 800ba78:	4b16      	ldr	r3, [pc, #88]	@ (800bad4 <prvInsertBlockIntoFreeList+0xf0>)
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	429a      	cmp	r2, r3
 800ba7e:	d00d      	beq.n	800ba9c <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	685a      	ldr	r2, [r3, #4]
 800ba84:	697b      	ldr	r3, [r7, #20]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	685b      	ldr	r3, [r3, #4]
 800ba8a:	441a      	add	r2, r3
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	681a      	ldr	r2, [r3, #0]
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	601a      	str	r2, [r3, #0]
 800ba9a:	e008      	b.n	800baae <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800ba9c:	4b0d      	ldr	r3, [pc, #52]	@ (800bad4 <prvInsertBlockIntoFreeList+0xf0>)
 800ba9e:	681a      	ldr	r2, [r3, #0]
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	601a      	str	r2, [r3, #0]
 800baa4:	e003      	b.n	800baae <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	681a      	ldr	r2, [r3, #0]
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800baae:	697a      	ldr	r2, [r7, #20]
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	429a      	cmp	r2, r3
 800bab4:	d002      	beq.n	800babc <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	687a      	ldr	r2, [r7, #4]
 800baba:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800babc:	bf00      	nop
 800babe:	371c      	adds	r7, #28
 800bac0:	46bd      	mov	sp, r7
 800bac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac6:	4770      	bx	lr
 800bac8:	200055d0 	.word	0x200055d0
 800bacc:	200019d0 	.word	0x200019d0
 800bad0:	200055cf 	.word	0x200055cf
 800bad4:	200055d8 	.word	0x200055d8

0800bad8 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800bad8:	b580      	push	{r7, lr}
 800bada:	b082      	sub	sp, #8
 800badc:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800bade:	4b26      	ldr	r3, [pc, #152]	@ (800bb78 <_DoInit+0xa0>)
 800bae0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800bae2:	22a8      	movs	r2, #168	@ 0xa8
 800bae4:	2100      	movs	r1, #0
 800bae6:	6838      	ldr	r0, [r7, #0]
 800bae8:	f002 ff20 	bl	800e92c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	2203      	movs	r2, #3
 800baf0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	2203      	movs	r2, #3
 800baf6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	4a20      	ldr	r2, [pc, #128]	@ (800bb7c <_DoInit+0xa4>)
 800bafc:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	4a1f      	ldr	r2, [pc, #124]	@ (800bb80 <_DoInit+0xa8>)
 800bb02:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bb0a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	2200      	movs	r2, #0
 800bb10:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	2200      	movs	r2, #0
 800bb16:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	4a16      	ldr	r2, [pc, #88]	@ (800bb7c <_DoInit+0xa4>)
 800bb22:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800bb24:	683b      	ldr	r3, [r7, #0]
 800bb26:	4a17      	ldr	r2, [pc, #92]	@ (800bb84 <_DoInit+0xac>)
 800bb28:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	2210      	movs	r2, #16
 800bb2e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	2200      	movs	r2, #0
 800bb34:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	2200      	movs	r2, #0
 800bb3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800bb3c:	683b      	ldr	r3, [r7, #0]
 800bb3e:	2200      	movs	r2, #0
 800bb40:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800bb42:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800bb46:	2300      	movs	r3, #0
 800bb48:	607b      	str	r3, [r7, #4]
 800bb4a:	e00c      	b.n	800bb66 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f1c3 030f 	rsb	r3, r3, #15
 800bb52:	4a0d      	ldr	r2, [pc, #52]	@ (800bb88 <_DoInit+0xb0>)
 800bb54:	5cd1      	ldrb	r1, [r2, r3]
 800bb56:	683a      	ldr	r2, [r7, #0]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	4413      	add	r3, r2
 800bb5c:	460a      	mov	r2, r1
 800bb5e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	3301      	adds	r3, #1
 800bb64:	607b      	str	r3, [r7, #4]
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2b0f      	cmp	r3, #15
 800bb6a:	d9ef      	bls.n	800bb4c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800bb6c:	f3bf 8f5f 	dmb	sy
}
 800bb70:	bf00      	nop
 800bb72:	3708      	adds	r7, #8
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}
 800bb78:	200055ec 	.word	0x200055ec
 800bb7c:	0800fa14 	.word	0x0800fa14
 800bb80:	20005694 	.word	0x20005694
 800bb84:	20005a94 	.word	0x20005a94
 800bb88:	0800faf0 	.word	0x0800faf0

0800bb8c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b08a      	sub	sp, #40	@ 0x28
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	60f8      	str	r0, [r7, #12]
 800bb94:	60b9      	str	r1, [r7, #8]
 800bb96:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	68db      	ldr	r3, [r3, #12]
 800bba0:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	691b      	ldr	r3, [r3, #16]
 800bba6:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800bba8:	69ba      	ldr	r2, [r7, #24]
 800bbaa:	69fb      	ldr	r3, [r7, #28]
 800bbac:	429a      	cmp	r2, r3
 800bbae:	d905      	bls.n	800bbbc <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800bbb0:	69ba      	ldr	r2, [r7, #24]
 800bbb2:	69fb      	ldr	r3, [r7, #28]
 800bbb4:	1ad3      	subs	r3, r2, r3
 800bbb6:	3b01      	subs	r3, #1
 800bbb8:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbba:	e007      	b.n	800bbcc <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	689a      	ldr	r2, [r3, #8]
 800bbc0:	69b9      	ldr	r1, [r7, #24]
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	1acb      	subs	r3, r1, r3
 800bbc6:	4413      	add	r3, r2
 800bbc8:	3b01      	subs	r3, #1
 800bbca:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	689a      	ldr	r2, [r3, #8]
 800bbd0:	69fb      	ldr	r3, [r7, #28]
 800bbd2:	1ad3      	subs	r3, r2, r3
 800bbd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbd6:	4293      	cmp	r3, r2
 800bbd8:	bf28      	it	cs
 800bbda:	4613      	movcs	r3, r2
 800bbdc:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800bbde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	4293      	cmp	r3, r2
 800bbe4:	bf28      	it	cs
 800bbe6:	4613      	movcs	r3, r2
 800bbe8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	685a      	ldr	r2, [r3, #4]
 800bbee:	69fb      	ldr	r3, [r7, #28]
 800bbf0:	4413      	add	r3, r2
 800bbf2:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 800bbf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbf6:	68b9      	ldr	r1, [r7, #8]
 800bbf8:	6978      	ldr	r0, [r7, #20]
 800bbfa:	f002 ff23 	bl	800ea44 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800bbfe:	6a3a      	ldr	r2, [r7, #32]
 800bc00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc02:	4413      	add	r3, r2
 800bc04:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800bc06:	68ba      	ldr	r2, [r7, #8]
 800bc08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc0a:	4413      	add	r3, r2
 800bc0c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800bc0e:	687a      	ldr	r2, [r7, #4]
 800bc10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc12:	1ad3      	subs	r3, r2, r3
 800bc14:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800bc16:	69fa      	ldr	r2, [r7, #28]
 800bc18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc1a:	4413      	add	r3, r2
 800bc1c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	689b      	ldr	r3, [r3, #8]
 800bc22:	69fa      	ldr	r2, [r7, #28]
 800bc24:	429a      	cmp	r2, r3
 800bc26:	d101      	bne.n	800bc2c <_WriteBlocking+0xa0>
      WrOff = 0u;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800bc2c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	69fa      	ldr	r2, [r7, #28]
 800bc34:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d1b2      	bne.n	800bba2 <_WriteBlocking+0x16>
  return NumBytesWritten;
 800bc3c:	6a3b      	ldr	r3, [r7, #32]
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3728      	adds	r7, #40	@ 0x28
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}

0800bc46 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800bc46:	b580      	push	{r7, lr}
 800bc48:	b088      	sub	sp, #32
 800bc4a:	af00      	add	r7, sp, #0
 800bc4c:	60f8      	str	r0, [r7, #12]
 800bc4e:	60b9      	str	r1, [r7, #8]
 800bc50:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	68db      	ldr	r3, [r3, #12]
 800bc56:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	689a      	ldr	r2, [r3, #8]
 800bc5c:	69fb      	ldr	r3, [r7, #28]
 800bc5e:	1ad3      	subs	r3, r2, r3
 800bc60:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800bc62:	69ba      	ldr	r2, [r7, #24]
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	429a      	cmp	r2, r3
 800bc68:	d911      	bls.n	800bc8e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	685a      	ldr	r2, [r3, #4]
 800bc6e:	69fb      	ldr	r3, [r7, #28]
 800bc70:	4413      	add	r3, r2
 800bc72:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800bc74:	687a      	ldr	r2, [r7, #4]
 800bc76:	68b9      	ldr	r1, [r7, #8]
 800bc78:	6938      	ldr	r0, [r7, #16]
 800bc7a:	f002 fee3 	bl	800ea44 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800bc7e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800bc82:	69fa      	ldr	r2, [r7, #28]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	441a      	add	r2, r3
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800bc8c:	e01f      	b.n	800bcce <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800bc8e:	69bb      	ldr	r3, [r7, #24]
 800bc90:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	685a      	ldr	r2, [r3, #4]
 800bc96:	69fb      	ldr	r3, [r7, #28]
 800bc98:	4413      	add	r3, r2
 800bc9a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800bc9c:	697a      	ldr	r2, [r7, #20]
 800bc9e:	68b9      	ldr	r1, [r7, #8]
 800bca0:	6938      	ldr	r0, [r7, #16]
 800bca2:	f002 fecf 	bl	800ea44 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800bca6:	687a      	ldr	r2, [r7, #4]
 800bca8:	69bb      	ldr	r3, [r7, #24]
 800bcaa:	1ad3      	subs	r3, r2, r3
 800bcac:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	685b      	ldr	r3, [r3, #4]
 800bcb2:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800bcb4:	68ba      	ldr	r2, [r7, #8]
 800bcb6:	69bb      	ldr	r3, [r7, #24]
 800bcb8:	4413      	add	r3, r2
 800bcba:	697a      	ldr	r2, [r7, #20]
 800bcbc:	4619      	mov	r1, r3
 800bcbe:	6938      	ldr	r0, [r7, #16]
 800bcc0:	f002 fec0 	bl	800ea44 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800bcc4:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	697a      	ldr	r2, [r7, #20]
 800bccc:	60da      	str	r2, [r3, #12]
}
 800bcce:	bf00      	nop
 800bcd0:	3720      	adds	r7, #32
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	bd80      	pop	{r7, pc}

0800bcd6 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800bcd6:	b480      	push	{r7}
 800bcd8:	b087      	sub	sp, #28
 800bcda:	af00      	add	r7, sp, #0
 800bcdc:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	691b      	ldr	r3, [r3, #16]
 800bce2:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	68db      	ldr	r3, [r3, #12]
 800bce8:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800bcea:	693a      	ldr	r2, [r7, #16]
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	429a      	cmp	r2, r3
 800bcf0:	d808      	bhi.n	800bd04 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	689a      	ldr	r2, [r3, #8]
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	1ad2      	subs	r2, r2, r3
 800bcfa:	693b      	ldr	r3, [r7, #16]
 800bcfc:	4413      	add	r3, r2
 800bcfe:	3b01      	subs	r3, #1
 800bd00:	617b      	str	r3, [r7, #20]
 800bd02:	e004      	b.n	800bd0e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 800bd04:	693a      	ldr	r2, [r7, #16]
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	1ad3      	subs	r3, r2, r3
 800bd0a:	3b01      	subs	r3, #1
 800bd0c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800bd0e:	697b      	ldr	r3, [r7, #20]
}
 800bd10:	4618      	mov	r0, r3
 800bd12:	371c      	adds	r7, #28
 800bd14:	46bd      	mov	sp, r7
 800bd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1a:	4770      	bx	lr

0800bd1c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b08c      	sub	sp, #48	@ 0x30
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	60f8      	str	r0, [r7, #12]
 800bd24:	60b9      	str	r1, [r7, #8]
 800bd26:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800bd28:	4b3e      	ldr	r3, [pc, #248]	@ (800be24 <SEGGER_RTT_ReadNoLock+0x108>)
 800bd2a:	623b      	str	r3, [r7, #32]
 800bd2c:	6a3b      	ldr	r3, [r7, #32]
 800bd2e:	781b      	ldrb	r3, [r3, #0]
 800bd30:	b2db      	uxtb	r3, r3
 800bd32:	2b53      	cmp	r3, #83	@ 0x53
 800bd34:	d001      	beq.n	800bd3a <SEGGER_RTT_ReadNoLock+0x1e>
 800bd36:	f7ff fecf 	bl	800bad8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800bd3a:	68fa      	ldr	r2, [r7, #12]
 800bd3c:	4613      	mov	r3, r2
 800bd3e:	005b      	lsls	r3, r3, #1
 800bd40:	4413      	add	r3, r2
 800bd42:	00db      	lsls	r3, r3, #3
 800bd44:	3360      	adds	r3, #96	@ 0x60
 800bd46:	4a37      	ldr	r2, [pc, #220]	@ (800be24 <SEGGER_RTT_ReadNoLock+0x108>)
 800bd48:	4413      	add	r3, r2
 800bd4a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800bd4c:	68bb      	ldr	r3, [r7, #8]
 800bd4e:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800bd50:	69fb      	ldr	r3, [r7, #28]
 800bd52:	691b      	ldr	r3, [r3, #16]
 800bd54:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800bd56:	69fb      	ldr	r3, [r7, #28]
 800bd58:	68db      	ldr	r3, [r3, #12]
 800bd5a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800bd60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd62:	69bb      	ldr	r3, [r7, #24]
 800bd64:	429a      	cmp	r2, r3
 800bd66:	d92b      	bls.n	800bdc0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800bd68:	69fb      	ldr	r3, [r7, #28]
 800bd6a:	689a      	ldr	r2, [r3, #8]
 800bd6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd6e:	1ad3      	subs	r3, r2, r3
 800bd70:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800bd72:	697a      	ldr	r2, [r7, #20]
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	4293      	cmp	r3, r2
 800bd78:	bf28      	it	cs
 800bd7a:	4613      	movcs	r3, r2
 800bd7c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800bd7e:	69fb      	ldr	r3, [r7, #28]
 800bd80:	685a      	ldr	r2, [r3, #4]
 800bd82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd84:	4413      	add	r3, r2
 800bd86:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800bd88:	697a      	ldr	r2, [r7, #20]
 800bd8a:	6939      	ldr	r1, [r7, #16]
 800bd8c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bd8e:	f002 fe59 	bl	800ea44 <memcpy>
    NumBytesRead += NumBytesRem;
 800bd92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd94:	697b      	ldr	r3, [r7, #20]
 800bd96:	4413      	add	r3, r2
 800bd98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800bd9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd9c:	697b      	ldr	r3, [r7, #20]
 800bd9e:	4413      	add	r3, r2
 800bda0:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800bda2:	687a      	ldr	r2, [r7, #4]
 800bda4:	697b      	ldr	r3, [r7, #20]
 800bda6:	1ad3      	subs	r3, r2, r3
 800bda8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800bdaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bdac:	697b      	ldr	r3, [r7, #20]
 800bdae:	4413      	add	r3, r2
 800bdb0:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800bdb2:	69fb      	ldr	r3, [r7, #28]
 800bdb4:	689b      	ldr	r3, [r3, #8]
 800bdb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d101      	bne.n	800bdc0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800bdc0:	69ba      	ldr	r2, [r7, #24]
 800bdc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdc4:	1ad3      	subs	r3, r2, r3
 800bdc6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800bdc8:	697a      	ldr	r2, [r7, #20]
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	bf28      	it	cs
 800bdd0:	4613      	movcs	r3, r2
 800bdd2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800bdd4:	697b      	ldr	r3, [r7, #20]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d019      	beq.n	800be0e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800bdda:	69fb      	ldr	r3, [r7, #28]
 800bddc:	685a      	ldr	r2, [r3, #4]
 800bdde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bde0:	4413      	add	r3, r2
 800bde2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800bde4:	697a      	ldr	r2, [r7, #20]
 800bde6:	6939      	ldr	r1, [r7, #16]
 800bde8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bdea:	f002 fe2b 	bl	800ea44 <memcpy>
    NumBytesRead += NumBytesRem;
 800bdee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	4413      	add	r3, r2
 800bdf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800bdf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdf8:	697b      	ldr	r3, [r7, #20]
 800bdfa:	4413      	add	r3, r2
 800bdfc:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800bdfe:	687a      	ldr	r2, [r7, #4]
 800be00:	697b      	ldr	r3, [r7, #20]
 800be02:	1ad3      	subs	r3, r2, r3
 800be04:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800be06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be08:	697b      	ldr	r3, [r7, #20]
 800be0a:	4413      	add	r3, r2
 800be0c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800be0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be10:	2b00      	cmp	r3, #0
 800be12:	d002      	beq.n	800be1a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800be14:	69fb      	ldr	r3, [r7, #28]
 800be16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be18:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800be1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	3730      	adds	r7, #48	@ 0x30
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}
 800be24:	200055ec 	.word	0x200055ec

0800be28 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800be28:	b580      	push	{r7, lr}
 800be2a:	b088      	sub	sp, #32
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	60f8      	str	r0, [r7, #12]
 800be30:	60b9      	str	r1, [r7, #8]
 800be32:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	1c5a      	adds	r2, r3, #1
 800be3c:	4613      	mov	r3, r2
 800be3e:	005b      	lsls	r3, r3, #1
 800be40:	4413      	add	r3, r2
 800be42:	00db      	lsls	r3, r3, #3
 800be44:	4a1f      	ldr	r2, [pc, #124]	@ (800bec4 <SEGGER_RTT_WriteNoLock+0x9c>)
 800be46:	4413      	add	r3, r2
 800be48:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	695b      	ldr	r3, [r3, #20]
 800be4e:	2b02      	cmp	r3, #2
 800be50:	d029      	beq.n	800bea6 <SEGGER_RTT_WriteNoLock+0x7e>
 800be52:	2b02      	cmp	r3, #2
 800be54:	d82e      	bhi.n	800beb4 <SEGGER_RTT_WriteNoLock+0x8c>
 800be56:	2b00      	cmp	r3, #0
 800be58:	d002      	beq.n	800be60 <SEGGER_RTT_WriteNoLock+0x38>
 800be5a:	2b01      	cmp	r3, #1
 800be5c:	d013      	beq.n	800be86 <SEGGER_RTT_WriteNoLock+0x5e>
 800be5e:	e029      	b.n	800beb4 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800be60:	6978      	ldr	r0, [r7, #20]
 800be62:	f7ff ff38 	bl	800bcd6 <_GetAvailWriteSpace>
 800be66:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800be68:	693a      	ldr	r2, [r7, #16]
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	429a      	cmp	r2, r3
 800be6e:	d202      	bcs.n	800be76 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 800be70:	2300      	movs	r3, #0
 800be72:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800be74:	e021      	b.n	800beba <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	69b9      	ldr	r1, [r7, #24]
 800be7e:	6978      	ldr	r0, [r7, #20]
 800be80:	f7ff fee1 	bl	800bc46 <_WriteNoCheck>
    break;
 800be84:	e019      	b.n	800beba <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800be86:	6978      	ldr	r0, [r7, #20]
 800be88:	f7ff ff25 	bl	800bcd6 <_GetAvailWriteSpace>
 800be8c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800be8e:	687a      	ldr	r2, [r7, #4]
 800be90:	693b      	ldr	r3, [r7, #16]
 800be92:	4293      	cmp	r3, r2
 800be94:	bf28      	it	cs
 800be96:	4613      	movcs	r3, r2
 800be98:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800be9a:	69fa      	ldr	r2, [r7, #28]
 800be9c:	69b9      	ldr	r1, [r7, #24]
 800be9e:	6978      	ldr	r0, [r7, #20]
 800bea0:	f7ff fed1 	bl	800bc46 <_WriteNoCheck>
    break;
 800bea4:	e009      	b.n	800beba <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800bea6:	687a      	ldr	r2, [r7, #4]
 800bea8:	69b9      	ldr	r1, [r7, #24]
 800beaa:	6978      	ldr	r0, [r7, #20]
 800beac:	f7ff fe6e 	bl	800bb8c <_WriteBlocking>
 800beb0:	61f8      	str	r0, [r7, #28]
    break;
 800beb2:	e002      	b.n	800beba <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800beb4:	2300      	movs	r3, #0
 800beb6:	61fb      	str	r3, [r7, #28]
    break;
 800beb8:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800beba:	69fb      	ldr	r3, [r7, #28]
}
 800bebc:	4618      	mov	r0, r3
 800bebe:	3720      	adds	r7, #32
 800bec0:	46bd      	mov	sp, r7
 800bec2:	bd80      	pop	{r7, pc}
 800bec4:	200055ec 	.word	0x200055ec

0800bec8 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800bec8:	b580      	push	{r7, lr}
 800beca:	b088      	sub	sp, #32
 800becc:	af00      	add	r7, sp, #0
 800bece:	60f8      	str	r0, [r7, #12]
 800bed0:	60b9      	str	r1, [r7, #8]
 800bed2:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800bed4:	4b0e      	ldr	r3, [pc, #56]	@ (800bf10 <SEGGER_RTT_Write+0x48>)
 800bed6:	61fb      	str	r3, [r7, #28]
 800bed8:	69fb      	ldr	r3, [r7, #28]
 800beda:	781b      	ldrb	r3, [r3, #0]
 800bedc:	b2db      	uxtb	r3, r3
 800bede:	2b53      	cmp	r3, #83	@ 0x53
 800bee0:	d001      	beq.n	800bee6 <SEGGER_RTT_Write+0x1e>
 800bee2:	f7ff fdf9 	bl	800bad8 <_DoInit>
  SEGGER_RTT_LOCK();
 800bee6:	f3ef 8311 	mrs	r3, BASEPRI
 800beea:	f04f 0120 	mov.w	r1, #32
 800beee:	f381 8811 	msr	BASEPRI, r1
 800bef2:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800bef4:	687a      	ldr	r2, [r7, #4]
 800bef6:	68b9      	ldr	r1, [r7, #8]
 800bef8:	68f8      	ldr	r0, [r7, #12]
 800befa:	f7ff ff95 	bl	800be28 <SEGGER_RTT_WriteNoLock>
 800befe:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800bf00:	69bb      	ldr	r3, [r7, #24]
 800bf02:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800bf06:	697b      	ldr	r3, [r7, #20]
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3720      	adds	r7, #32
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}
 800bf10:	200055ec 	.word	0x200055ec

0800bf14 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b088      	sub	sp, #32
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	60f8      	str	r0, [r7, #12]
 800bf1c:	60b9      	str	r1, [r7, #8]
 800bf1e:	607a      	str	r2, [r7, #4]
 800bf20:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800bf22:	4b3d      	ldr	r3, [pc, #244]	@ (800c018 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800bf24:	61bb      	str	r3, [r7, #24]
 800bf26:	69bb      	ldr	r3, [r7, #24]
 800bf28:	781b      	ldrb	r3, [r3, #0]
 800bf2a:	b2db      	uxtb	r3, r3
 800bf2c:	2b53      	cmp	r3, #83	@ 0x53
 800bf2e:	d001      	beq.n	800bf34 <SEGGER_RTT_AllocUpBuffer+0x20>
 800bf30:	f7ff fdd2 	bl	800bad8 <_DoInit>
  SEGGER_RTT_LOCK();
 800bf34:	f3ef 8311 	mrs	r3, BASEPRI
 800bf38:	f04f 0120 	mov.w	r1, #32
 800bf3c:	f381 8811 	msr	BASEPRI, r1
 800bf40:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800bf42:	4b35      	ldr	r3, [pc, #212]	@ (800c018 <SEGGER_RTT_AllocUpBuffer+0x104>)
 800bf44:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800bf46:	2300      	movs	r3, #0
 800bf48:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800bf4a:	6939      	ldr	r1, [r7, #16]
 800bf4c:	69fb      	ldr	r3, [r7, #28]
 800bf4e:	1c5a      	adds	r2, r3, #1
 800bf50:	4613      	mov	r3, r2
 800bf52:	005b      	lsls	r3, r3, #1
 800bf54:	4413      	add	r3, r2
 800bf56:	00db      	lsls	r3, r3, #3
 800bf58:	440b      	add	r3, r1
 800bf5a:	3304      	adds	r3, #4
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d008      	beq.n	800bf74 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800bf62:	69fb      	ldr	r3, [r7, #28]
 800bf64:	3301      	adds	r3, #1
 800bf66:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800bf68:	693b      	ldr	r3, [r7, #16]
 800bf6a:	691b      	ldr	r3, [r3, #16]
 800bf6c:	69fa      	ldr	r2, [r7, #28]
 800bf6e:	429a      	cmp	r2, r3
 800bf70:	dbeb      	blt.n	800bf4a <SEGGER_RTT_AllocUpBuffer+0x36>
 800bf72:	e000      	b.n	800bf76 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800bf74:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800bf76:	693b      	ldr	r3, [r7, #16]
 800bf78:	691b      	ldr	r3, [r3, #16]
 800bf7a:	69fa      	ldr	r2, [r7, #28]
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	da3f      	bge.n	800c000 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800bf80:	6939      	ldr	r1, [r7, #16]
 800bf82:	69fb      	ldr	r3, [r7, #28]
 800bf84:	1c5a      	adds	r2, r3, #1
 800bf86:	4613      	mov	r3, r2
 800bf88:	005b      	lsls	r3, r3, #1
 800bf8a:	4413      	add	r3, r2
 800bf8c:	00db      	lsls	r3, r3, #3
 800bf8e:	440b      	add	r3, r1
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800bf94:	6939      	ldr	r1, [r7, #16]
 800bf96:	69fb      	ldr	r3, [r7, #28]
 800bf98:	1c5a      	adds	r2, r3, #1
 800bf9a:	4613      	mov	r3, r2
 800bf9c:	005b      	lsls	r3, r3, #1
 800bf9e:	4413      	add	r3, r2
 800bfa0:	00db      	lsls	r3, r3, #3
 800bfa2:	440b      	add	r3, r1
 800bfa4:	3304      	adds	r3, #4
 800bfa6:	68ba      	ldr	r2, [r7, #8]
 800bfa8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800bfaa:	6939      	ldr	r1, [r7, #16]
 800bfac:	69fa      	ldr	r2, [r7, #28]
 800bfae:	4613      	mov	r3, r2
 800bfb0:	005b      	lsls	r3, r3, #1
 800bfb2:	4413      	add	r3, r2
 800bfb4:	00db      	lsls	r3, r3, #3
 800bfb6:	440b      	add	r3, r1
 800bfb8:	3320      	adds	r3, #32
 800bfba:	687a      	ldr	r2, [r7, #4]
 800bfbc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800bfbe:	6939      	ldr	r1, [r7, #16]
 800bfc0:	69fa      	ldr	r2, [r7, #28]
 800bfc2:	4613      	mov	r3, r2
 800bfc4:	005b      	lsls	r3, r3, #1
 800bfc6:	4413      	add	r3, r2
 800bfc8:	00db      	lsls	r3, r3, #3
 800bfca:	440b      	add	r3, r1
 800bfcc:	3328      	adds	r3, #40	@ 0x28
 800bfce:	2200      	movs	r2, #0
 800bfd0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800bfd2:	6939      	ldr	r1, [r7, #16]
 800bfd4:	69fa      	ldr	r2, [r7, #28]
 800bfd6:	4613      	mov	r3, r2
 800bfd8:	005b      	lsls	r3, r3, #1
 800bfda:	4413      	add	r3, r2
 800bfdc:	00db      	lsls	r3, r3, #3
 800bfde:	440b      	add	r3, r1
 800bfe0:	3324      	adds	r3, #36	@ 0x24
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800bfe6:	6939      	ldr	r1, [r7, #16]
 800bfe8:	69fa      	ldr	r2, [r7, #28]
 800bfea:	4613      	mov	r3, r2
 800bfec:	005b      	lsls	r3, r3, #1
 800bfee:	4413      	add	r3, r2
 800bff0:	00db      	lsls	r3, r3, #3
 800bff2:	440b      	add	r3, r1
 800bff4:	332c      	adds	r3, #44	@ 0x2c
 800bff6:	683a      	ldr	r2, [r7, #0]
 800bff8:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800bffa:	f3bf 8f5f 	dmb	sy
 800bffe:	e002      	b.n	800c006 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800c000:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c004:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800c006:	697b      	ldr	r3, [r7, #20]
 800c008:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800c00c:	69fb      	ldr	r3, [r7, #28]
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3720      	adds	r7, #32
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
 800c016:	bf00      	nop
 800c018:	200055ec 	.word	0x200055ec

0800c01c <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b08a      	sub	sp, #40	@ 0x28
 800c020:	af00      	add	r7, sp, #0
 800c022:	60f8      	str	r0, [r7, #12]
 800c024:	60b9      	str	r1, [r7, #8]
 800c026:	607a      	str	r2, [r7, #4]
 800c028:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800c02a:	4b21      	ldr	r3, [pc, #132]	@ (800c0b0 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800c02c:	623b      	str	r3, [r7, #32]
 800c02e:	6a3b      	ldr	r3, [r7, #32]
 800c030:	781b      	ldrb	r3, [r3, #0]
 800c032:	b2db      	uxtb	r3, r3
 800c034:	2b53      	cmp	r3, #83	@ 0x53
 800c036:	d001      	beq.n	800c03c <SEGGER_RTT_ConfigDownBuffer+0x20>
 800c038:	f7ff fd4e 	bl	800bad8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800c03c:	4b1c      	ldr	r3, [pc, #112]	@ (800c0b0 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800c03e:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	2b02      	cmp	r3, #2
 800c044:	d82c      	bhi.n	800c0a0 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800c046:	f3ef 8311 	mrs	r3, BASEPRI
 800c04a:	f04f 0120 	mov.w	r1, #32
 800c04e:	f381 8811 	msr	BASEPRI, r1
 800c052:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800c054:	68fa      	ldr	r2, [r7, #12]
 800c056:	4613      	mov	r3, r2
 800c058:	005b      	lsls	r3, r3, #1
 800c05a:	4413      	add	r3, r2
 800c05c:	00db      	lsls	r3, r3, #3
 800c05e:	3360      	adds	r3, #96	@ 0x60
 800c060:	69fa      	ldr	r2, [r7, #28]
 800c062:	4413      	add	r3, r2
 800c064:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d00e      	beq.n	800c08a <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800c06c:	697b      	ldr	r3, [r7, #20]
 800c06e:	68ba      	ldr	r2, [r7, #8]
 800c070:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	687a      	ldr	r2, [r7, #4]
 800c076:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	683a      	ldr	r2, [r7, #0]
 800c07c:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800c07e:	697b      	ldr	r3, [r7, #20]
 800c080:	2200      	movs	r2, #0
 800c082:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	2200      	movs	r2, #0
 800c088:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800c08a:	697b      	ldr	r3, [r7, #20]
 800c08c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c08e:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800c090:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800c094:	69bb      	ldr	r3, [r7, #24]
 800c096:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800c09a:	2300      	movs	r3, #0
 800c09c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c09e:	e002      	b.n	800c0a6 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800c0a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c0a4:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800c0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	3728      	adds	r7, #40	@ 0x28
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}
 800c0b0:	200055ec 	.word	0x200055ec

0800c0b4 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b084      	sub	sp, #16
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
 800c0bc:	460b      	mov	r3, r1
 800c0be:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	689b      	ldr	r3, [r3, #8]
 800c0c4:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	1c5a      	adds	r2, r3, #1
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	685b      	ldr	r3, [r3, #4]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d80e      	bhi.n	800c0f0 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681a      	ldr	r2, [r3, #0]
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	4413      	add	r3, r2
 800c0da:	78fa      	ldrb	r2, [r7, #3]
 800c0dc:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	1c5a      	adds	r2, r3, #1
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	68db      	ldr	r3, [r3, #12]
 800c0ea:	1c5a      	adds	r2, r3, #1
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	689a      	ldr	r2, [r3, #8]
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	685b      	ldr	r3, [r3, #4]
 800c0f8:	429a      	cmp	r2, r3
 800c0fa:	d115      	bne.n	800c128 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	6918      	ldr	r0, [r3, #16]
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	6819      	ldr	r1, [r3, #0]
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	689b      	ldr	r3, [r3, #8]
 800c108:	461a      	mov	r2, r3
 800c10a:	f7ff fedd 	bl	800bec8 <SEGGER_RTT_Write>
 800c10e:	4602      	mov	r2, r0
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	689b      	ldr	r3, [r3, #8]
 800c114:	429a      	cmp	r2, r3
 800c116:	d004      	beq.n	800c122 <_StoreChar+0x6e>
      p->ReturnValue = -1;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c11e:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 800c120:	e002      	b.n	800c128 <_StoreChar+0x74>
      p->Cnt = 0u;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2200      	movs	r2, #0
 800c126:	609a      	str	r2, [r3, #8]
}
 800c128:	bf00      	nop
 800c12a:	3710      	adds	r7, #16
 800c12c:	46bd      	mov	sp, r7
 800c12e:	bd80      	pop	{r7, pc}

0800c130 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 800c130:	b580      	push	{r7, lr}
 800c132:	b08a      	sub	sp, #40	@ 0x28
 800c134:	af00      	add	r7, sp, #0
 800c136:	60f8      	str	r0, [r7, #12]
 800c138:	60b9      	str	r1, [r7, #8]
 800c13a:	607a      	str	r2, [r7, #4]
 800c13c:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800c142:	2301      	movs	r3, #1
 800c144:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800c146:	2301      	movs	r3, #1
 800c148:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800c14a:	e007      	b.n	800c15c <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800c14c:	6a3a      	ldr	r2, [r7, #32]
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	fbb2 f3f3 	udiv	r3, r2, r3
 800c154:	623b      	str	r3, [r7, #32]
    Width++;
 800c156:	69fb      	ldr	r3, [r7, #28]
 800c158:	3301      	adds	r3, #1
 800c15a:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800c15c:	6a3a      	ldr	r2, [r7, #32]
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	429a      	cmp	r2, r3
 800c162:	d2f3      	bcs.n	800c14c <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800c164:	683a      	ldr	r2, [r7, #0]
 800c166:	69fb      	ldr	r3, [r7, #28]
 800c168:	429a      	cmp	r2, r3
 800c16a:	d901      	bls.n	800c170 <_PrintUnsigned+0x40>
    Width = NumDigits;
 800c16c:	683b      	ldr	r3, [r7, #0]
 800c16e:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 800c170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c172:	f003 0301 	and.w	r3, r3, #1
 800c176:	2b00      	cmp	r3, #0
 800c178:	d125      	bne.n	800c1c6 <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 800c17a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d022      	beq.n	800c1c6 <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 800c180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c182:	f003 0302 	and.w	r3, r3, #2
 800c186:	2b00      	cmp	r3, #0
 800c188:	d005      	beq.n	800c196 <_PrintUnsigned+0x66>
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d102      	bne.n	800c196 <_PrintUnsigned+0x66>
        c = '0';
 800c190:	2330      	movs	r3, #48	@ 0x30
 800c192:	76fb      	strb	r3, [r7, #27]
 800c194:	e001      	b.n	800c19a <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 800c196:	2320      	movs	r3, #32
 800c198:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800c19a:	e00b      	b.n	800c1b4 <_PrintUnsigned+0x84>
        FieldWidth--;
 800c19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c19e:	3b01      	subs	r3, #1
 800c1a0:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 800c1a2:	7efb      	ldrb	r3, [r7, #27]
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	68f8      	ldr	r0, [r7, #12]
 800c1a8:	f7ff ff84 	bl	800c0b4 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	68db      	ldr	r3, [r3, #12]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	db07      	blt.n	800c1c4 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800c1b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d005      	beq.n	800c1c6 <_PrintUnsigned+0x96>
 800c1ba:	69fa      	ldr	r2, [r7, #28]
 800c1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d3ec      	bcc.n	800c19c <_PrintUnsigned+0x6c>
 800c1c2:	e000      	b.n	800c1c6 <_PrintUnsigned+0x96>
          break;
 800c1c4:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	68db      	ldr	r3, [r3, #12]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	db55      	blt.n	800c27a <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	2b01      	cmp	r3, #1
 800c1d2:	d903      	bls.n	800c1dc <_PrintUnsigned+0xac>
        NumDigits--;
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	3b01      	subs	r3, #1
 800c1d8:	603b      	str	r3, [r7, #0]
 800c1da:	e009      	b.n	800c1f0 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 800c1dc:	68ba      	ldr	r2, [r7, #8]
 800c1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1e4:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 800c1e6:	697a      	ldr	r2, [r7, #20]
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	429a      	cmp	r2, r3
 800c1ec:	d200      	bcs.n	800c1f0 <_PrintUnsigned+0xc0>
          break;
 800c1ee:	e005      	b.n	800c1fc <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 800c1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1f2:	687a      	ldr	r2, [r7, #4]
 800c1f4:	fb02 f303 	mul.w	r3, r2, r3
 800c1f8:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800c1fa:	e7e8      	b.n	800c1ce <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 800c1fc:	68ba      	ldr	r2, [r7, #8]
 800c1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c200:	fbb2 f3f3 	udiv	r3, r2, r3
 800c204:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c20a:	fb02 f303 	mul.w	r3, r2, r3
 800c20e:	68ba      	ldr	r2, [r7, #8]
 800c210:	1ad3      	subs	r3, r2, r3
 800c212:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 800c214:	4a1b      	ldr	r2, [pc, #108]	@ (800c284 <_PrintUnsigned+0x154>)
 800c216:	697b      	ldr	r3, [r7, #20]
 800c218:	4413      	add	r3, r2
 800c21a:	781b      	ldrb	r3, [r3, #0]
 800c21c:	4619      	mov	r1, r3
 800c21e:	68f8      	ldr	r0, [r7, #12]
 800c220:	f7ff ff48 	bl	800c0b4 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	68db      	ldr	r3, [r3, #12]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	db08      	blt.n	800c23e <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 800c22c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	fbb2 f3f3 	udiv	r3, r2, r3
 800c234:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 800c236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d1df      	bne.n	800c1fc <_PrintUnsigned+0xcc>
 800c23c:	e000      	b.n	800c240 <_PrintUnsigned+0x110>
        break;
 800c23e:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 800c240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c242:	f003 0301 	and.w	r3, r3, #1
 800c246:	2b00      	cmp	r3, #0
 800c248:	d017      	beq.n	800c27a <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 800c24a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d014      	beq.n	800c27a <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800c250:	e00a      	b.n	800c268 <_PrintUnsigned+0x138>
          FieldWidth--;
 800c252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c254:	3b01      	subs	r3, #1
 800c256:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 800c258:	2120      	movs	r1, #32
 800c25a:	68f8      	ldr	r0, [r7, #12]
 800c25c:	f7ff ff2a 	bl	800c0b4 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	68db      	ldr	r3, [r3, #12]
 800c264:	2b00      	cmp	r3, #0
 800c266:	db07      	blt.n	800c278 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800c268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d005      	beq.n	800c27a <_PrintUnsigned+0x14a>
 800c26e:	69fa      	ldr	r2, [r7, #28]
 800c270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c272:	429a      	cmp	r2, r3
 800c274:	d3ed      	bcc.n	800c252 <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 800c276:	e000      	b.n	800c27a <_PrintUnsigned+0x14a>
            break;
 800c278:	bf00      	nop
}
 800c27a:	bf00      	nop
 800c27c:	3728      	adds	r7, #40	@ 0x28
 800c27e:	46bd      	mov	sp, r7
 800c280:	bd80      	pop	{r7, pc}
 800c282:	bf00      	nop
 800c284:	0800fb04 	.word	0x0800fb04

0800c288 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 800c288:	b580      	push	{r7, lr}
 800c28a:	b088      	sub	sp, #32
 800c28c:	af02      	add	r7, sp, #8
 800c28e:	60f8      	str	r0, [r7, #12]
 800c290:	60b9      	str	r1, [r7, #8]
 800c292:	607a      	str	r2, [r7, #4]
 800c294:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	bfb8      	it	lt
 800c29c:	425b      	neglt	r3, r3
 800c29e:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 800c2a0:	2301      	movs	r3, #1
 800c2a2:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800c2a4:	e007      	b.n	800c2b6 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	693a      	ldr	r2, [r7, #16]
 800c2aa:	fb92 f3f3 	sdiv	r3, r2, r3
 800c2ae:	613b      	str	r3, [r7, #16]
    Width++;
 800c2b0:	697b      	ldr	r3, [r7, #20]
 800c2b2:	3301      	adds	r3, #1
 800c2b4:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	693a      	ldr	r2, [r7, #16]
 800c2ba:	429a      	cmp	r2, r3
 800c2bc:	daf3      	bge.n	800c2a6 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800c2be:	683a      	ldr	r2, [r7, #0]
 800c2c0:	697b      	ldr	r3, [r7, #20]
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d901      	bls.n	800c2ca <_PrintInt+0x42>
    Width = NumDigits;
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800c2ca:	6a3b      	ldr	r3, [r7, #32]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d00a      	beq.n	800c2e6 <_PrintInt+0x5e>
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	db04      	blt.n	800c2e0 <_PrintInt+0x58>
 800c2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2d8:	f003 0304 	and.w	r3, r3, #4
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d002      	beq.n	800c2e6 <_PrintInt+0x5e>
    FieldWidth--;
 800c2e0:	6a3b      	ldr	r3, [r7, #32]
 800c2e2:	3b01      	subs	r3, #1
 800c2e4:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800c2e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2e8:	f003 0302 	and.w	r3, r3, #2
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d002      	beq.n	800c2f6 <_PrintInt+0x6e>
 800c2f0:	683b      	ldr	r3, [r7, #0]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d01c      	beq.n	800c330 <_PrintInt+0xa8>
 800c2f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2f8:	f003 0301 	and.w	r3, r3, #1
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d117      	bne.n	800c330 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 800c300:	6a3b      	ldr	r3, [r7, #32]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d014      	beq.n	800c330 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800c306:	e00a      	b.n	800c31e <_PrintInt+0x96>
        FieldWidth--;
 800c308:	6a3b      	ldr	r3, [r7, #32]
 800c30a:	3b01      	subs	r3, #1
 800c30c:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800c30e:	2120      	movs	r1, #32
 800c310:	68f8      	ldr	r0, [r7, #12]
 800c312:	f7ff fecf 	bl	800c0b4 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	68db      	ldr	r3, [r3, #12]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	db07      	blt.n	800c32e <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800c31e:	6a3b      	ldr	r3, [r7, #32]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d005      	beq.n	800c330 <_PrintInt+0xa8>
 800c324:	697a      	ldr	r2, [r7, #20]
 800c326:	6a3b      	ldr	r3, [r7, #32]
 800c328:	429a      	cmp	r2, r3
 800c32a:	d3ed      	bcc.n	800c308 <_PrintInt+0x80>
 800c32c:	e000      	b.n	800c330 <_PrintInt+0xa8>
          break;
 800c32e:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	68db      	ldr	r3, [r3, #12]
 800c334:	2b00      	cmp	r3, #0
 800c336:	db4a      	blt.n	800c3ce <_PrintInt+0x146>
    if (v < 0) {
 800c338:	68bb      	ldr	r3, [r7, #8]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	da07      	bge.n	800c34e <_PrintInt+0xc6>
      v = -v;
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	425b      	negs	r3, r3
 800c342:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 800c344:	212d      	movs	r1, #45	@ 0x2d
 800c346:	68f8      	ldr	r0, [r7, #12]
 800c348:	f7ff feb4 	bl	800c0b4 <_StoreChar>
 800c34c:	e008      	b.n	800c360 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800c34e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c350:	f003 0304 	and.w	r3, r3, #4
 800c354:	2b00      	cmp	r3, #0
 800c356:	d003      	beq.n	800c360 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 800c358:	212b      	movs	r1, #43	@ 0x2b
 800c35a:	68f8      	ldr	r0, [r7, #12]
 800c35c:	f7ff feaa 	bl	800c0b4 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	68db      	ldr	r3, [r3, #12]
 800c364:	2b00      	cmp	r3, #0
 800c366:	db32      	blt.n	800c3ce <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 800c368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c36a:	f003 0302 	and.w	r3, r3, #2
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d01f      	beq.n	800c3b2 <_PrintInt+0x12a>
 800c372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c374:	f003 0301 	and.w	r3, r3, #1
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d11a      	bne.n	800c3b2 <_PrintInt+0x12a>
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d117      	bne.n	800c3b2 <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 800c382:	6a3b      	ldr	r3, [r7, #32]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d014      	beq.n	800c3b2 <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800c388:	e00a      	b.n	800c3a0 <_PrintInt+0x118>
            FieldWidth--;
 800c38a:	6a3b      	ldr	r3, [r7, #32]
 800c38c:	3b01      	subs	r3, #1
 800c38e:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 800c390:	2130      	movs	r1, #48	@ 0x30
 800c392:	68f8      	ldr	r0, [r7, #12]
 800c394:	f7ff fe8e 	bl	800c0b4 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	68db      	ldr	r3, [r3, #12]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	db07      	blt.n	800c3b0 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800c3a0:	6a3b      	ldr	r3, [r7, #32]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d005      	beq.n	800c3b2 <_PrintInt+0x12a>
 800c3a6:	697a      	ldr	r2, [r7, #20]
 800c3a8:	6a3b      	ldr	r3, [r7, #32]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	d3ed      	bcc.n	800c38a <_PrintInt+0x102>
 800c3ae:	e000      	b.n	800c3b2 <_PrintInt+0x12a>
              break;
 800c3b0:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	68db      	ldr	r3, [r3, #12]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	db09      	blt.n	800c3ce <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 800c3ba:	68b9      	ldr	r1, [r7, #8]
 800c3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3be:	9301      	str	r3, [sp, #4]
 800c3c0:	6a3b      	ldr	r3, [r7, #32]
 800c3c2:	9300      	str	r3, [sp, #0]
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	687a      	ldr	r2, [r7, #4]
 800c3c8:	68f8      	ldr	r0, [r7, #12]
 800c3ca:	f7ff feb1 	bl	800c130 <_PrintUnsigned>
      }
    }
  }
}
 800c3ce:	bf00      	nop
 800c3d0:	3718      	adds	r7, #24
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	bd80      	pop	{r7, pc}
	...

0800c3d8 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b0a4      	sub	sp, #144	@ 0x90
 800c3dc:	af02      	add	r7, sp, #8
 800c3de:	60f8      	str	r0, [r7, #12]
 800c3e0:	60b9      	str	r1, [r7, #8]
 800c3e2:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 800c3e4:	f107 0314 	add.w	r3, r7, #20
 800c3e8:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 800c3ea:	2340      	movs	r3, #64	@ 0x40
 800c3ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	781b      	ldrb	r3, [r3, #0]
 800c3fe:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 800c402:	68bb      	ldr	r3, [r7, #8]
 800c404:	3301      	adds	r3, #1
 800c406:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 800c408:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	f000 81d9 	beq.w	800c7c4 <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 800c412:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c416:	2b25      	cmp	r3, #37	@ 0x25
 800c418:	f040 81c7 	bne.w	800c7aa <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800c41c:	2300      	movs	r3, #0
 800c41e:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 800c420:	2301      	movs	r3, #1
 800c422:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	781b      	ldrb	r3, [r3, #0]
 800c42a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 800c42e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c432:	3b23      	subs	r3, #35	@ 0x23
 800c434:	2b0d      	cmp	r3, #13
 800c436:	d83f      	bhi.n	800c4b8 <SEGGER_RTT_vprintf+0xe0>
 800c438:	a201      	add	r2, pc, #4	@ (adr r2, 800c440 <SEGGER_RTT_vprintf+0x68>)
 800c43a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c43e:	bf00      	nop
 800c440:	0800c4a9 	.word	0x0800c4a9
 800c444:	0800c4b9 	.word	0x0800c4b9
 800c448:	0800c4b9 	.word	0x0800c4b9
 800c44c:	0800c4b9 	.word	0x0800c4b9
 800c450:	0800c4b9 	.word	0x0800c4b9
 800c454:	0800c4b9 	.word	0x0800c4b9
 800c458:	0800c4b9 	.word	0x0800c4b9
 800c45c:	0800c4b9 	.word	0x0800c4b9
 800c460:	0800c499 	.word	0x0800c499
 800c464:	0800c4b9 	.word	0x0800c4b9
 800c468:	0800c479 	.word	0x0800c479
 800c46c:	0800c4b9 	.word	0x0800c4b9
 800c470:	0800c4b9 	.word	0x0800c4b9
 800c474:	0800c489 	.word	0x0800c489
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 800c478:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c47a:	f043 0301 	orr.w	r3, r3, #1
 800c47e:	677b      	str	r3, [r7, #116]	@ 0x74
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	3301      	adds	r3, #1
 800c484:	60bb      	str	r3, [r7, #8]
 800c486:	e01b      	b.n	800c4c0 <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 800c488:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c48a:	f043 0302 	orr.w	r3, r3, #2
 800c48e:	677b      	str	r3, [r7, #116]	@ 0x74
 800c490:	68bb      	ldr	r3, [r7, #8]
 800c492:	3301      	adds	r3, #1
 800c494:	60bb      	str	r3, [r7, #8]
 800c496:	e013      	b.n	800c4c0 <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800c498:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c49a:	f043 0304 	orr.w	r3, r3, #4
 800c49e:	677b      	str	r3, [r7, #116]	@ 0x74
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	3301      	adds	r3, #1
 800c4a4:	60bb      	str	r3, [r7, #8]
 800c4a6:	e00b      	b.n	800c4c0 <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800c4a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c4aa:	f043 0308 	orr.w	r3, r3, #8
 800c4ae:	677b      	str	r3, [r7, #116]	@ 0x74
 800c4b0:	68bb      	ldr	r3, [r7, #8]
 800c4b2:	3301      	adds	r3, #1
 800c4b4:	60bb      	str	r3, [r7, #8]
 800c4b6:	e003      	b.n	800c4c0 <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c4be:	bf00      	nop
        }
      } while (v);
 800c4c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d1ae      	bne.n	800c426 <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	781b      	ldrb	r3, [r3, #0]
 800c4d0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 800c4d4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c4d8:	2b2f      	cmp	r3, #47	@ 0x2f
 800c4da:	d912      	bls.n	800c502 <SEGGER_RTT_vprintf+0x12a>
 800c4dc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c4e0:	2b39      	cmp	r3, #57	@ 0x39
 800c4e2:	d80e      	bhi.n	800c502 <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 800c4ea:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c4ec:	4613      	mov	r3, r2
 800c4ee:	009b      	lsls	r3, r3, #2
 800c4f0:	4413      	add	r3, r2
 800c4f2:	005b      	lsls	r3, r3, #1
 800c4f4:	461a      	mov	r2, r3
 800c4f6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c4fa:	4413      	add	r3, r2
 800c4fc:	3b30      	subs	r3, #48	@ 0x30
 800c4fe:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 800c500:	e7e4      	b.n	800c4cc <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 800c502:	2300      	movs	r3, #0
 800c504:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 800c508:	2300      	movs	r3, #0
 800c50a:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	781b      	ldrb	r3, [r3, #0]
 800c510:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 800c514:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c518:	2b2e      	cmp	r3, #46	@ 0x2e
 800c51a:	d132      	bne.n	800c582 <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 800c51c:	68bb      	ldr	r3, [r7, #8]
 800c51e:	3301      	adds	r3, #1
 800c520:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	781b      	ldrb	r3, [r3, #0]
 800c526:	2b2a      	cmp	r3, #42	@ 0x2a
 800c528:	d10d      	bne.n	800c546 <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 800c52a:	68bb      	ldr	r3, [r7, #8]
 800c52c:	3301      	adds	r3, #1
 800c52e:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 800c530:	2301      	movs	r3, #1
 800c532:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	1d19      	adds	r1, r3, #4
 800c53c:	687a      	ldr	r2, [r7, #4]
 800c53e:	6011      	str	r1, [r2, #0]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c544:	e01d      	b.n	800c582 <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 800c546:	68bb      	ldr	r3, [r7, #8]
 800c548:	781b      	ldrb	r3, [r3, #0]
 800c54a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 800c54e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c552:	2b2f      	cmp	r3, #47	@ 0x2f
 800c554:	d915      	bls.n	800c582 <SEGGER_RTT_vprintf+0x1aa>
 800c556:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c55a:	2b39      	cmp	r3, #57	@ 0x39
 800c55c:	d811      	bhi.n	800c582 <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 800c55e:	2301      	movs	r3, #1
 800c560:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	3301      	adds	r3, #1
 800c568:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 800c56a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800c56c:	4613      	mov	r3, r2
 800c56e:	009b      	lsls	r3, r3, #2
 800c570:	4413      	add	r3, r2
 800c572:	005b      	lsls	r3, r3, #1
 800c574:	461a      	mov	r2, r3
 800c576:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c57a:	4413      	add	r3, r2
 800c57c:	3b30      	subs	r3, #48	@ 0x30
 800c57e:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 800c580:	e7e1      	b.n	800c546 <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	781b      	ldrb	r3, [r3, #0]
 800c586:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 800c58a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c58e:	2b6c      	cmp	r3, #108	@ 0x6c
 800c590:	d003      	beq.n	800c59a <SEGGER_RTT_vprintf+0x1c2>
 800c592:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c596:	2b68      	cmp	r3, #104	@ 0x68
 800c598:	d107      	bne.n	800c5aa <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	3301      	adds	r3, #1
 800c59e:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	781b      	ldrb	r3, [r3, #0]
 800c5a4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 800c5a8:	e7ef      	b.n	800c58a <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800c5aa:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c5ae:	2b25      	cmp	r3, #37	@ 0x25
 800c5b0:	f000 80ef 	beq.w	800c792 <SEGGER_RTT_vprintf+0x3ba>
 800c5b4:	2b25      	cmp	r3, #37	@ 0x25
 800c5b6:	f2c0 80f3 	blt.w	800c7a0 <SEGGER_RTT_vprintf+0x3c8>
 800c5ba:	2b78      	cmp	r3, #120	@ 0x78
 800c5bc:	f300 80f0 	bgt.w	800c7a0 <SEGGER_RTT_vprintf+0x3c8>
 800c5c0:	2b58      	cmp	r3, #88	@ 0x58
 800c5c2:	f2c0 80ed 	blt.w	800c7a0 <SEGGER_RTT_vprintf+0x3c8>
 800c5c6:	3b58      	subs	r3, #88	@ 0x58
 800c5c8:	2b20      	cmp	r3, #32
 800c5ca:	f200 80e9 	bhi.w	800c7a0 <SEGGER_RTT_vprintf+0x3c8>
 800c5ce:	a201      	add	r2, pc, #4	@ (adr r2, 800c5d4 <SEGGER_RTT_vprintf+0x1fc>)
 800c5d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5d4:	0800c6d7 	.word	0x0800c6d7
 800c5d8:	0800c7a1 	.word	0x0800c7a1
 800c5dc:	0800c7a1 	.word	0x0800c7a1
 800c5e0:	0800c7a1 	.word	0x0800c7a1
 800c5e4:	0800c7a1 	.word	0x0800c7a1
 800c5e8:	0800c7a1 	.word	0x0800c7a1
 800c5ec:	0800c7a1 	.word	0x0800c7a1
 800c5f0:	0800c7a1 	.word	0x0800c7a1
 800c5f4:	0800c7a1 	.word	0x0800c7a1
 800c5f8:	0800c7a1 	.word	0x0800c7a1
 800c5fc:	0800c7a1 	.word	0x0800c7a1
 800c600:	0800c659 	.word	0x0800c659
 800c604:	0800c683 	.word	0x0800c683
 800c608:	0800c7a1 	.word	0x0800c7a1
 800c60c:	0800c7a1 	.word	0x0800c7a1
 800c610:	0800c7a1 	.word	0x0800c7a1
 800c614:	0800c7a1 	.word	0x0800c7a1
 800c618:	0800c7a1 	.word	0x0800c7a1
 800c61c:	0800c7a1 	.word	0x0800c7a1
 800c620:	0800c7a1 	.word	0x0800c7a1
 800c624:	0800c7a1 	.word	0x0800c7a1
 800c628:	0800c7a1 	.word	0x0800c7a1
 800c62c:	0800c7a1 	.word	0x0800c7a1
 800c630:	0800c7a1 	.word	0x0800c7a1
 800c634:	0800c769 	.word	0x0800c769
 800c638:	0800c7a1 	.word	0x0800c7a1
 800c63c:	0800c7a1 	.word	0x0800c7a1
 800c640:	0800c701 	.word	0x0800c701
 800c644:	0800c7a1 	.word	0x0800c7a1
 800c648:	0800c6ad 	.word	0x0800c6ad
 800c64c:	0800c7a1 	.word	0x0800c7a1
 800c650:	0800c7a1 	.word	0x0800c7a1
 800c654:	0800c6d7 	.word	0x0800c6d7
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	1d19      	adds	r1, r3, #4
 800c65e:	687a      	ldr	r2, [r7, #4]
 800c660:	6011      	str	r1, [r2, #0]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 800c668:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c66c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 800c670:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 800c674:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c678:	4611      	mov	r1, r2
 800c67a:	4618      	mov	r0, r3
 800c67c:	f7ff fd1a 	bl	800c0b4 <_StoreChar>
        break;
 800c680:	e08f      	b.n	800c7a2 <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	1d19      	adds	r1, r3, #4
 800c688:	687a      	ldr	r2, [r7, #4]
 800c68a:	6011      	str	r1, [r2, #0]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 800c692:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800c696:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c698:	9301      	str	r3, [sp, #4]
 800c69a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c69c:	9300      	str	r3, [sp, #0]
 800c69e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c6a0:	220a      	movs	r2, #10
 800c6a2:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c6a6:	f7ff fdef 	bl	800c288 <_PrintInt>
        break;
 800c6aa:	e07a      	b.n	800c7a2 <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	1d19      	adds	r1, r3, #4
 800c6b2:	687a      	ldr	r2, [r7, #4]
 800c6b4:	6011      	str	r1, [r2, #0]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 800c6bc:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c6c0:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800c6c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c6c6:	9301      	str	r3, [sp, #4]
 800c6c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c6ca:	9300      	str	r3, [sp, #0]
 800c6cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c6ce:	220a      	movs	r2, #10
 800c6d0:	f7ff fd2e 	bl	800c130 <_PrintUnsigned>
        break;
 800c6d4:	e065      	b.n	800c7a2 <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	1d19      	adds	r1, r3, #4
 800c6dc:	687a      	ldr	r2, [r7, #4]
 800c6de:	6011      	str	r1, [r2, #0]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 800c6e6:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c6ea:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800c6ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c6f0:	9301      	str	r3, [sp, #4]
 800c6f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c6f4:	9300      	str	r3, [sp, #0]
 800c6f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c6f8:	2210      	movs	r2, #16
 800c6fa:	f7ff fd19 	bl	800c130 <_PrintUnsigned>
        break;
 800c6fe:	e050      	b.n	800c7a2 <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	1d19      	adds	r1, r3, #4
 800c706:	687a      	ldr	r2, [r7, #4]
 800c708:	6011      	str	r1, [r2, #0]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 800c70e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c710:	2b00      	cmp	r3, #0
 800c712:	d104      	bne.n	800c71e <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 800c714:	4b37      	ldr	r3, [pc, #220]	@ (800c7f4 <SEGGER_RTT_vprintf+0x41c>)
 800c716:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 800c718:	2300      	movs	r3, #0
 800c71a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 800c71e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c720:	781b      	ldrb	r3, [r3, #0]
 800c722:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 800c726:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c728:	3301      	adds	r3, #1
 800c72a:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 800c72c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800c730:	2b00      	cmp	r3, #0
 800c732:	d015      	beq.n	800c760 <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 800c734:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d002      	beq.n	800c742 <SEGGER_RTT_vprintf+0x36a>
 800c73c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d010      	beq.n	800c764 <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 800c742:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800c746:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c74a:	4611      	mov	r1, r2
 800c74c:	4618      	mov	r0, r3
 800c74e:	f7ff fcb1 	bl	800c0b4 <_StoreChar>
            Precision--;
 800c752:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c754:	3b01      	subs	r3, #1
 800c756:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 800c758:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	dadf      	bge.n	800c71e <SEGGER_RTT_vprintf+0x346>
        }
        break;
 800c75e:	e020      	b.n	800c7a2 <SEGGER_RTT_vprintf+0x3ca>
              break;
 800c760:	bf00      	nop
 800c762:	e01e      	b.n	800c7a2 <SEGGER_RTT_vprintf+0x3ca>
              break;
 800c764:	bf00      	nop
        break;
 800c766:	e01c      	b.n	800c7a2 <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	1d19      	adds	r1, r3, #4
 800c76e:	687a      	ldr	r2, [r7, #4]
 800c770:	6011      	str	r1, [r2, #0]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 800c778:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800c77c:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800c780:	2300      	movs	r3, #0
 800c782:	9301      	str	r3, [sp, #4]
 800c784:	2308      	movs	r3, #8
 800c786:	9300      	str	r3, [sp, #0]
 800c788:	2308      	movs	r3, #8
 800c78a:	2210      	movs	r2, #16
 800c78c:	f7ff fcd0 	bl	800c130 <_PrintUnsigned>
        break;
 800c790:	e007      	b.n	800c7a2 <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800c792:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c796:	2125      	movs	r1, #37	@ 0x25
 800c798:	4618      	mov	r0, r3
 800c79a:	f7ff fc8b 	bl	800c0b4 <_StoreChar>
        break;
 800c79e:	e000      	b.n	800c7a2 <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 800c7a0:	bf00      	nop
      }
      sFormat++;
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	3301      	adds	r3, #1
 800c7a6:	60bb      	str	r3, [r7, #8]
 800c7a8:	e007      	b.n	800c7ba <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 800c7aa:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800c7ae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c7b2:	4611      	mov	r1, r2
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f7ff fc7d 	bl	800c0b4 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 800c7ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	f6bf ae1c 	bge.w	800c3fa <SEGGER_RTT_vprintf+0x22>
 800c7c2:	e000      	b.n	800c7c6 <SEGGER_RTT_vprintf+0x3ee>
      break;
 800c7c4:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 800c7c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	dd0d      	ble.n	800c7e8 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 800c7cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d006      	beq.n	800c7e0 <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 800c7d2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c7d4:	f107 0314 	add.w	r3, r7, #20
 800c7d8:	4619      	mov	r1, r3
 800c7da:	68f8      	ldr	r0, [r7, #12]
 800c7dc:	f7ff fb74 	bl	800bec8 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 800c7e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c7e2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c7e4:	4413      	add	r3, r2
 800c7e6:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 800c7e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	3788      	adds	r7, #136	@ 0x88
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}
 800c7f2:	bf00      	nop
 800c7f4:	0800fa20 	.word	0x0800fa20

0800c7f8 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 800c7f8:	b40e      	push	{r1, r2, r3}
 800c7fa:	b580      	push	{r7, lr}
 800c7fc:	b085      	sub	sp, #20
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 800c802:	f107 0320 	add.w	r3, r7, #32
 800c806:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 800c808:	f107 0308 	add.w	r3, r7, #8
 800c80c:	461a      	mov	r2, r3
 800c80e:	69f9      	ldr	r1, [r7, #28]
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	f7ff fde1 	bl	800c3d8 <SEGGER_RTT_vprintf>
 800c816:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 800c818:	68fb      	ldr	r3, [r7, #12]
}
 800c81a:	4618      	mov	r0, r3
 800c81c:	3714      	adds	r7, #20
 800c81e:	46bd      	mov	sp, r7
 800c820:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c824:	b003      	add	sp, #12
 800c826:	4770      	bx	lr

0800c828 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800c828:	b580      	push	{r7, lr}
 800c82a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800c82c:	4803      	ldr	r0, [pc, #12]	@ (800c83c <_cbSendSystemDesc+0x14>)
 800c82e:	f001 fbc1 	bl	800dfb4 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800c832:	4803      	ldr	r0, [pc, #12]	@ (800c840 <_cbSendSystemDesc+0x18>)
 800c834:	f001 fbbe 	bl	800dfb4 <SEGGER_SYSVIEW_SendSysDesc>
}
 800c838:	bf00      	nop
 800c83a:	bd80      	pop	{r7, pc}
 800c83c:	0800fa28 	.word	0x0800fa28
 800c840:	0800fa54 	.word	0x0800fa54

0800c844 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800c844:	b580      	push	{r7, lr}
 800c846:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800c848:	4b06      	ldr	r3, [pc, #24]	@ (800c864 <SEGGER_SYSVIEW_Conf+0x20>)
 800c84a:	6818      	ldr	r0, [r3, #0]
 800c84c:	4b05      	ldr	r3, [pc, #20]	@ (800c864 <SEGGER_SYSVIEW_Conf+0x20>)
 800c84e:	6819      	ldr	r1, [r3, #0]
 800c850:	4b05      	ldr	r3, [pc, #20]	@ (800c868 <SEGGER_SYSVIEW_Conf+0x24>)
 800c852:	4a06      	ldr	r2, [pc, #24]	@ (800c86c <SEGGER_SYSVIEW_Conf+0x28>)
 800c854:	f001 f834 	bl	800d8c0 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800c858:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800c85c:	f001 f874 	bl	800d948 <SEGGER_SYSVIEW_SetRAMBase>
}
 800c860:	bf00      	nop
 800c862:	bd80      	pop	{r7, pc}
 800c864:	20000034 	.word	0x20000034
 800c868:	0800c829 	.word	0x0800c829
 800c86c:	0800fb14 	.word	0x0800fb14

0800c870 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800c870:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c872:	b085      	sub	sp, #20
 800c874:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800c876:	2300      	movs	r3, #0
 800c878:	607b      	str	r3, [r7, #4]
 800c87a:	e033      	b.n	800c8e4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800c87c:	491e      	ldr	r1, [pc, #120]	@ (800c8f8 <_cbSendTaskList+0x88>)
 800c87e:	687a      	ldr	r2, [r7, #4]
 800c880:	4613      	mov	r3, r2
 800c882:	009b      	lsls	r3, r3, #2
 800c884:	4413      	add	r3, r2
 800c886:	009b      	lsls	r3, r3, #2
 800c888:	440b      	add	r3, r1
 800c88a:	6818      	ldr	r0, [r3, #0]
 800c88c:	491a      	ldr	r1, [pc, #104]	@ (800c8f8 <_cbSendTaskList+0x88>)
 800c88e:	687a      	ldr	r2, [r7, #4]
 800c890:	4613      	mov	r3, r2
 800c892:	009b      	lsls	r3, r3, #2
 800c894:	4413      	add	r3, r2
 800c896:	009b      	lsls	r3, r3, #2
 800c898:	440b      	add	r3, r1
 800c89a:	3304      	adds	r3, #4
 800c89c:	6819      	ldr	r1, [r3, #0]
 800c89e:	4c16      	ldr	r4, [pc, #88]	@ (800c8f8 <_cbSendTaskList+0x88>)
 800c8a0:	687a      	ldr	r2, [r7, #4]
 800c8a2:	4613      	mov	r3, r2
 800c8a4:	009b      	lsls	r3, r3, #2
 800c8a6:	4413      	add	r3, r2
 800c8a8:	009b      	lsls	r3, r3, #2
 800c8aa:	4423      	add	r3, r4
 800c8ac:	3308      	adds	r3, #8
 800c8ae:	681c      	ldr	r4, [r3, #0]
 800c8b0:	4d11      	ldr	r5, [pc, #68]	@ (800c8f8 <_cbSendTaskList+0x88>)
 800c8b2:	687a      	ldr	r2, [r7, #4]
 800c8b4:	4613      	mov	r3, r2
 800c8b6:	009b      	lsls	r3, r3, #2
 800c8b8:	4413      	add	r3, r2
 800c8ba:	009b      	lsls	r3, r3, #2
 800c8bc:	442b      	add	r3, r5
 800c8be:	330c      	adds	r3, #12
 800c8c0:	681d      	ldr	r5, [r3, #0]
 800c8c2:	4e0d      	ldr	r6, [pc, #52]	@ (800c8f8 <_cbSendTaskList+0x88>)
 800c8c4:	687a      	ldr	r2, [r7, #4]
 800c8c6:	4613      	mov	r3, r2
 800c8c8:	009b      	lsls	r3, r3, #2
 800c8ca:	4413      	add	r3, r2
 800c8cc:	009b      	lsls	r3, r3, #2
 800c8ce:	4433      	add	r3, r6
 800c8d0:	3310      	adds	r3, #16
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	9300      	str	r3, [sp, #0]
 800c8d6:	462b      	mov	r3, r5
 800c8d8:	4622      	mov	r2, r4
 800c8da:	f000 f8bd 	bl	800ca58 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	3301      	adds	r3, #1
 800c8e2:	607b      	str	r3, [r7, #4]
 800c8e4:	4b05      	ldr	r3, [pc, #20]	@ (800c8fc <_cbSendTaskList+0x8c>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	687a      	ldr	r2, [r7, #4]
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d3c6      	bcc.n	800c87c <_cbSendTaskList+0xc>
  }
}
 800c8ee:	bf00      	nop
 800c8f0:	bf00      	nop
 800c8f2:	370c      	adds	r7, #12
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8f8:	20005aa4 	.word	0x20005aa4
 800c8fc:	20005b44 	.word	0x20005b44

0800c900 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800c900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c904:	b082      	sub	sp, #8
 800c906:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800c908:	f7fd f820 	bl	800994c <xTaskGetTickCountFromISR>
 800c90c:	4603      	mov	r3, r0
 800c90e:	2200      	movs	r2, #0
 800c910:	469a      	mov	sl, r3
 800c912:	4693      	mov	fp, r2
 800c914:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800c918:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c91c:	4602      	mov	r2, r0
 800c91e:	460b      	mov	r3, r1
 800c920:	f04f 0a00 	mov.w	sl, #0
 800c924:	f04f 0b00 	mov.w	fp, #0
 800c928:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800c92c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800c930:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800c934:	4652      	mov	r2, sl
 800c936:	465b      	mov	r3, fp
 800c938:	1a14      	subs	r4, r2, r0
 800c93a:	eb63 0501 	sbc.w	r5, r3, r1
 800c93e:	f04f 0200 	mov.w	r2, #0
 800c942:	f04f 0300 	mov.w	r3, #0
 800c946:	00ab      	lsls	r3, r5, #2
 800c948:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800c94c:	00a2      	lsls	r2, r4, #2
 800c94e:	4614      	mov	r4, r2
 800c950:	461d      	mov	r5, r3
 800c952:	eb14 0800 	adds.w	r8, r4, r0
 800c956:	eb45 0901 	adc.w	r9, r5, r1
 800c95a:	f04f 0200 	mov.w	r2, #0
 800c95e:	f04f 0300 	mov.w	r3, #0
 800c962:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c966:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c96a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c96e:	4690      	mov	r8, r2
 800c970:	4699      	mov	r9, r3
 800c972:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800c976:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800c97a:	4610      	mov	r0, r2
 800c97c:	4619      	mov	r1, r3
 800c97e:	3708      	adds	r7, #8
 800c980:	46bd      	mov	sp, r7
 800c982:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800c988 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800c988:	b580      	push	{r7, lr}
 800c98a:	b086      	sub	sp, #24
 800c98c:	af02      	add	r7, sp, #8
 800c98e:	60f8      	str	r0, [r7, #12]
 800c990:	60b9      	str	r1, [r7, #8]
 800c992:	607a      	str	r2, [r7, #4]
 800c994:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800c996:	2205      	movs	r2, #5
 800c998:	492b      	ldr	r1, [pc, #172]	@ (800ca48 <SYSVIEW_AddTask+0xc0>)
 800c99a:	68b8      	ldr	r0, [r7, #8]
 800c99c:	f001 ffb6 	bl	800e90c <memcmp>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d04b      	beq.n	800ca3e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800c9a6:	4b29      	ldr	r3, [pc, #164]	@ (800ca4c <SYSVIEW_AddTask+0xc4>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	2b07      	cmp	r3, #7
 800c9ac:	d903      	bls.n	800c9b6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800c9ae:	4828      	ldr	r0, [pc, #160]	@ (800ca50 <SYSVIEW_AddTask+0xc8>)
 800c9b0:	f001 ff50 	bl	800e854 <SEGGER_SYSVIEW_Warn>
    return;
 800c9b4:	e044      	b.n	800ca40 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800c9b6:	4b25      	ldr	r3, [pc, #148]	@ (800ca4c <SYSVIEW_AddTask+0xc4>)
 800c9b8:	681a      	ldr	r2, [r3, #0]
 800c9ba:	4926      	ldr	r1, [pc, #152]	@ (800ca54 <SYSVIEW_AddTask+0xcc>)
 800c9bc:	4613      	mov	r3, r2
 800c9be:	009b      	lsls	r3, r3, #2
 800c9c0:	4413      	add	r3, r2
 800c9c2:	009b      	lsls	r3, r3, #2
 800c9c4:	440b      	add	r3, r1
 800c9c6:	68fa      	ldr	r2, [r7, #12]
 800c9c8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800c9ca:	4b20      	ldr	r3, [pc, #128]	@ (800ca4c <SYSVIEW_AddTask+0xc4>)
 800c9cc:	681a      	ldr	r2, [r3, #0]
 800c9ce:	4921      	ldr	r1, [pc, #132]	@ (800ca54 <SYSVIEW_AddTask+0xcc>)
 800c9d0:	4613      	mov	r3, r2
 800c9d2:	009b      	lsls	r3, r3, #2
 800c9d4:	4413      	add	r3, r2
 800c9d6:	009b      	lsls	r3, r3, #2
 800c9d8:	440b      	add	r3, r1
 800c9da:	3304      	adds	r3, #4
 800c9dc:	68ba      	ldr	r2, [r7, #8]
 800c9de:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800c9e0:	4b1a      	ldr	r3, [pc, #104]	@ (800ca4c <SYSVIEW_AddTask+0xc4>)
 800c9e2:	681a      	ldr	r2, [r3, #0]
 800c9e4:	491b      	ldr	r1, [pc, #108]	@ (800ca54 <SYSVIEW_AddTask+0xcc>)
 800c9e6:	4613      	mov	r3, r2
 800c9e8:	009b      	lsls	r3, r3, #2
 800c9ea:	4413      	add	r3, r2
 800c9ec:	009b      	lsls	r3, r3, #2
 800c9ee:	440b      	add	r3, r1
 800c9f0:	3308      	adds	r3, #8
 800c9f2:	687a      	ldr	r2, [r7, #4]
 800c9f4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800c9f6:	4b15      	ldr	r3, [pc, #84]	@ (800ca4c <SYSVIEW_AddTask+0xc4>)
 800c9f8:	681a      	ldr	r2, [r3, #0]
 800c9fa:	4916      	ldr	r1, [pc, #88]	@ (800ca54 <SYSVIEW_AddTask+0xcc>)
 800c9fc:	4613      	mov	r3, r2
 800c9fe:	009b      	lsls	r3, r3, #2
 800ca00:	4413      	add	r3, r2
 800ca02:	009b      	lsls	r3, r3, #2
 800ca04:	440b      	add	r3, r1
 800ca06:	330c      	adds	r3, #12
 800ca08:	683a      	ldr	r2, [r7, #0]
 800ca0a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800ca0c:	4b0f      	ldr	r3, [pc, #60]	@ (800ca4c <SYSVIEW_AddTask+0xc4>)
 800ca0e:	681a      	ldr	r2, [r3, #0]
 800ca10:	4910      	ldr	r1, [pc, #64]	@ (800ca54 <SYSVIEW_AddTask+0xcc>)
 800ca12:	4613      	mov	r3, r2
 800ca14:	009b      	lsls	r3, r3, #2
 800ca16:	4413      	add	r3, r2
 800ca18:	009b      	lsls	r3, r3, #2
 800ca1a:	440b      	add	r3, r1
 800ca1c:	3310      	adds	r3, #16
 800ca1e:	69ba      	ldr	r2, [r7, #24]
 800ca20:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800ca22:	4b0a      	ldr	r3, [pc, #40]	@ (800ca4c <SYSVIEW_AddTask+0xc4>)
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	3301      	adds	r3, #1
 800ca28:	4a08      	ldr	r2, [pc, #32]	@ (800ca4c <SYSVIEW_AddTask+0xc4>)
 800ca2a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800ca2c:	69bb      	ldr	r3, [r7, #24]
 800ca2e:	9300      	str	r3, [sp, #0]
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	687a      	ldr	r2, [r7, #4]
 800ca34:	68b9      	ldr	r1, [r7, #8]
 800ca36:	68f8      	ldr	r0, [r7, #12]
 800ca38:	f000 f80e 	bl	800ca58 <SYSVIEW_SendTaskInfo>
 800ca3c:	e000      	b.n	800ca40 <SYSVIEW_AddTask+0xb8>
    return;
 800ca3e:	bf00      	nop

}
 800ca40:	3710      	adds	r7, #16
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bd80      	pop	{r7, pc}
 800ca46:	bf00      	nop
 800ca48:	0800fa64 	.word	0x0800fa64
 800ca4c:	20005b44 	.word	0x20005b44
 800ca50:	0800fa6c 	.word	0x0800fa6c
 800ca54:	20005aa4 	.word	0x20005aa4

0800ca58 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b08a      	sub	sp, #40	@ 0x28
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	60f8      	str	r0, [r7, #12]
 800ca60:	60b9      	str	r1, [r7, #8]
 800ca62:	607a      	str	r2, [r7, #4]
 800ca64:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800ca66:	f107 0310 	add.w	r3, r7, #16
 800ca6a:	2218      	movs	r2, #24
 800ca6c:	2100      	movs	r1, #0
 800ca6e:	4618      	mov	r0, r3
 800ca70:	f001 ff5c 	bl	800e92c <memset>
  TaskInfo.TaskID     = TaskID;
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 800ca78:	68bb      	ldr	r3, [r7, #8]
 800ca7a:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 800ca80:	683b      	ldr	r3, [r7, #0]
 800ca82:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 800ca84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca86:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800ca88:	f107 0310 	add.w	r3, r7, #16
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	f001 f999 	bl	800ddc4 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800ca92:	bf00      	nop
 800ca94:	3728      	adds	r7, #40	@ 0x28
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}

0800ca9a <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800ca9a:	b480      	push	{r7}
 800ca9c:	b087      	sub	sp, #28
 800ca9e:	af00      	add	r7, sp, #0
 800caa0:	60f8      	str	r0, [r7, #12]
 800caa2:	60b9      	str	r1, [r7, #8]
 800caa4:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d105      	bne.n	800cab8 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	1c5a      	adds	r2, r3, #1
 800cab0:	60fa      	str	r2, [r7, #12]
 800cab2:	2200      	movs	r2, #0
 800cab4:	701a      	strb	r2, [r3, #0]
 800cab6:	e022      	b.n	800cafe <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 800cab8:	68bb      	ldr	r3, [r7, #8]
 800caba:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	1c5a      	adds	r2, r3, #1
 800cac0:	60fa      	str	r2, [r7, #12]
 800cac2:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2b80      	cmp	r3, #128	@ 0x80
 800cac8:	d90a      	bls.n	800cae0 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800caca:	2380      	movs	r3, #128	@ 0x80
 800cacc:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 800cace:	e007      	b.n	800cae0 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 800cad0:	68ba      	ldr	r2, [r7, #8]
 800cad2:	1c53      	adds	r3, r2, #1
 800cad4:	60bb      	str	r3, [r7, #8]
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	1c59      	adds	r1, r3, #1
 800cada:	60f9      	str	r1, [r7, #12]
 800cadc:	7812      	ldrb	r2, [r2, #0]
 800cade:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	1e5a      	subs	r2, r3, #1
 800cae4:	607a      	str	r2, [r7, #4]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d003      	beq.n	800caf2 <_EncodeStr+0x58>
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	781b      	ldrb	r3, [r3, #0]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d1ee      	bne.n	800cad0 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 800caf2:	68ba      	ldr	r2, [r7, #8]
 800caf4:	697b      	ldr	r3, [r7, #20]
 800caf6:	1ad3      	subs	r3, r2, r3
 800caf8:	b2da      	uxtb	r2, r3
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 800cafe:	68fb      	ldr	r3, [r7, #12]
}
 800cb00:	4618      	mov	r0, r3
 800cb02:	371c      	adds	r7, #28
 800cb04:	46bd      	mov	sp, r7
 800cb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0a:	4770      	bx	lr

0800cb0c <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800cb0c:	b480      	push	{r7}
 800cb0e:	b083      	sub	sp, #12
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	3307      	adds	r3, #7
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	370c      	adds	r7, #12
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb22:	4770      	bx	lr

0800cb24 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b082      	sub	sp, #8
 800cb28:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800cb2a:	4b34      	ldr	r3, [pc, #208]	@ (800cbfc <_HandleIncomingPacket+0xd8>)
 800cb2c:	7e1b      	ldrb	r3, [r3, #24]
 800cb2e:	4618      	mov	r0, r3
 800cb30:	1cfb      	adds	r3, r7, #3
 800cb32:	2201      	movs	r2, #1
 800cb34:	4619      	mov	r1, r3
 800cb36:	f7ff f8f1 	bl	800bd1c <SEGGER_RTT_ReadNoLock>
 800cb3a:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d057      	beq.n	800cbf2 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800cb42:	78fb      	ldrb	r3, [r7, #3]
 800cb44:	2b80      	cmp	r3, #128	@ 0x80
 800cb46:	d031      	beq.n	800cbac <_HandleIncomingPacket+0x88>
 800cb48:	2b80      	cmp	r3, #128	@ 0x80
 800cb4a:	dc40      	bgt.n	800cbce <_HandleIncomingPacket+0xaa>
 800cb4c:	2b07      	cmp	r3, #7
 800cb4e:	dc15      	bgt.n	800cb7c <_HandleIncomingPacket+0x58>
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	dd3c      	ble.n	800cbce <_HandleIncomingPacket+0xaa>
 800cb54:	3b01      	subs	r3, #1
 800cb56:	2b06      	cmp	r3, #6
 800cb58:	d839      	bhi.n	800cbce <_HandleIncomingPacket+0xaa>
 800cb5a:	a201      	add	r2, pc, #4	@ (adr r2, 800cb60 <_HandleIncomingPacket+0x3c>)
 800cb5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb60:	0800cb83 	.word	0x0800cb83
 800cb64:	0800cb89 	.word	0x0800cb89
 800cb68:	0800cb8f 	.word	0x0800cb8f
 800cb6c:	0800cb95 	.word	0x0800cb95
 800cb70:	0800cb9b 	.word	0x0800cb9b
 800cb74:	0800cba1 	.word	0x0800cba1
 800cb78:	0800cba7 	.word	0x0800cba7
 800cb7c:	2b7f      	cmp	r3, #127	@ 0x7f
 800cb7e:	d033      	beq.n	800cbe8 <_HandleIncomingPacket+0xc4>
 800cb80:	e025      	b.n	800cbce <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800cb82:	f000 ffa5 	bl	800dad0 <SEGGER_SYSVIEW_Start>
      break;
 800cb86:	e034      	b.n	800cbf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800cb88:	f001 f85c 	bl	800dc44 <SEGGER_SYSVIEW_Stop>
      break;
 800cb8c:	e031      	b.n	800cbf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800cb8e:	f001 fa35 	bl	800dffc <SEGGER_SYSVIEW_RecordSystime>
      break;
 800cb92:	e02e      	b.n	800cbf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800cb94:	f001 f9fa 	bl	800df8c <SEGGER_SYSVIEW_SendTaskList>
      break;
 800cb98:	e02b      	b.n	800cbf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800cb9a:	f001 f879 	bl	800dc90 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800cb9e:	e028      	b.n	800cbf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800cba0:	f001 fdde 	bl	800e760 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800cba4:	e025      	b.n	800cbf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800cba6:	f001 fdbd 	bl	800e724 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800cbaa:	e022      	b.n	800cbf2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800cbac:	4b13      	ldr	r3, [pc, #76]	@ (800cbfc <_HandleIncomingPacket+0xd8>)
 800cbae:	7e1b      	ldrb	r3, [r3, #24]
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	1cfb      	adds	r3, r7, #3
 800cbb4:	2201      	movs	r2, #1
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	f7ff f8b0 	bl	800bd1c <SEGGER_RTT_ReadNoLock>
 800cbbc:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d013      	beq.n	800cbec <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800cbc4:	78fb      	ldrb	r3, [r7, #3]
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f001 fd22 	bl	800e610 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800cbcc:	e00e      	b.n	800cbec <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800cbce:	78fb      	ldrb	r3, [r7, #3]
 800cbd0:	b25b      	sxtb	r3, r3
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	da0c      	bge.n	800cbf0 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800cbd6:	4b09      	ldr	r3, [pc, #36]	@ (800cbfc <_HandleIncomingPacket+0xd8>)
 800cbd8:	7e1b      	ldrb	r3, [r3, #24]
 800cbda:	4618      	mov	r0, r3
 800cbdc:	1cfb      	adds	r3, r7, #3
 800cbde:	2201      	movs	r2, #1
 800cbe0:	4619      	mov	r1, r3
 800cbe2:	f7ff f89b 	bl	800bd1c <SEGGER_RTT_ReadNoLock>
      }
      break;
 800cbe6:	e003      	b.n	800cbf0 <_HandleIncomingPacket+0xcc>
      break;
 800cbe8:	bf00      	nop
 800cbea:	e002      	b.n	800cbf2 <_HandleIncomingPacket+0xce>
      break;
 800cbec:	bf00      	nop
 800cbee:	e000      	b.n	800cbf2 <_HandleIncomingPacket+0xce>
      break;
 800cbf0:	bf00      	nop
    }
  }
}
 800cbf2:	bf00      	nop
 800cbf4:	3708      	adds	r7, #8
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}
 800cbfa:	bf00      	nop
 800cbfc:	20005f50 	.word	0x20005f50

0800cc00 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b08c      	sub	sp, #48	@ 0x30
 800cc04:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800cc06:	2301      	movs	r3, #1
 800cc08:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800cc0a:	1d3b      	adds	r3, r7, #4
 800cc0c:	3301      	adds	r3, #1
 800cc0e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800cc10:	69fb      	ldr	r3, [r7, #28]
 800cc12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cc14:	4b31      	ldr	r3, [pc, #196]	@ (800ccdc <_TrySendOverflowPacket+0xdc>)
 800cc16:	695b      	ldr	r3, [r3, #20]
 800cc18:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cc1a:	e00b      	b.n	800cc34 <_TrySendOverflowPacket+0x34>
 800cc1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc1e:	b2da      	uxtb	r2, r3
 800cc20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc22:	1c59      	adds	r1, r3, #1
 800cc24:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800cc26:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cc2a:	b2d2      	uxtb	r2, r2
 800cc2c:	701a      	strb	r2, [r3, #0]
 800cc2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc30:	09db      	lsrs	r3, r3, #7
 800cc32:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cc34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc36:	2b7f      	cmp	r3, #127	@ 0x7f
 800cc38:	d8f0      	bhi.n	800cc1c <_TrySendOverflowPacket+0x1c>
 800cc3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc3c:	1c5a      	adds	r2, r3, #1
 800cc3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cc40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc42:	b2d2      	uxtb	r2, r2
 800cc44:	701a      	strb	r2, [r3, #0]
 800cc46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc48:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800cc4a:	4b25      	ldr	r3, [pc, #148]	@ (800cce0 <_TrySendOverflowPacket+0xe0>)
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 800cc50:	4b22      	ldr	r3, [pc, #136]	@ (800ccdc <_TrySendOverflowPacket+0xdc>)
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	69ba      	ldr	r2, [r7, #24]
 800cc56:	1ad3      	subs	r3, r2, r3
 800cc58:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800cc5a:	69fb      	ldr	r3, [r7, #28]
 800cc5c:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	623b      	str	r3, [r7, #32]
 800cc62:	e00b      	b.n	800cc7c <_TrySendOverflowPacket+0x7c>
 800cc64:	6a3b      	ldr	r3, [r7, #32]
 800cc66:	b2da      	uxtb	r2, r3
 800cc68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc6a:	1c59      	adds	r1, r3, #1
 800cc6c:	6279      	str	r1, [r7, #36]	@ 0x24
 800cc6e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cc72:	b2d2      	uxtb	r2, r2
 800cc74:	701a      	strb	r2, [r3, #0]
 800cc76:	6a3b      	ldr	r3, [r7, #32]
 800cc78:	09db      	lsrs	r3, r3, #7
 800cc7a:	623b      	str	r3, [r7, #32]
 800cc7c:	6a3b      	ldr	r3, [r7, #32]
 800cc7e:	2b7f      	cmp	r3, #127	@ 0x7f
 800cc80:	d8f0      	bhi.n	800cc64 <_TrySendOverflowPacket+0x64>
 800cc82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc84:	1c5a      	adds	r2, r3, #1
 800cc86:	627a      	str	r2, [r7, #36]	@ 0x24
 800cc88:	6a3a      	ldr	r2, [r7, #32]
 800cc8a:	b2d2      	uxtb	r2, r2
 800cc8c:	701a      	strb	r2, [r3, #0]
 800cc8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc90:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800cc92:	4b12      	ldr	r3, [pc, #72]	@ (800ccdc <_TrySendOverflowPacket+0xdc>)
 800cc94:	785b      	ldrb	r3, [r3, #1]
 800cc96:	4618      	mov	r0, r3
 800cc98:	1d3b      	adds	r3, r7, #4
 800cc9a:	69fa      	ldr	r2, [r7, #28]
 800cc9c:	1ad3      	subs	r3, r2, r3
 800cc9e:	461a      	mov	r2, r3
 800cca0:	1d3b      	adds	r3, r7, #4
 800cca2:	4619      	mov	r1, r3
 800cca4:	f7f3 fab4 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800cca8:	4603      	mov	r3, r0
 800ccaa:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d009      	beq.n	800ccc6 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800ccb2:	4a0a      	ldr	r2, [pc, #40]	@ (800ccdc <_TrySendOverflowPacket+0xdc>)
 800ccb4:	69bb      	ldr	r3, [r7, #24]
 800ccb6:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800ccb8:	4b08      	ldr	r3, [pc, #32]	@ (800ccdc <_TrySendOverflowPacket+0xdc>)
 800ccba:	781b      	ldrb	r3, [r3, #0]
 800ccbc:	3b01      	subs	r3, #1
 800ccbe:	b2da      	uxtb	r2, r3
 800ccc0:	4b06      	ldr	r3, [pc, #24]	@ (800ccdc <_TrySendOverflowPacket+0xdc>)
 800ccc2:	701a      	strb	r2, [r3, #0]
 800ccc4:	e004      	b.n	800ccd0 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800ccc6:	4b05      	ldr	r3, [pc, #20]	@ (800ccdc <_TrySendOverflowPacket+0xdc>)
 800ccc8:	695b      	ldr	r3, [r3, #20]
 800ccca:	3301      	adds	r3, #1
 800cccc:	4a03      	ldr	r2, [pc, #12]	@ (800ccdc <_TrySendOverflowPacket+0xdc>)
 800ccce:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800ccd0:	693b      	ldr	r3, [r7, #16]
}
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	3730      	adds	r7, #48	@ 0x30
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	bd80      	pop	{r7, pc}
 800ccda:	bf00      	nop
 800ccdc:	20005f50 	.word	0x20005f50
 800cce0:	e0001004 	.word	0xe0001004

0800cce4 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b08a      	sub	sp, #40	@ 0x28
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	60f8      	str	r0, [r7, #12]
 800ccec:	60b9      	str	r1, [r7, #8]
 800ccee:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800ccf0:	4b98      	ldr	r3, [pc, #608]	@ (800cf54 <_SendPacket+0x270>)
 800ccf2:	781b      	ldrb	r3, [r3, #0]
 800ccf4:	2b01      	cmp	r3, #1
 800ccf6:	d010      	beq.n	800cd1a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800ccf8:	4b96      	ldr	r3, [pc, #600]	@ (800cf54 <_SendPacket+0x270>)
 800ccfa:	781b      	ldrb	r3, [r3, #0]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	f000 812d 	beq.w	800cf5c <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800cd02:	4b94      	ldr	r3, [pc, #592]	@ (800cf54 <_SendPacket+0x270>)
 800cd04:	781b      	ldrb	r3, [r3, #0]
 800cd06:	2b02      	cmp	r3, #2
 800cd08:	d109      	bne.n	800cd1e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800cd0a:	f7ff ff79 	bl	800cc00 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800cd0e:	4b91      	ldr	r3, [pc, #580]	@ (800cf54 <_SendPacket+0x270>)
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	2b01      	cmp	r3, #1
 800cd14:	f040 8124 	bne.w	800cf60 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800cd18:	e001      	b.n	800cd1e <_SendPacket+0x3a>
    goto Send;
 800cd1a:	bf00      	nop
 800cd1c:	e000      	b.n	800cd20 <_SendPacket+0x3c>
Send:
 800cd1e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2b1f      	cmp	r3, #31
 800cd24:	d809      	bhi.n	800cd3a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800cd26:	4b8b      	ldr	r3, [pc, #556]	@ (800cf54 <_SendPacket+0x270>)
 800cd28:	69da      	ldr	r2, [r3, #28]
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	fa22 f303 	lsr.w	r3, r2, r3
 800cd30:	f003 0301 	and.w	r3, r3, #1
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	f040 8115 	bne.w	800cf64 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	2b17      	cmp	r3, #23
 800cd3e:	d807      	bhi.n	800cd50 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	3b01      	subs	r3, #1
 800cd44:	60fb      	str	r3, [r7, #12]
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	b2da      	uxtb	r2, r3
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	701a      	strb	r2, [r3, #0]
 800cd4e:	e0c4      	b.n	800ceda <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800cd50:	68ba      	ldr	r2, [r7, #8]
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	1ad3      	subs	r3, r2, r3
 800cd56:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800cd58:	69fb      	ldr	r3, [r7, #28]
 800cd5a:	2b7f      	cmp	r3, #127	@ 0x7f
 800cd5c:	d912      	bls.n	800cd84 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800cd5e:	69fb      	ldr	r3, [r7, #28]
 800cd60:	09da      	lsrs	r2, r3, #7
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	3b01      	subs	r3, #1
 800cd66:	60fb      	str	r3, [r7, #12]
 800cd68:	b2d2      	uxtb	r2, r2
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800cd6e:	69fb      	ldr	r3, [r7, #28]
 800cd70:	b2db      	uxtb	r3, r3
 800cd72:	68fa      	ldr	r2, [r7, #12]
 800cd74:	3a01      	subs	r2, #1
 800cd76:	60fa      	str	r2, [r7, #12]
 800cd78:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd7c:	b2da      	uxtb	r2, r3
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	701a      	strb	r2, [r3, #0]
 800cd82:	e006      	b.n	800cd92 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	3b01      	subs	r3, #1
 800cd88:	60fb      	str	r3, [r7, #12]
 800cd8a:	69fb      	ldr	r3, [r7, #28]
 800cd8c:	b2da      	uxtb	r2, r3
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2b7e      	cmp	r3, #126	@ 0x7e
 800cd96:	d807      	bhi.n	800cda8 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	3b01      	subs	r3, #1
 800cd9c:	60fb      	str	r3, [r7, #12]
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	b2da      	uxtb	r2, r3
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	701a      	strb	r2, [r3, #0]
 800cda6:	e098      	b.n	800ceda <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cdae:	d212      	bcs.n	800cdd6 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	09da      	lsrs	r2, r3, #7
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	3b01      	subs	r3, #1
 800cdb8:	60fb      	str	r3, [r7, #12]
 800cdba:	b2d2      	uxtb	r2, r2
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	b2db      	uxtb	r3, r3
 800cdc4:	68fa      	ldr	r2, [r7, #12]
 800cdc6:	3a01      	subs	r2, #1
 800cdc8:	60fa      	str	r2, [r7, #12]
 800cdca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdce:	b2da      	uxtb	r2, r3
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	701a      	strb	r2, [r3, #0]
 800cdd4:	e081      	b.n	800ceda <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cddc:	d21d      	bcs.n	800ce1a <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	0b9a      	lsrs	r2, r3, #14
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	3b01      	subs	r3, #1
 800cde6:	60fb      	str	r3, [r7, #12]
 800cde8:	b2d2      	uxtb	r2, r2
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	09db      	lsrs	r3, r3, #7
 800cdf2:	b2db      	uxtb	r3, r3
 800cdf4:	68fa      	ldr	r2, [r7, #12]
 800cdf6:	3a01      	subs	r2, #1
 800cdf8:	60fa      	str	r2, [r7, #12]
 800cdfa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdfe:	b2da      	uxtb	r2, r3
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	b2db      	uxtb	r3, r3
 800ce08:	68fa      	ldr	r2, [r7, #12]
 800ce0a:	3a01      	subs	r2, #1
 800ce0c:	60fa      	str	r2, [r7, #12]
 800ce0e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce12:	b2da      	uxtb	r2, r3
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	701a      	strb	r2, [r3, #0]
 800ce18:	e05f      	b.n	800ceda <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce20:	d228      	bcs.n	800ce74 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	0d5a      	lsrs	r2, r3, #21
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	3b01      	subs	r3, #1
 800ce2a:	60fb      	str	r3, [r7, #12]
 800ce2c:	b2d2      	uxtb	r2, r2
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	0b9b      	lsrs	r3, r3, #14
 800ce36:	b2db      	uxtb	r3, r3
 800ce38:	68fa      	ldr	r2, [r7, #12]
 800ce3a:	3a01      	subs	r2, #1
 800ce3c:	60fa      	str	r2, [r7, #12]
 800ce3e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce42:	b2da      	uxtb	r2, r3
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	09db      	lsrs	r3, r3, #7
 800ce4c:	b2db      	uxtb	r3, r3
 800ce4e:	68fa      	ldr	r2, [r7, #12]
 800ce50:	3a01      	subs	r2, #1
 800ce52:	60fa      	str	r2, [r7, #12]
 800ce54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce58:	b2da      	uxtb	r2, r3
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	b2db      	uxtb	r3, r3
 800ce62:	68fa      	ldr	r2, [r7, #12]
 800ce64:	3a01      	subs	r2, #1
 800ce66:	60fa      	str	r2, [r7, #12]
 800ce68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce6c:	b2da      	uxtb	r2, r3
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	701a      	strb	r2, [r3, #0]
 800ce72:	e032      	b.n	800ceda <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	0f1a      	lsrs	r2, r3, #28
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	3b01      	subs	r3, #1
 800ce7c:	60fb      	str	r3, [r7, #12]
 800ce7e:	b2d2      	uxtb	r2, r2
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	0d5b      	lsrs	r3, r3, #21
 800ce88:	b2db      	uxtb	r3, r3
 800ce8a:	68fa      	ldr	r2, [r7, #12]
 800ce8c:	3a01      	subs	r2, #1
 800ce8e:	60fa      	str	r2, [r7, #12]
 800ce90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ce94:	b2da      	uxtb	r2, r3
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	0b9b      	lsrs	r3, r3, #14
 800ce9e:	b2db      	uxtb	r3, r3
 800cea0:	68fa      	ldr	r2, [r7, #12]
 800cea2:	3a01      	subs	r2, #1
 800cea4:	60fa      	str	r2, [r7, #12]
 800cea6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ceaa:	b2da      	uxtb	r2, r3
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	09db      	lsrs	r3, r3, #7
 800ceb4:	b2db      	uxtb	r3, r3
 800ceb6:	68fa      	ldr	r2, [r7, #12]
 800ceb8:	3a01      	subs	r2, #1
 800ceba:	60fa      	str	r2, [r7, #12]
 800cebc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cec0:	b2da      	uxtb	r2, r3
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	b2db      	uxtb	r3, r3
 800ceca:	68fa      	ldr	r2, [r7, #12]
 800cecc:	3a01      	subs	r2, #1
 800cece:	60fa      	str	r2, [r7, #12]
 800ced0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ced4:	b2da      	uxtb	r2, r3
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800ceda:	4b1f      	ldr	r3, [pc, #124]	@ (800cf58 <_SendPacket+0x274>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800cee0:	4b1c      	ldr	r3, [pc, #112]	@ (800cf54 <_SendPacket+0x270>)
 800cee2:	68db      	ldr	r3, [r3, #12]
 800cee4:	69ba      	ldr	r2, [r7, #24]
 800cee6:	1ad3      	subs	r3, r2, r3
 800cee8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800ceea:	68bb      	ldr	r3, [r7, #8]
 800ceec:	627b      	str	r3, [r7, #36]	@ 0x24
 800ceee:	697b      	ldr	r3, [r7, #20]
 800cef0:	623b      	str	r3, [r7, #32]
 800cef2:	e00b      	b.n	800cf0c <_SendPacket+0x228>
 800cef4:	6a3b      	ldr	r3, [r7, #32]
 800cef6:	b2da      	uxtb	r2, r3
 800cef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cefa:	1c59      	adds	r1, r3, #1
 800cefc:	6279      	str	r1, [r7, #36]	@ 0x24
 800cefe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800cf02:	b2d2      	uxtb	r2, r2
 800cf04:	701a      	strb	r2, [r3, #0]
 800cf06:	6a3b      	ldr	r3, [r7, #32]
 800cf08:	09db      	lsrs	r3, r3, #7
 800cf0a:	623b      	str	r3, [r7, #32]
 800cf0c:	6a3b      	ldr	r3, [r7, #32]
 800cf0e:	2b7f      	cmp	r3, #127	@ 0x7f
 800cf10:	d8f0      	bhi.n	800cef4 <_SendPacket+0x210>
 800cf12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf14:	1c5a      	adds	r2, r3, #1
 800cf16:	627a      	str	r2, [r7, #36]	@ 0x24
 800cf18:	6a3a      	ldr	r2, [r7, #32]
 800cf1a:	b2d2      	uxtb	r2, r2
 800cf1c:	701a      	strb	r2, [r3, #0]
 800cf1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf20:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800cf22:	4b0c      	ldr	r3, [pc, #48]	@ (800cf54 <_SendPacket+0x270>)
 800cf24:	785b      	ldrb	r3, [r3, #1]
 800cf26:	4618      	mov	r0, r3
 800cf28:	68ba      	ldr	r2, [r7, #8]
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	1ad3      	subs	r3, r2, r3
 800cf2e:	461a      	mov	r2, r3
 800cf30:	68f9      	ldr	r1, [r7, #12]
 800cf32:	f7f3 f96d 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800cf36:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800cf38:	693b      	ldr	r3, [r7, #16]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d003      	beq.n	800cf46 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800cf3e:	4a05      	ldr	r2, [pc, #20]	@ (800cf54 <_SendPacket+0x270>)
 800cf40:	69bb      	ldr	r3, [r7, #24]
 800cf42:	60d3      	str	r3, [r2, #12]
 800cf44:	e00f      	b.n	800cf66 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800cf46:	4b03      	ldr	r3, [pc, #12]	@ (800cf54 <_SendPacket+0x270>)
 800cf48:	781b      	ldrb	r3, [r3, #0]
 800cf4a:	3301      	adds	r3, #1
 800cf4c:	b2da      	uxtb	r2, r3
 800cf4e:	4b01      	ldr	r3, [pc, #4]	@ (800cf54 <_SendPacket+0x270>)
 800cf50:	701a      	strb	r2, [r3, #0]
 800cf52:	e008      	b.n	800cf66 <_SendPacket+0x282>
 800cf54:	20005f50 	.word	0x20005f50
 800cf58:	e0001004 	.word	0xe0001004
    goto SendDone;
 800cf5c:	bf00      	nop
 800cf5e:	e002      	b.n	800cf66 <_SendPacket+0x282>
      goto SendDone;
 800cf60:	bf00      	nop
 800cf62:	e000      	b.n	800cf66 <_SendPacket+0x282>
      goto SendDone;
 800cf64:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800cf66:	4b14      	ldr	r3, [pc, #80]	@ (800cfb8 <_SendPacket+0x2d4>)
 800cf68:	7e1b      	ldrb	r3, [r3, #24]
 800cf6a:	4619      	mov	r1, r3
 800cf6c:	4a13      	ldr	r2, [pc, #76]	@ (800cfbc <_SendPacket+0x2d8>)
 800cf6e:	460b      	mov	r3, r1
 800cf70:	005b      	lsls	r3, r3, #1
 800cf72:	440b      	add	r3, r1
 800cf74:	00db      	lsls	r3, r3, #3
 800cf76:	4413      	add	r3, r2
 800cf78:	336c      	adds	r3, #108	@ 0x6c
 800cf7a:	681a      	ldr	r2, [r3, #0]
 800cf7c:	4b0e      	ldr	r3, [pc, #56]	@ (800cfb8 <_SendPacket+0x2d4>)
 800cf7e:	7e1b      	ldrb	r3, [r3, #24]
 800cf80:	4618      	mov	r0, r3
 800cf82:	490e      	ldr	r1, [pc, #56]	@ (800cfbc <_SendPacket+0x2d8>)
 800cf84:	4603      	mov	r3, r0
 800cf86:	005b      	lsls	r3, r3, #1
 800cf88:	4403      	add	r3, r0
 800cf8a:	00db      	lsls	r3, r3, #3
 800cf8c:	440b      	add	r3, r1
 800cf8e:	3370      	adds	r3, #112	@ 0x70
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	429a      	cmp	r2, r3
 800cf94:	d00b      	beq.n	800cfae <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800cf96:	4b08      	ldr	r3, [pc, #32]	@ (800cfb8 <_SendPacket+0x2d4>)
 800cf98:	789b      	ldrb	r3, [r3, #2]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d107      	bne.n	800cfae <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800cf9e:	4b06      	ldr	r3, [pc, #24]	@ (800cfb8 <_SendPacket+0x2d4>)
 800cfa0:	2201      	movs	r2, #1
 800cfa2:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800cfa4:	f7ff fdbe 	bl	800cb24 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800cfa8:	4b03      	ldr	r3, [pc, #12]	@ (800cfb8 <_SendPacket+0x2d4>)
 800cfaa:	2200      	movs	r2, #0
 800cfac:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800cfae:	bf00      	nop
 800cfb0:	3728      	adds	r7, #40	@ 0x28
 800cfb2:	46bd      	mov	sp, r7
 800cfb4:	bd80      	pop	{r7, pc}
 800cfb6:	bf00      	nop
 800cfb8:	20005f50 	.word	0x20005f50
 800cfbc:	200055ec 	.word	0x200055ec

0800cfc0 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b0a2      	sub	sp, #136	@ 0x88
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	60f8      	str	r0, [r7, #12]
 800cfc8:	60b9      	str	r1, [r7, #8]
 800cfca:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	67fb      	str	r3, [r7, #124]	@ 0x7c
  NumArguments = 0;
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  for (;;) {
    c = *p++;
 800cfd6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cfd8:	1c5a      	adds	r2, r3, #1
 800cfda:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800cfdc:	781b      	ldrb	r3, [r3, #0]
 800cfde:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (c == 0) {
 800cfe2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d01d      	beq.n	800d026 <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 800cfea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cfee:	2b25      	cmp	r3, #37	@ 0x25
 800cff0:	d1f1      	bne.n	800cfd6 <_VPrintHost+0x16>
      c = *p;
 800cff2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cff4:	781b      	ldrb	r3, [r3, #0]
 800cff6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	1d19      	adds	r1, r3, #4
 800d000:	687a      	ldr	r2, [r7, #4]
 800d002:	6011      	str	r1, [r2, #0]
 800d004:	6819      	ldr	r1, [r3, #0]
 800d006:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d00a:	1c5a      	adds	r2, r3, #1
 800d00c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d010:	460a      	mov	r2, r1
 800d012:	009b      	lsls	r3, r3, #2
 800d014:	3388      	adds	r3, #136	@ 0x88
 800d016:	443b      	add	r3, r7
 800d018:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800d01c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d020:	2b10      	cmp	r3, #16
 800d022:	d002      	beq.n	800d02a <_VPrintHost+0x6a>
    c = *p++;
 800d024:	e7d7      	b.n	800cfd6 <_VPrintHost+0x16>
      break;
 800d026:	bf00      	nop
 800d028:	e000      	b.n	800d02c <_VPrintHost+0x6c>
        break;
 800d02a:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 800d02c:	f3ef 8311 	mrs	r3, BASEPRI
 800d030:	f04f 0120 	mov.w	r1, #32
 800d034:	f381 8811 	msr	BASEPRI, r1
 800d038:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d03a:	483f      	ldr	r0, [pc, #252]	@ (800d138 <_VPrintHost+0x178>)
 800d03c:	f7ff fd66 	bl	800cb0c <_PreparePacket>
 800d040:	6578      	str	r0, [r7, #84]	@ 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d042:	2280      	movs	r2, #128	@ 0x80
 800d044:	68f9      	ldr	r1, [r7, #12]
 800d046:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800d048:	f7ff fd27 	bl	800ca9a <_EncodeStr>
 800d04c:	67b8      	str	r0, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, Options);
 800d04e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d050:	677b      	str	r3, [r7, #116]	@ 0x74
 800d052:	68bb      	ldr	r3, [r7, #8]
 800d054:	673b      	str	r3, [r7, #112]	@ 0x70
 800d056:	e00b      	b.n	800d070 <_VPrintHost+0xb0>
 800d058:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d05a:	b2da      	uxtb	r2, r3
 800d05c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d05e:	1c59      	adds	r1, r3, #1
 800d060:	6779      	str	r1, [r7, #116]	@ 0x74
 800d062:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d066:	b2d2      	uxtb	r2, r2
 800d068:	701a      	strb	r2, [r3, #0]
 800d06a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d06c:	09db      	lsrs	r3, r3, #7
 800d06e:	673b      	str	r3, [r7, #112]	@ 0x70
 800d070:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d072:	2b7f      	cmp	r3, #127	@ 0x7f
 800d074:	d8f0      	bhi.n	800d058 <_VPrintHost+0x98>
 800d076:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d078:	1c5a      	adds	r2, r3, #1
 800d07a:	677a      	str	r2, [r7, #116]	@ 0x74
 800d07c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d07e:	b2d2      	uxtb	r2, r2
 800d080:	701a      	strb	r2, [r3, #0]
 800d082:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d084:	67bb      	str	r3, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, NumArguments);
 800d086:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d088:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d08a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d08e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d090:	e00b      	b.n	800d0aa <_VPrintHost+0xea>
 800d092:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d094:	b2da      	uxtb	r2, r3
 800d096:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d098:	1c59      	adds	r1, r3, #1
 800d09a:	66f9      	str	r1, [r7, #108]	@ 0x6c
 800d09c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d0a0:	b2d2      	uxtb	r2, r2
 800d0a2:	701a      	strb	r2, [r3, #0]
 800d0a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d0a6:	09db      	lsrs	r3, r3, #7
 800d0a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d0aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d0ac:	2b7f      	cmp	r3, #127	@ 0x7f
 800d0ae:	d8f0      	bhi.n	800d092 <_VPrintHost+0xd2>
 800d0b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d0b2:	1c5a      	adds	r2, r3, #1
 800d0b4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d0b6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d0b8:	b2d2      	uxtb	r2, r2
 800d0ba:	701a      	strb	r2, [r3, #0]
 800d0bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d0be:	67bb      	str	r3, [r7, #120]	@ 0x78
    pParas = aParas;
 800d0c0:	f107 0314 	add.w	r3, r7, #20
 800d0c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800d0c8:	e022      	b.n	800d110 <_VPrintHost+0x150>
      ENCODE_U32(pPayload, (*pParas));
 800d0ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d0cc:	667b      	str	r3, [r7, #100]	@ 0x64
 800d0ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	663b      	str	r3, [r7, #96]	@ 0x60
 800d0d6:	e00b      	b.n	800d0f0 <_VPrintHost+0x130>
 800d0d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d0da:	b2da      	uxtb	r2, r3
 800d0dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d0de:	1c59      	adds	r1, r3, #1
 800d0e0:	6679      	str	r1, [r7, #100]	@ 0x64
 800d0e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d0e6:	b2d2      	uxtb	r2, r2
 800d0e8:	701a      	strb	r2, [r3, #0]
 800d0ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d0ec:	09db      	lsrs	r3, r3, #7
 800d0ee:	663b      	str	r3, [r7, #96]	@ 0x60
 800d0f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d0f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800d0f4:	d8f0      	bhi.n	800d0d8 <_VPrintHost+0x118>
 800d0f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d0f8:	1c5a      	adds	r2, r3, #1
 800d0fa:	667a      	str	r2, [r7, #100]	@ 0x64
 800d0fc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d0fe:	b2d2      	uxtb	r2, r2
 800d100:	701a      	strb	r2, [r3, #0]
 800d102:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d104:	67bb      	str	r3, [r7, #120]	@ 0x78
      pParas++;
 800d106:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d10a:	3304      	adds	r3, #4
 800d10c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800d110:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d114:	1e5a      	subs	r2, r3, #1
 800d116:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d1d5      	bne.n	800d0ca <_VPrintHost+0x10a>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800d11e:	221a      	movs	r2, #26
 800d120:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800d122:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800d124:	f7ff fdde 	bl	800cce4 <_SendPacket>
    RECORD_END();
 800d128:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d12a:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 800d12e:	2300      	movs	r3, #0
}
 800d130:	4618      	mov	r0, r3
 800d132:	3788      	adds	r7, #136	@ 0x88
 800d134:	46bd      	mov	sp, r7
 800d136:	bd80      	pop	{r7, pc}
 800d138:	20005f80 	.word	0x20005f80

0800d13c <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b08a      	sub	sp, #40	@ 0x28
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
 800d144:	460b      	mov	r3, r1
 800d146:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	691b      	ldr	r3, [r3, #16]
 800d14c:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	3301      	adds	r3, #1
 800d152:	2b80      	cmp	r3, #128	@ 0x80
 800d154:	d80a      	bhi.n	800d16c <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	685b      	ldr	r3, [r3, #4]
 800d15a:	1c59      	adds	r1, r3, #1
 800d15c:	687a      	ldr	r2, [r7, #4]
 800d15e:	6051      	str	r1, [r2, #4]
 800d160:	78fa      	ldrb	r2, [r7, #3]
 800d162:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800d164:	697b      	ldr	r3, [r7, #20]
 800d166:	1c5a      	adds	r2, r3, #1
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	691b      	ldr	r3, [r3, #16]
 800d170:	2b80      	cmp	r3, #128	@ 0x80
 800d172:	d15a      	bne.n	800d22a <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	691a      	ldr	r2, [r3, #16]
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	689b      	ldr	r3, [r3, #8]
 800d17c:	b2d2      	uxtb	r2, r2
 800d17e:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	685b      	ldr	r3, [r3, #4]
 800d184:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	68db      	ldr	r3, [r3, #12]
 800d18a:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	623b      	str	r3, [r7, #32]
 800d194:	e00b      	b.n	800d1ae <_StoreChar+0x72>
 800d196:	6a3b      	ldr	r3, [r7, #32]
 800d198:	b2da      	uxtb	r2, r3
 800d19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d19c:	1c59      	adds	r1, r3, #1
 800d19e:	6279      	str	r1, [r7, #36]	@ 0x24
 800d1a0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d1a4:	b2d2      	uxtb	r2, r2
 800d1a6:	701a      	strb	r2, [r3, #0]
 800d1a8:	6a3b      	ldr	r3, [r7, #32]
 800d1aa:	09db      	lsrs	r3, r3, #7
 800d1ac:	623b      	str	r3, [r7, #32]
 800d1ae:	6a3b      	ldr	r3, [r7, #32]
 800d1b0:	2b7f      	cmp	r3, #127	@ 0x7f
 800d1b2:	d8f0      	bhi.n	800d196 <_StoreChar+0x5a>
 800d1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b6:	1c5a      	adds	r2, r3, #1
 800d1b8:	627a      	str	r2, [r7, #36]	@ 0x24
 800d1ba:	6a3a      	ldr	r2, [r7, #32]
 800d1bc:	b2d2      	uxtb	r2, r2
 800d1be:	701a      	strb	r2, [r3, #0]
 800d1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1c2:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 800d1c4:	693b      	ldr	r3, [r7, #16]
 800d1c6:	61fb      	str	r3, [r7, #28]
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	61bb      	str	r3, [r7, #24]
 800d1cc:	e00b      	b.n	800d1e6 <_StoreChar+0xaa>
 800d1ce:	69bb      	ldr	r3, [r7, #24]
 800d1d0:	b2da      	uxtb	r2, r3
 800d1d2:	69fb      	ldr	r3, [r7, #28]
 800d1d4:	1c59      	adds	r1, r3, #1
 800d1d6:	61f9      	str	r1, [r7, #28]
 800d1d8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d1dc:	b2d2      	uxtb	r2, r2
 800d1de:	701a      	strb	r2, [r3, #0]
 800d1e0:	69bb      	ldr	r3, [r7, #24]
 800d1e2:	09db      	lsrs	r3, r3, #7
 800d1e4:	61bb      	str	r3, [r7, #24]
 800d1e6:	69bb      	ldr	r3, [r7, #24]
 800d1e8:	2b7f      	cmp	r3, #127	@ 0x7f
 800d1ea:	d8f0      	bhi.n	800d1ce <_StoreChar+0x92>
 800d1ec:	69fb      	ldr	r3, [r7, #28]
 800d1ee:	1c5a      	adds	r2, r3, #1
 800d1f0:	61fa      	str	r2, [r7, #28]
 800d1f2:	69ba      	ldr	r2, [r7, #24]
 800d1f4:	b2d2      	uxtb	r2, r2
 800d1f6:	701a      	strb	r2, [r3, #0]
 800d1f8:	69fb      	ldr	r3, [r7, #28]
 800d1fa:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	689b      	ldr	r3, [r3, #8]
 800d200:	221a      	movs	r2, #26
 800d202:	6939      	ldr	r1, [r7, #16]
 800d204:	4618      	mov	r0, r3
 800d206:	f7ff fd6d 	bl	800cce4 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	4618      	mov	r0, r3
 800d210:	f7ff fc7c 	bl	800cb0c <_PreparePacket>
 800d214:	4602      	mov	r2, r0
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	689b      	ldr	r3, [r3, #8]
 800d21e:	1c5a      	adds	r2, r3, #1
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	2200      	movs	r2, #0
 800d228:	611a      	str	r2, [r3, #16]
  }
}
 800d22a:	bf00      	nop
 800d22c:	3728      	adds	r7, #40	@ 0x28
 800d22e:	46bd      	mov	sp, r7
 800d230:	bd80      	pop	{r7, pc}
	...

0800d234 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800d234:	b580      	push	{r7, lr}
 800d236:	b08a      	sub	sp, #40	@ 0x28
 800d238:	af00      	add	r7, sp, #0
 800d23a:	60f8      	str	r0, [r7, #12]
 800d23c:	60b9      	str	r1, [r7, #8]
 800d23e:	607a      	str	r2, [r7, #4]
 800d240:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 800d246:	2301      	movs	r3, #1
 800d248:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 800d24a:	2301      	movs	r3, #1
 800d24c:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800d24e:	e007      	b.n	800d260 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800d250:	6a3a      	ldr	r2, [r7, #32]
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	fbb2 f3f3 	udiv	r3, r2, r3
 800d258:	623b      	str	r3, [r7, #32]
    Width++;
 800d25a:	69fb      	ldr	r3, [r7, #28]
 800d25c:	3301      	adds	r3, #1
 800d25e:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800d260:	6a3a      	ldr	r2, [r7, #32]
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	429a      	cmp	r2, r3
 800d266:	d2f3      	bcs.n	800d250 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 800d268:	683a      	ldr	r2, [r7, #0]
 800d26a:	69fb      	ldr	r3, [r7, #28]
 800d26c:	429a      	cmp	r2, r3
 800d26e:	d901      	bls.n	800d274 <_PrintUnsigned+0x40>
    Width = NumDigits;
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 800d274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d276:	f003 0301 	and.w	r3, r3, #1
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d000      	beq.n	800d280 <_PrintUnsigned+0x4c>
 800d27e:	e01f      	b.n	800d2c0 <_PrintUnsigned+0x8c>
    if (FieldWidth != 0u) {
 800d280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d282:	2b00      	cmp	r3, #0
 800d284:	d01c      	beq.n	800d2c0 <_PrintUnsigned+0x8c>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 800d286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d288:	f003 0302 	and.w	r3, r3, #2
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d005      	beq.n	800d29c <_PrintUnsigned+0x68>
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	2b00      	cmp	r3, #0
 800d294:	d102      	bne.n	800d29c <_PrintUnsigned+0x68>
        c = '0';
 800d296:	2330      	movs	r3, #48	@ 0x30
 800d298:	76fb      	strb	r3, [r7, #27]
 800d29a:	e001      	b.n	800d2a0 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
 800d29c:	2320      	movs	r3, #32
 800d29e:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800d2a0:	e007      	b.n	800d2b2 <_PrintUnsigned+0x7e>
        FieldWidth--;
 800d2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2a4:	3b01      	subs	r3, #1
 800d2a6:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 800d2a8:	7efb      	ldrb	r3, [r7, #27]
 800d2aa:	4619      	mov	r1, r3
 800d2ac:	68f8      	ldr	r0, [r7, #12]
 800d2ae:	f7ff ff45 	bl	800d13c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800d2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d003      	beq.n	800d2c0 <_PrintUnsigned+0x8c>
 800d2b8:	69fa      	ldr	r2, [r7, #28]
 800d2ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	d3f0      	bcc.n	800d2a2 <_PrintUnsigned+0x6e>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800d2c0:	683b      	ldr	r3, [r7, #0]
 800d2c2:	2b01      	cmp	r3, #1
 800d2c4:	d903      	bls.n	800d2ce <_PrintUnsigned+0x9a>
      NumDigits--;
 800d2c6:	683b      	ldr	r3, [r7, #0]
 800d2c8:	3b01      	subs	r3, #1
 800d2ca:	603b      	str	r3, [r7, #0]
 800d2cc:	e009      	b.n	800d2e2 <_PrintUnsigned+0xae>
    } else {
      Div = v / Digit;
 800d2ce:	68ba      	ldr	r2, [r7, #8]
 800d2d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2d6:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 800d2d8:	697a      	ldr	r2, [r7, #20]
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	429a      	cmp	r2, r3
 800d2de:	d200      	bcs.n	800d2e2 <_PrintUnsigned+0xae>
        break;
 800d2e0:	e005      	b.n	800d2ee <_PrintUnsigned+0xba>
      }
    }
    Digit *= Base;
 800d2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e4:	687a      	ldr	r2, [r7, #4]
 800d2e6:	fb02 f303 	mul.w	r3, r2, r3
 800d2ea:	627b      	str	r3, [r7, #36]	@ 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800d2ec:	e7e8      	b.n	800d2c0 <_PrintUnsigned+0x8c>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 800d2ee:	68ba      	ldr	r2, [r7, #8]
 800d2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2f6:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2fc:	fb02 f303 	mul.w	r3, r2, r3
 800d300:	68ba      	ldr	r2, [r7, #8]
 800d302:	1ad3      	subs	r3, r2, r3
 800d304:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 800d306:	4a15      	ldr	r2, [pc, #84]	@ (800d35c <_PrintUnsigned+0x128>)
 800d308:	697b      	ldr	r3, [r7, #20]
 800d30a:	4413      	add	r3, r2
 800d30c:	781b      	ldrb	r3, [r3, #0]
 800d30e:	4619      	mov	r1, r3
 800d310:	68f8      	ldr	r0, [r7, #12]
 800d312:	f7ff ff13 	bl	800d13c <_StoreChar>
    Digit /= Base;
 800d316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d31e:	627b      	str	r3, [r7, #36]	@ 0x24
  } while (Digit);
 800d320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d322:	2b00      	cmp	r3, #0
 800d324:	d1e3      	bne.n	800d2ee <_PrintUnsigned+0xba>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 800d326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d328:	f003 0301 	and.w	r3, r3, #1
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d011      	beq.n	800d354 <_PrintUnsigned+0x120>
    if (FieldWidth != 0u) {
 800d330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d332:	2b00      	cmp	r3, #0
 800d334:	d00e      	beq.n	800d354 <_PrintUnsigned+0x120>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800d336:	e006      	b.n	800d346 <_PrintUnsigned+0x112>
        FieldWidth--;
 800d338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d33a:	3b01      	subs	r3, #1
 800d33c:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, ' ');
 800d33e:	2120      	movs	r1, #32
 800d340:	68f8      	ldr	r0, [r7, #12]
 800d342:	f7ff fefb 	bl	800d13c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800d346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d003      	beq.n	800d354 <_PrintUnsigned+0x120>
 800d34c:	69fa      	ldr	r2, [r7, #28]
 800d34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d350:	429a      	cmp	r2, r3
 800d352:	d3f1      	bcc.n	800d338 <_PrintUnsigned+0x104>
      }
    }
  }
}
 800d354:	bf00      	nop
 800d356:	3728      	adds	r7, #40	@ 0x28
 800d358:	46bd      	mov	sp, r7
 800d35a:	bd80      	pop	{r7, pc}
 800d35c:	0800fb28 	.word	0x0800fb28

0800d360 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800d360:	b580      	push	{r7, lr}
 800d362:	b088      	sub	sp, #32
 800d364:	af02      	add	r7, sp, #8
 800d366:	60f8      	str	r0, [r7, #12]
 800d368:	60b9      	str	r1, [r7, #8]
 800d36a:	607a      	str	r2, [r7, #4]
 800d36c:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800d36e:	68bb      	ldr	r3, [r7, #8]
 800d370:	2b00      	cmp	r3, #0
 800d372:	bfb8      	it	lt
 800d374:	425b      	neglt	r3, r3
 800d376:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 800d378:	2301      	movs	r3, #1
 800d37a:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800d37c:	e007      	b.n	800d38e <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	693a      	ldr	r2, [r7, #16]
 800d382:	fb92 f3f3 	sdiv	r3, r2, r3
 800d386:	613b      	str	r3, [r7, #16]
    Width++;
 800d388:	697b      	ldr	r3, [r7, #20]
 800d38a:	3301      	adds	r3, #1
 800d38c:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	693a      	ldr	r2, [r7, #16]
 800d392:	429a      	cmp	r2, r3
 800d394:	daf3      	bge.n	800d37e <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800d396:	683a      	ldr	r2, [r7, #0]
 800d398:	697b      	ldr	r3, [r7, #20]
 800d39a:	429a      	cmp	r2, r3
 800d39c:	d901      	bls.n	800d3a2 <_PrintInt+0x42>
    Width = NumDigits;
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800d3a2:	6a3b      	ldr	r3, [r7, #32]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d00a      	beq.n	800d3be <_PrintInt+0x5e>
 800d3a8:	68bb      	ldr	r3, [r7, #8]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	db04      	blt.n	800d3b8 <_PrintInt+0x58>
 800d3ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3b0:	f003 0304 	and.w	r3, r3, #4
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d002      	beq.n	800d3be <_PrintInt+0x5e>
    FieldWidth--;
 800d3b8:	6a3b      	ldr	r3, [r7, #32]
 800d3ba:	3b01      	subs	r3, #1
 800d3bc:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800d3be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c0:	f003 0302 	and.w	r3, r3, #2
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d002      	beq.n	800d3ce <_PrintInt+0x6e>
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d016      	beq.n	800d3fc <_PrintInt+0x9c>
 800d3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d0:	f003 0301 	and.w	r3, r3, #1
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d111      	bne.n	800d3fc <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 800d3d8:	6a3b      	ldr	r3, [r7, #32]
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d00e      	beq.n	800d3fc <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800d3de:	e006      	b.n	800d3ee <_PrintInt+0x8e>
        FieldWidth--;
 800d3e0:	6a3b      	ldr	r3, [r7, #32]
 800d3e2:	3b01      	subs	r3, #1
 800d3e4:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 800d3e6:	2120      	movs	r1, #32
 800d3e8:	68f8      	ldr	r0, [r7, #12]
 800d3ea:	f7ff fea7 	bl	800d13c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800d3ee:	6a3b      	ldr	r3, [r7, #32]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d003      	beq.n	800d3fc <_PrintInt+0x9c>
 800d3f4:	697a      	ldr	r2, [r7, #20]
 800d3f6:	6a3b      	ldr	r3, [r7, #32]
 800d3f8:	429a      	cmp	r2, r3
 800d3fa:	d3f1      	bcc.n	800d3e0 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 800d3fc:	68bb      	ldr	r3, [r7, #8]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	da07      	bge.n	800d412 <_PrintInt+0xb2>
    v = -v;
 800d402:	68bb      	ldr	r3, [r7, #8]
 800d404:	425b      	negs	r3, r3
 800d406:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 800d408:	212d      	movs	r1, #45	@ 0x2d
 800d40a:	68f8      	ldr	r0, [r7, #12]
 800d40c:	f7ff fe96 	bl	800d13c <_StoreChar>
 800d410:	e008      	b.n	800d424 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800d412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d414:	f003 0304 	and.w	r3, r3, #4
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d003      	beq.n	800d424 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 800d41c:	212b      	movs	r1, #43	@ 0x2b
 800d41e:	68f8      	ldr	r0, [r7, #12]
 800d420:	f7ff fe8c 	bl	800d13c <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 800d424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d426:	f003 0302 	and.w	r3, r3, #2
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d019      	beq.n	800d462 <_PrintInt+0x102>
 800d42e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d430:	f003 0301 	and.w	r3, r3, #1
 800d434:	2b00      	cmp	r3, #0
 800d436:	d114      	bne.n	800d462 <_PrintInt+0x102>
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d111      	bne.n	800d462 <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800d43e:	6a3b      	ldr	r3, [r7, #32]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d00e      	beq.n	800d462 <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800d444:	e006      	b.n	800d454 <_PrintInt+0xf4>
        FieldWidth--;
 800d446:	6a3b      	ldr	r3, [r7, #32]
 800d448:	3b01      	subs	r3, #1
 800d44a:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 800d44c:	2130      	movs	r1, #48	@ 0x30
 800d44e:	68f8      	ldr	r0, [r7, #12]
 800d450:	f7ff fe74 	bl	800d13c <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800d454:	6a3b      	ldr	r3, [r7, #32]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d003      	beq.n	800d462 <_PrintInt+0x102>
 800d45a:	697a      	ldr	r2, [r7, #20]
 800d45c:	6a3b      	ldr	r3, [r7, #32]
 800d45e:	429a      	cmp	r2, r3
 800d460:	d3f1      	bcc.n	800d446 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800d462:	68b9      	ldr	r1, [r7, #8]
 800d464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d466:	9301      	str	r3, [sp, #4]
 800d468:	6a3b      	ldr	r3, [r7, #32]
 800d46a:	9300      	str	r3, [sp, #0]
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	687a      	ldr	r2, [r7, #4]
 800d470:	68f8      	ldr	r0, [r7, #12]
 800d472:	f7ff fedf 	bl	800d234 <_PrintUnsigned>
}
 800d476:	bf00      	nop
 800d478:	3718      	adds	r7, #24
 800d47a:	46bd      	mov	sp, r7
 800d47c:	bd80      	pop	{r7, pc}
	...

0800d480 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 800d480:	b580      	push	{r7, lr}
 800d482:	b098      	sub	sp, #96	@ 0x60
 800d484:	af02      	add	r7, sp, #8
 800d486:	60f8      	str	r0, [r7, #12]
 800d488:	60b9      	str	r1, [r7, #8]
 800d48a:	607a      	str	r2, [r7, #4]
  const char*   s;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800d48c:	f3ef 8311 	mrs	r3, BASEPRI
 800d490:	f04f 0120 	mov.w	r1, #32
 800d494:	f381 8811 	msr	BASEPRI, r1
 800d498:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d49a:	48b7      	ldr	r0, [pc, #732]	@ (800d778 <_VPrintTarget+0x2f8>)
 800d49c:	f7ff fb36 	bl	800cb0c <_PreparePacket>
 800d4a0:	62b8      	str	r0, [r7, #40]	@ 0x28
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 800d4a2:	4bb5      	ldr	r3, [pc, #724]	@ (800d778 <_VPrintTarget+0x2f8>)
 800d4a4:	613b      	str	r3, [r7, #16]
#endif
  BufferDesc.Cnt            = 0u;
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	623b      	str	r3, [r7, #32]
  BufferDesc.pPayloadStart  = pPayloadStart;
 800d4aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4ac:	61bb      	str	r3, [r7, #24]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800d4ae:	69bb      	ldr	r3, [r7, #24]
 800d4b0:	3301      	adds	r3, #1
 800d4b2:	617b      	str	r3, [r7, #20]
  BufferDesc.Options        =  Options;
 800d4b4:	68bb      	ldr	r3, [r7, #8]
 800d4b6:	61fb      	str	r3, [r7, #28]

  do {
    c = *sFormat;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	781b      	ldrb	r3, [r3, #0]
 800d4bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    sFormat++;
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	3301      	adds	r3, #1
 800d4c4:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 800d4c6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	f000 81a8 	beq.w	800d820 <_VPrintTarget+0x3a0>
      break;
    }
    if (c == '%') {
 800d4d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d4d4:	2b25      	cmp	r3, #37	@ 0x25
 800d4d6:	f040 8195 	bne.w	800d804 <_VPrintTarget+0x384>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      v = 1;
 800d4de:	2301      	movs	r3, #1
 800d4e0:	653b      	str	r3, [r7, #80]	@ 0x50
      do {
        c = *sFormat;
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	781b      	ldrb	r3, [r3, #0]
 800d4e6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        switch (c) {
 800d4ea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d4ee:	3b23      	subs	r3, #35	@ 0x23
 800d4f0:	2b0d      	cmp	r3, #13
 800d4f2:	d83f      	bhi.n	800d574 <_VPrintTarget+0xf4>
 800d4f4:	a201      	add	r2, pc, #4	@ (adr r2, 800d4fc <_VPrintTarget+0x7c>)
 800d4f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4fa:	bf00      	nop
 800d4fc:	0800d565 	.word	0x0800d565
 800d500:	0800d575 	.word	0x0800d575
 800d504:	0800d575 	.word	0x0800d575
 800d508:	0800d575 	.word	0x0800d575
 800d50c:	0800d575 	.word	0x0800d575
 800d510:	0800d575 	.word	0x0800d575
 800d514:	0800d575 	.word	0x0800d575
 800d518:	0800d575 	.word	0x0800d575
 800d51c:	0800d555 	.word	0x0800d555
 800d520:	0800d575 	.word	0x0800d575
 800d524:	0800d535 	.word	0x0800d535
 800d528:	0800d575 	.word	0x0800d575
 800d52c:	0800d575 	.word	0x0800d575
 800d530:	0800d545 	.word	0x0800d545
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 800d534:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d536:	f043 0301 	orr.w	r3, r3, #1
 800d53a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	3301      	adds	r3, #1
 800d540:	60fb      	str	r3, [r7, #12]
 800d542:	e01a      	b.n	800d57a <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 800d544:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d546:	f043 0302 	orr.w	r3, r3, #2
 800d54a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	3301      	adds	r3, #1
 800d550:	60fb      	str	r3, [r7, #12]
 800d552:	e012      	b.n	800d57a <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800d554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d556:	f043 0304 	orr.w	r3, r3, #4
 800d55a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	3301      	adds	r3, #1
 800d560:	60fb      	str	r3, [r7, #12]
 800d562:	e00a      	b.n	800d57a <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800d564:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d566:	f043 0308 	orr.w	r3, r3, #8
 800d56a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	3301      	adds	r3, #1
 800d570:	60fb      	str	r3, [r7, #12]
 800d572:	e002      	b.n	800d57a <_VPrintTarget+0xfa>
        default:  v = 0; break;
 800d574:	2300      	movs	r3, #0
 800d576:	653b      	str	r3, [r7, #80]	@ 0x50
 800d578:	bf00      	nop
        }
      } while (v);
 800d57a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d1b0      	bne.n	800d4e2 <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800d580:	2300      	movs	r3, #0
 800d582:	647b      	str	r3, [r7, #68]	@ 0x44
      do {
        c = *sFormat;
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	781b      	ldrb	r3, [r3, #0]
 800d588:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if ((c < '0') || (c > '9')) {
 800d58c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d590:	2b2f      	cmp	r3, #47	@ 0x2f
 800d592:	d912      	bls.n	800d5ba <_VPrintTarget+0x13a>
 800d594:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d598:	2b39      	cmp	r3, #57	@ 0x39
 800d59a:	d80e      	bhi.n	800d5ba <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	3301      	adds	r3, #1
 800d5a0:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 800d5a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d5a4:	4613      	mov	r3, r2
 800d5a6:	009b      	lsls	r3, r3, #2
 800d5a8:	4413      	add	r3, r2
 800d5aa:	005b      	lsls	r3, r3, #1
 800d5ac:	461a      	mov	r2, r3
 800d5ae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d5b2:	4413      	add	r3, r2
 800d5b4:	3b30      	subs	r3, #48	@ 0x30
 800d5b6:	647b      	str	r3, [r7, #68]	@ 0x44
        c = *sFormat;
 800d5b8:	e7e4      	b.n	800d584 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
      c = *sFormat;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	781b      	ldrb	r3, [r3, #0]
 800d5c2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (c == '.') {
 800d5c6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d5ca:	2b2e      	cmp	r3, #46	@ 0x2e
 800d5cc:	d11d      	bne.n	800d60a <_VPrintTarget+0x18a>
        sFormat++;
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	3301      	adds	r3, #1
 800d5d2:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	781b      	ldrb	r3, [r3, #0]
 800d5d8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          if ((c < '0') || (c > '9')) {
 800d5dc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d5e0:	2b2f      	cmp	r3, #47	@ 0x2f
 800d5e2:	d912      	bls.n	800d60a <_VPrintTarget+0x18a>
 800d5e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d5e8:	2b39      	cmp	r3, #57	@ 0x39
 800d5ea:	d80e      	bhi.n	800d60a <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	3301      	adds	r3, #1
 800d5f0:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800d5f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d5f4:	4613      	mov	r3, r2
 800d5f6:	009b      	lsls	r3, r3, #2
 800d5f8:	4413      	add	r3, r2
 800d5fa:	005b      	lsls	r3, r3, #1
 800d5fc:	461a      	mov	r2, r3
 800d5fe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d602:	4413      	add	r3, r2
 800d604:	3b30      	subs	r3, #48	@ 0x30
 800d606:	64fb      	str	r3, [r7, #76]	@ 0x4c
          c = *sFormat;
 800d608:	e7e4      	b.n	800d5d4 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	781b      	ldrb	r3, [r3, #0]
 800d60e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800d612:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d616:	2b6c      	cmp	r3, #108	@ 0x6c
 800d618:	d003      	beq.n	800d622 <_VPrintTarget+0x1a2>
 800d61a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d61e:	2b68      	cmp	r3, #104	@ 0x68
 800d620:	d107      	bne.n	800d632 <_VPrintTarget+0x1b2>
          c = *sFormat;
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	781b      	ldrb	r3, [r3, #0]
 800d626:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          sFormat++;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	3301      	adds	r3, #1
 800d62e:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 800d630:	e7ef      	b.n	800d612 <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800d632:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d636:	2b25      	cmp	r3, #37	@ 0x25
 800d638:	f000 80d8 	beq.w	800d7ec <_VPrintTarget+0x36c>
 800d63c:	2b25      	cmp	r3, #37	@ 0x25
 800d63e:	f2c0 80dc 	blt.w	800d7fa <_VPrintTarget+0x37a>
 800d642:	2b78      	cmp	r3, #120	@ 0x78
 800d644:	f300 80d9 	bgt.w	800d7fa <_VPrintTarget+0x37a>
 800d648:	2b58      	cmp	r3, #88	@ 0x58
 800d64a:	f2c0 80d6 	blt.w	800d7fa <_VPrintTarget+0x37a>
 800d64e:	3b58      	subs	r3, #88	@ 0x58
 800d650:	2b20      	cmp	r3, #32
 800d652:	f200 80d2 	bhi.w	800d7fa <_VPrintTarget+0x37a>
 800d656:	a201      	add	r2, pc, #4	@ (adr r2, 800d65c <_VPrintTarget+0x1dc>)
 800d658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d65c:	0800d753 	.word	0x0800d753
 800d660:	0800d7fb 	.word	0x0800d7fb
 800d664:	0800d7fb 	.word	0x0800d7fb
 800d668:	0800d7fb 	.word	0x0800d7fb
 800d66c:	0800d7fb 	.word	0x0800d7fb
 800d670:	0800d7fb 	.word	0x0800d7fb
 800d674:	0800d7fb 	.word	0x0800d7fb
 800d678:	0800d7fb 	.word	0x0800d7fb
 800d67c:	0800d7fb 	.word	0x0800d7fb
 800d680:	0800d7fb 	.word	0x0800d7fb
 800d684:	0800d7fb 	.word	0x0800d7fb
 800d688:	0800d6e1 	.word	0x0800d6e1
 800d68c:	0800d707 	.word	0x0800d707
 800d690:	0800d7fb 	.word	0x0800d7fb
 800d694:	0800d7fb 	.word	0x0800d7fb
 800d698:	0800d7fb 	.word	0x0800d7fb
 800d69c:	0800d7fb 	.word	0x0800d7fb
 800d6a0:	0800d7fb 	.word	0x0800d7fb
 800d6a4:	0800d7fb 	.word	0x0800d7fb
 800d6a8:	0800d7fb 	.word	0x0800d7fb
 800d6ac:	0800d7fb 	.word	0x0800d7fb
 800d6b0:	0800d7fb 	.word	0x0800d7fb
 800d6b4:	0800d7fb 	.word	0x0800d7fb
 800d6b8:	0800d7fb 	.word	0x0800d7fb
 800d6bc:	0800d7c7 	.word	0x0800d7c7
 800d6c0:	0800d7fb 	.word	0x0800d7fb
 800d6c4:	0800d7fb 	.word	0x0800d7fb
 800d6c8:	0800d77d 	.word	0x0800d77d
 800d6cc:	0800d7fb 	.word	0x0800d7fb
 800d6d0:	0800d72d 	.word	0x0800d72d
 800d6d4:	0800d7fb 	.word	0x0800d7fb
 800d6d8:	0800d7fb 	.word	0x0800d7fb
 800d6dc:	0800d753 	.word	0x0800d753
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	1d19      	adds	r1, r3, #4
 800d6e6:	687a      	ldr	r2, [r7, #4]
 800d6e8:	6011      	str	r1, [r2, #0]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	653b      	str	r3, [r7, #80]	@ 0x50
        c0 = (char)v;
 800d6ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        _StoreChar(&BufferDesc, c0);
 800d6f4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800d6f8:	f107 0310 	add.w	r3, r7, #16
 800d6fc:	4611      	mov	r1, r2
 800d6fe:	4618      	mov	r0, r3
 800d700:	f7ff fd1c 	bl	800d13c <_StoreChar>
        break;
 800d704:	e07a      	b.n	800d7fc <_VPrintTarget+0x37c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	1d19      	adds	r1, r3, #4
 800d70c:	687a      	ldr	r2, [r7, #4]
 800d70e:	6011      	str	r1, [r2, #0]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 800d714:	f107 0010 	add.w	r0, r7, #16
 800d718:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d71a:	9301      	str	r3, [sp, #4]
 800d71c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d71e:	9300      	str	r3, [sp, #0]
 800d720:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d722:	220a      	movs	r2, #10
 800d724:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d726:	f7ff fe1b 	bl	800d360 <_PrintInt>
        break;
 800d72a:	e067      	b.n	800d7fc <_VPrintTarget+0x37c>
      case 'u':
        v = va_arg(*pParamList, int);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	1d19      	adds	r1, r3, #4
 800d732:	687a      	ldr	r2, [r7, #4]
 800d734:	6011      	str	r1, [r2, #0]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 800d73a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d73c:	f107 0010 	add.w	r0, r7, #16
 800d740:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d742:	9301      	str	r3, [sp, #4]
 800d744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d746:	9300      	str	r3, [sp, #0]
 800d748:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d74a:	220a      	movs	r2, #10
 800d74c:	f7ff fd72 	bl	800d234 <_PrintUnsigned>
        break;
 800d750:	e054      	b.n	800d7fc <_VPrintTarget+0x37c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	1d19      	adds	r1, r3, #4
 800d758:	687a      	ldr	r2, [r7, #4]
 800d75a:	6011      	str	r1, [r2, #0]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 800d760:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d762:	f107 0010 	add.w	r0, r7, #16
 800d766:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d768:	9301      	str	r3, [sp, #4]
 800d76a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d76c:	9300      	str	r3, [sp, #0]
 800d76e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d770:	2210      	movs	r2, #16
 800d772:	f7ff fd5f 	bl	800d234 <_PrintUnsigned>
        break;
 800d776:	e041      	b.n	800d7fc <_VPrintTarget+0x37c>
 800d778:	20005f80 	.word	0x20005f80
      case 's':
        s = va_arg(*pParamList, const char*);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	1d19      	adds	r1, r3, #4
 800d782:	687a      	ldr	r2, [r7, #4]
 800d784:	6011      	str	r1, [r2, #0]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	643b      	str	r3, [r7, #64]	@ 0x40
        if (s == NULL) {
 800d78a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d101      	bne.n	800d794 <_VPrintTarget+0x314>
          s = "(null)";
 800d790:	4b4a      	ldr	r3, [pc, #296]	@ (800d8bc <_VPrintTarget+0x43c>)
 800d792:	643b      	str	r3, [r7, #64]	@ 0x40
        }
        do {
          c = *s;
 800d794:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d796:	781b      	ldrb	r3, [r3, #0]
 800d798:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          s++;
 800d79c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d79e:	3301      	adds	r3, #1
 800d7a0:	643b      	str	r3, [r7, #64]	@ 0x40
          if (c == '\0') {
 800d7a2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d00b      	beq.n	800d7c2 <_VPrintTarget+0x342>
            break;
          }
         _StoreChar(&BufferDesc, c);
 800d7aa:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d7ae:	f107 0310 	add.w	r3, r7, #16
 800d7b2:	4611      	mov	r1, r2
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	f7ff fcc1 	bl	800d13c <_StoreChar>
        } while (BufferDesc.Cnt < SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d7ba:	6a3b      	ldr	r3, [r7, #32]
 800d7bc:	2b7f      	cmp	r3, #127	@ 0x7f
 800d7be:	d9e9      	bls.n	800d794 <_VPrintTarget+0x314>
        break;
 800d7c0:	e01c      	b.n	800d7fc <_VPrintTarget+0x37c>
            break;
 800d7c2:	bf00      	nop
        break;
 800d7c4:	e01a      	b.n	800d7fc <_VPrintTarget+0x37c>
      case 'p':
        v = va_arg(*pParamList, int);
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	1d19      	adds	r1, r3, #4
 800d7cc:	687a      	ldr	r2, [r7, #4]
 800d7ce:	6011      	str	r1, [r2, #0]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	653b      	str	r3, [r7, #80]	@ 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 800d7d4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d7d6:	f107 0010 	add.w	r0, r7, #16
 800d7da:	2300      	movs	r3, #0
 800d7dc:	9301      	str	r3, [sp, #4]
 800d7de:	2308      	movs	r3, #8
 800d7e0:	9300      	str	r3, [sp, #0]
 800d7e2:	2308      	movs	r3, #8
 800d7e4:	2210      	movs	r2, #16
 800d7e6:	f7ff fd25 	bl	800d234 <_PrintUnsigned>
        break;
 800d7ea:	e007      	b.n	800d7fc <_VPrintTarget+0x37c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800d7ec:	f107 0310 	add.w	r3, r7, #16
 800d7f0:	2125      	movs	r1, #37	@ 0x25
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	f7ff fca2 	bl	800d13c <_StoreChar>
        break;
 800d7f8:	e000      	b.n	800d7fc <_VPrintTarget+0x37c>
      default:
        break;
 800d7fa:	bf00      	nop
      }
      sFormat++;
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	3301      	adds	r3, #1
 800d800:	60fb      	str	r3, [r7, #12]
 800d802:	e007      	b.n	800d814 <_VPrintTarget+0x394>
    } else {
      _StoreChar(&BufferDesc, c);
 800d804:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d808:	f107 0310 	add.w	r3, r7, #16
 800d80c:	4611      	mov	r1, r2
 800d80e:	4618      	mov	r0, r3
 800d810:	f7ff fc94 	bl	800d13c <_StoreChar>
    }
  } while (*sFormat);
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	781b      	ldrb	r3, [r3, #0]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	f47f ae4d 	bne.w	800d4b8 <_VPrintTarget+0x38>
 800d81e:	e000      	b.n	800d822 <_VPrintTarget+0x3a2>
      break;
 800d820:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 800d822:	6a3b      	ldr	r3, [r7, #32]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d041      	beq.n	800d8ac <_VPrintTarget+0x42c>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 800d828:	6a3a      	ldr	r2, [r7, #32]
 800d82a:	69bb      	ldr	r3, [r7, #24]
 800d82c:	b2d2      	uxtb	r2, r2
 800d82e:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 800d830:	697b      	ldr	r3, [r7, #20]
 800d832:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d834:	69fb      	ldr	r3, [r7, #28]
 800d836:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d838:	e00b      	b.n	800d852 <_VPrintTarget+0x3d2>
 800d83a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d83c:	b2da      	uxtb	r2, r3
 800d83e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d840:	1c59      	adds	r1, r3, #1
 800d842:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800d844:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d848:	b2d2      	uxtb	r2, r2
 800d84a:	701a      	strb	r2, [r3, #0]
 800d84c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d84e:	09db      	lsrs	r3, r3, #7
 800d850:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d854:	2b7f      	cmp	r3, #127	@ 0x7f
 800d856:	d8f0      	bhi.n	800d83a <_VPrintTarget+0x3ba>
 800d858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d85a:	1c5a      	adds	r2, r3, #1
 800d85c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800d85e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d860:	b2d2      	uxtb	r2, r2
 800d862:	701a      	strb	r2, [r3, #0]
 800d864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d866:	617b      	str	r3, [r7, #20]
    ENCODE_U32(BufferDesc.pPayload, 0);
 800d868:	697b      	ldr	r3, [r7, #20]
 800d86a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d86c:	2300      	movs	r3, #0
 800d86e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d870:	e00b      	b.n	800d88a <_VPrintTarget+0x40a>
 800d872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d874:	b2da      	uxtb	r2, r3
 800d876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d878:	1c59      	adds	r1, r3, #1
 800d87a:	6379      	str	r1, [r7, #52]	@ 0x34
 800d87c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d880:	b2d2      	uxtb	r2, r2
 800d882:	701a      	strb	r2, [r3, #0]
 800d884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d886:	09db      	lsrs	r3, r3, #7
 800d888:	633b      	str	r3, [r7, #48]	@ 0x30
 800d88a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d88c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d88e:	d8f0      	bhi.n	800d872 <_VPrintTarget+0x3f2>
 800d890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d892:	1c5a      	adds	r2, r3, #1
 800d894:	637a      	str	r2, [r7, #52]	@ 0x34
 800d896:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d898:	b2d2      	uxtb	r2, r2
 800d89a:	701a      	strb	r2, [r3, #0]
 800d89c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d89e:	617b      	str	r3, [r7, #20]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800d8a0:	69bb      	ldr	r3, [r7, #24]
 800d8a2:	6979      	ldr	r1, [r7, #20]
 800d8a4:	221a      	movs	r2, #26
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f7ff fa1c 	bl	800cce4 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 800d8ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8ae:	f383 8811 	msr	BASEPRI, r3
#endif
}
 800d8b2:	bf00      	nop
 800d8b4:	3758      	adds	r7, #88	@ 0x58
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	bd80      	pop	{r7, pc}
 800d8ba:	bf00      	nop
 800d8bc:	0800fabc 	.word	0x0800fabc

0800d8c0 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b086      	sub	sp, #24
 800d8c4:	af02      	add	r7, sp, #8
 800d8c6:	60f8      	str	r0, [r7, #12]
 800d8c8:	60b9      	str	r1, [r7, #8]
 800d8ca:	607a      	str	r2, [r7, #4]
 800d8cc:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d8d4:	4917      	ldr	r1, [pc, #92]	@ (800d934 <SEGGER_SYSVIEW_Init+0x74>)
 800d8d6:	4818      	ldr	r0, [pc, #96]	@ (800d938 <SEGGER_SYSVIEW_Init+0x78>)
 800d8d8:	f7fe fb1c 	bl	800bf14 <SEGGER_RTT_AllocUpBuffer>
 800d8dc:	4603      	mov	r3, r0
 800d8de:	b2da      	uxtb	r2, r3
 800d8e0:	4b16      	ldr	r3, [pc, #88]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d8e2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800d8e4:	4b15      	ldr	r3, [pc, #84]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d8e6:	785a      	ldrb	r2, [r3, #1]
 800d8e8:	4b14      	ldr	r3, [pc, #80]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d8ea:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d8ec:	4b13      	ldr	r3, [pc, #76]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d8ee:	7e1b      	ldrb	r3, [r3, #24]
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	9300      	str	r3, [sp, #0]
 800d8f6:	2308      	movs	r3, #8
 800d8f8:	4a11      	ldr	r2, [pc, #68]	@ (800d940 <SEGGER_SYSVIEW_Init+0x80>)
 800d8fa:	490f      	ldr	r1, [pc, #60]	@ (800d938 <SEGGER_SYSVIEW_Init+0x78>)
 800d8fc:	f7fe fb8e 	bl	800c01c <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800d900:	4b0e      	ldr	r3, [pc, #56]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d902:	2200      	movs	r2, #0
 800d904:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d906:	4b0f      	ldr	r3, [pc, #60]	@ (800d944 <SEGGER_SYSVIEW_Init+0x84>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	4a0c      	ldr	r2, [pc, #48]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d90c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800d90e:	4a0b      	ldr	r2, [pc, #44]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800d914:	4a09      	ldr	r2, [pc, #36]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800d91a:	4a08      	ldr	r2, [pc, #32]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d91c:	68bb      	ldr	r3, [r7, #8]
 800d91e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800d920:	4a06      	ldr	r2, [pc, #24]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800d926:	4b05      	ldr	r3, [pc, #20]	@ (800d93c <SEGGER_SYSVIEW_Init+0x7c>)
 800d928:	2200      	movs	r2, #0
 800d92a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800d92c:	bf00      	nop
 800d92e:	3710      	adds	r7, #16
 800d930:	46bd      	mov	sp, r7
 800d932:	bd80      	pop	{r7, pc}
 800d934:	20005b48 	.word	0x20005b48
 800d938:	0800fac4 	.word	0x0800fac4
 800d93c:	20005f50 	.word	0x20005f50
 800d940:	20005f48 	.word	0x20005f48
 800d944:	e0001004 	.word	0xe0001004

0800d948 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800d948:	b480      	push	{r7}
 800d94a:	b083      	sub	sp, #12
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800d950:	4a04      	ldr	r2, [pc, #16]	@ (800d964 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	6113      	str	r3, [r2, #16]
}
 800d956:	bf00      	nop
 800d958:	370c      	adds	r7, #12
 800d95a:	46bd      	mov	sp, r7
 800d95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d960:	4770      	bx	lr
 800d962:	bf00      	nop
 800d964:	20005f50 	.word	0x20005f50

0800d968 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800d968:	b580      	push	{r7, lr}
 800d96a:	b084      	sub	sp, #16
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d970:	f3ef 8311 	mrs	r3, BASEPRI
 800d974:	f04f 0120 	mov.w	r1, #32
 800d978:	f381 8811 	msr	BASEPRI, r1
 800d97c:	60fb      	str	r3, [r7, #12]
 800d97e:	4808      	ldr	r0, [pc, #32]	@ (800d9a0 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800d980:	f7ff f8c4 	bl	800cb0c <_PreparePacket>
 800d984:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800d986:	687a      	ldr	r2, [r7, #4]
 800d988:	68b9      	ldr	r1, [r7, #8]
 800d98a:	68b8      	ldr	r0, [r7, #8]
 800d98c:	f7ff f9aa 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	f383 8811 	msr	BASEPRI, r3
}
 800d996:	bf00      	nop
 800d998:	3710      	adds	r7, #16
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}
 800d99e:	bf00      	nop
 800d9a0:	20005f80 	.word	0x20005f80

0800d9a4 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b088      	sub	sp, #32
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]
 800d9ac:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d9ae:	f3ef 8311 	mrs	r3, BASEPRI
 800d9b2:	f04f 0120 	mov.w	r1, #32
 800d9b6:	f381 8811 	msr	BASEPRI, r1
 800d9ba:	617b      	str	r3, [r7, #20]
 800d9bc:	4816      	ldr	r0, [pc, #88]	@ (800da18 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800d9be:	f7ff f8a5 	bl	800cb0c <_PreparePacket>
 800d9c2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d9c4:	693b      	ldr	r3, [r7, #16]
 800d9c6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	61fb      	str	r3, [r7, #28]
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	61bb      	str	r3, [r7, #24]
 800d9d0:	e00b      	b.n	800d9ea <SEGGER_SYSVIEW_RecordU32+0x46>
 800d9d2:	69bb      	ldr	r3, [r7, #24]
 800d9d4:	b2da      	uxtb	r2, r3
 800d9d6:	69fb      	ldr	r3, [r7, #28]
 800d9d8:	1c59      	adds	r1, r3, #1
 800d9da:	61f9      	str	r1, [r7, #28]
 800d9dc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d9e0:	b2d2      	uxtb	r2, r2
 800d9e2:	701a      	strb	r2, [r3, #0]
 800d9e4:	69bb      	ldr	r3, [r7, #24]
 800d9e6:	09db      	lsrs	r3, r3, #7
 800d9e8:	61bb      	str	r3, [r7, #24]
 800d9ea:	69bb      	ldr	r3, [r7, #24]
 800d9ec:	2b7f      	cmp	r3, #127	@ 0x7f
 800d9ee:	d8f0      	bhi.n	800d9d2 <SEGGER_SYSVIEW_RecordU32+0x2e>
 800d9f0:	69fb      	ldr	r3, [r7, #28]
 800d9f2:	1c5a      	adds	r2, r3, #1
 800d9f4:	61fa      	str	r2, [r7, #28]
 800d9f6:	69ba      	ldr	r2, [r7, #24]
 800d9f8:	b2d2      	uxtb	r2, r2
 800d9fa:	701a      	strb	r2, [r3, #0]
 800d9fc:	69fb      	ldr	r3, [r7, #28]
 800d9fe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800da00:	687a      	ldr	r2, [r7, #4]
 800da02:	68f9      	ldr	r1, [r7, #12]
 800da04:	6938      	ldr	r0, [r7, #16]
 800da06:	f7ff f96d 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800da0a:	697b      	ldr	r3, [r7, #20]
 800da0c:	f383 8811 	msr	BASEPRI, r3
}
 800da10:	bf00      	nop
 800da12:	3720      	adds	r7, #32
 800da14:	46bd      	mov	sp, r7
 800da16:	bd80      	pop	{r7, pc}
 800da18:	20005f80 	.word	0x20005f80

0800da1c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b08c      	sub	sp, #48	@ 0x30
 800da20:	af00      	add	r7, sp, #0
 800da22:	60f8      	str	r0, [r7, #12]
 800da24:	60b9      	str	r1, [r7, #8]
 800da26:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800da28:	f3ef 8311 	mrs	r3, BASEPRI
 800da2c:	f04f 0120 	mov.w	r1, #32
 800da30:	f381 8811 	msr	BASEPRI, r1
 800da34:	61fb      	str	r3, [r7, #28]
 800da36:	4825      	ldr	r0, [pc, #148]	@ (800dacc <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800da38:	f7ff f868 	bl	800cb0c <_PreparePacket>
 800da3c:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800da3e:	69bb      	ldr	r3, [r7, #24]
 800da40:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800da42:	697b      	ldr	r3, [r7, #20]
 800da44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800da46:	68bb      	ldr	r3, [r7, #8]
 800da48:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da4a:	e00b      	b.n	800da64 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800da4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da4e:	b2da      	uxtb	r2, r3
 800da50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da52:	1c59      	adds	r1, r3, #1
 800da54:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800da56:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800da5a:	b2d2      	uxtb	r2, r2
 800da5c:	701a      	strb	r2, [r3, #0]
 800da5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da60:	09db      	lsrs	r3, r3, #7
 800da62:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da66:	2b7f      	cmp	r3, #127	@ 0x7f
 800da68:	d8f0      	bhi.n	800da4c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800da6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da6c:	1c5a      	adds	r2, r3, #1
 800da6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800da70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da72:	b2d2      	uxtb	r2, r2
 800da74:	701a      	strb	r2, [r3, #0]
 800da76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da78:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800da7a:	697b      	ldr	r3, [r7, #20]
 800da7c:	627b      	str	r3, [r7, #36]	@ 0x24
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	623b      	str	r3, [r7, #32]
 800da82:	e00b      	b.n	800da9c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800da84:	6a3b      	ldr	r3, [r7, #32]
 800da86:	b2da      	uxtb	r2, r3
 800da88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da8a:	1c59      	adds	r1, r3, #1
 800da8c:	6279      	str	r1, [r7, #36]	@ 0x24
 800da8e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800da92:	b2d2      	uxtb	r2, r2
 800da94:	701a      	strb	r2, [r3, #0]
 800da96:	6a3b      	ldr	r3, [r7, #32]
 800da98:	09db      	lsrs	r3, r3, #7
 800da9a:	623b      	str	r3, [r7, #32]
 800da9c:	6a3b      	ldr	r3, [r7, #32]
 800da9e:	2b7f      	cmp	r3, #127	@ 0x7f
 800daa0:	d8f0      	bhi.n	800da84 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800daa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa4:	1c5a      	adds	r2, r3, #1
 800daa6:	627a      	str	r2, [r7, #36]	@ 0x24
 800daa8:	6a3a      	ldr	r2, [r7, #32]
 800daaa:	b2d2      	uxtb	r2, r2
 800daac:	701a      	strb	r2, [r3, #0]
 800daae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dab0:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800dab2:	68fa      	ldr	r2, [r7, #12]
 800dab4:	6979      	ldr	r1, [r7, #20]
 800dab6:	69b8      	ldr	r0, [r7, #24]
 800dab8:	f7ff f914 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800dabc:	69fb      	ldr	r3, [r7, #28]
 800dabe:	f383 8811 	msr	BASEPRI, r3
}
 800dac2:	bf00      	nop
 800dac4:	3730      	adds	r7, #48	@ 0x30
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}
 800daca:	bf00      	nop
 800dacc:	20005f80 	.word	0x20005f80

0800dad0 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800dad0:	b580      	push	{r7, lr}
 800dad2:	b08c      	sub	sp, #48	@ 0x30
 800dad4:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800dad6:	4b58      	ldr	r3, [pc, #352]	@ (800dc38 <SEGGER_SYSVIEW_Start+0x168>)
 800dad8:	2201      	movs	r2, #1
 800dada:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800dadc:	f3ef 8311 	mrs	r3, BASEPRI
 800dae0:	f04f 0120 	mov.w	r1, #32
 800dae4:	f381 8811 	msr	BASEPRI, r1
 800dae8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800daea:	4b53      	ldr	r3, [pc, #332]	@ (800dc38 <SEGGER_SYSVIEW_Start+0x168>)
 800daec:	785b      	ldrb	r3, [r3, #1]
 800daee:	220a      	movs	r2, #10
 800daf0:	4952      	ldr	r1, [pc, #328]	@ (800dc3c <SEGGER_SYSVIEW_Start+0x16c>)
 800daf2:	4618      	mov	r0, r3
 800daf4:	f7f2 fb8c 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800dafe:	200a      	movs	r0, #10
 800db00:	f7ff ff32 	bl	800d968 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800db04:	f3ef 8311 	mrs	r3, BASEPRI
 800db08:	f04f 0120 	mov.w	r1, #32
 800db0c:	f381 8811 	msr	BASEPRI, r1
 800db10:	60bb      	str	r3, [r7, #8]
 800db12:	484b      	ldr	r0, [pc, #300]	@ (800dc40 <SEGGER_SYSVIEW_Start+0x170>)
 800db14:	f7fe fffa 	bl	800cb0c <_PreparePacket>
 800db18:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800db22:	4b45      	ldr	r3, [pc, #276]	@ (800dc38 <SEGGER_SYSVIEW_Start+0x168>)
 800db24:	685b      	ldr	r3, [r3, #4]
 800db26:	62bb      	str	r3, [r7, #40]	@ 0x28
 800db28:	e00b      	b.n	800db42 <SEGGER_SYSVIEW_Start+0x72>
 800db2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db2c:	b2da      	uxtb	r2, r3
 800db2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db30:	1c59      	adds	r1, r3, #1
 800db32:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800db34:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800db38:	b2d2      	uxtb	r2, r2
 800db3a:	701a      	strb	r2, [r3, #0]
 800db3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db3e:	09db      	lsrs	r3, r3, #7
 800db40:	62bb      	str	r3, [r7, #40]	@ 0x28
 800db42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db44:	2b7f      	cmp	r3, #127	@ 0x7f
 800db46:	d8f0      	bhi.n	800db2a <SEGGER_SYSVIEW_Start+0x5a>
 800db48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db4a:	1c5a      	adds	r2, r3, #1
 800db4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800db4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800db50:	b2d2      	uxtb	r2, r2
 800db52:	701a      	strb	r2, [r3, #0]
 800db54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db56:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	627b      	str	r3, [r7, #36]	@ 0x24
 800db5c:	4b36      	ldr	r3, [pc, #216]	@ (800dc38 <SEGGER_SYSVIEW_Start+0x168>)
 800db5e:	689b      	ldr	r3, [r3, #8]
 800db60:	623b      	str	r3, [r7, #32]
 800db62:	e00b      	b.n	800db7c <SEGGER_SYSVIEW_Start+0xac>
 800db64:	6a3b      	ldr	r3, [r7, #32]
 800db66:	b2da      	uxtb	r2, r3
 800db68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db6a:	1c59      	adds	r1, r3, #1
 800db6c:	6279      	str	r1, [r7, #36]	@ 0x24
 800db6e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800db72:	b2d2      	uxtb	r2, r2
 800db74:	701a      	strb	r2, [r3, #0]
 800db76:	6a3b      	ldr	r3, [r7, #32]
 800db78:	09db      	lsrs	r3, r3, #7
 800db7a:	623b      	str	r3, [r7, #32]
 800db7c:	6a3b      	ldr	r3, [r7, #32]
 800db7e:	2b7f      	cmp	r3, #127	@ 0x7f
 800db80:	d8f0      	bhi.n	800db64 <SEGGER_SYSVIEW_Start+0x94>
 800db82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db84:	1c5a      	adds	r2, r3, #1
 800db86:	627a      	str	r2, [r7, #36]	@ 0x24
 800db88:	6a3a      	ldr	r2, [r7, #32]
 800db8a:	b2d2      	uxtb	r2, r2
 800db8c:	701a      	strb	r2, [r3, #0]
 800db8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db90:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800db92:	683b      	ldr	r3, [r7, #0]
 800db94:	61fb      	str	r3, [r7, #28]
 800db96:	4b28      	ldr	r3, [pc, #160]	@ (800dc38 <SEGGER_SYSVIEW_Start+0x168>)
 800db98:	691b      	ldr	r3, [r3, #16]
 800db9a:	61bb      	str	r3, [r7, #24]
 800db9c:	e00b      	b.n	800dbb6 <SEGGER_SYSVIEW_Start+0xe6>
 800db9e:	69bb      	ldr	r3, [r7, #24]
 800dba0:	b2da      	uxtb	r2, r3
 800dba2:	69fb      	ldr	r3, [r7, #28]
 800dba4:	1c59      	adds	r1, r3, #1
 800dba6:	61f9      	str	r1, [r7, #28]
 800dba8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dbac:	b2d2      	uxtb	r2, r2
 800dbae:	701a      	strb	r2, [r3, #0]
 800dbb0:	69bb      	ldr	r3, [r7, #24]
 800dbb2:	09db      	lsrs	r3, r3, #7
 800dbb4:	61bb      	str	r3, [r7, #24]
 800dbb6:	69bb      	ldr	r3, [r7, #24]
 800dbb8:	2b7f      	cmp	r3, #127	@ 0x7f
 800dbba:	d8f0      	bhi.n	800db9e <SEGGER_SYSVIEW_Start+0xce>
 800dbbc:	69fb      	ldr	r3, [r7, #28]
 800dbbe:	1c5a      	adds	r2, r3, #1
 800dbc0:	61fa      	str	r2, [r7, #28]
 800dbc2:	69ba      	ldr	r2, [r7, #24]
 800dbc4:	b2d2      	uxtb	r2, r2
 800dbc6:	701a      	strb	r2, [r3, #0]
 800dbc8:	69fb      	ldr	r3, [r7, #28]
 800dbca:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	617b      	str	r3, [r7, #20]
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	613b      	str	r3, [r7, #16]
 800dbd4:	e00b      	b.n	800dbee <SEGGER_SYSVIEW_Start+0x11e>
 800dbd6:	693b      	ldr	r3, [r7, #16]
 800dbd8:	b2da      	uxtb	r2, r3
 800dbda:	697b      	ldr	r3, [r7, #20]
 800dbdc:	1c59      	adds	r1, r3, #1
 800dbde:	6179      	str	r1, [r7, #20]
 800dbe0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dbe4:	b2d2      	uxtb	r2, r2
 800dbe6:	701a      	strb	r2, [r3, #0]
 800dbe8:	693b      	ldr	r3, [r7, #16]
 800dbea:	09db      	lsrs	r3, r3, #7
 800dbec:	613b      	str	r3, [r7, #16]
 800dbee:	693b      	ldr	r3, [r7, #16]
 800dbf0:	2b7f      	cmp	r3, #127	@ 0x7f
 800dbf2:	d8f0      	bhi.n	800dbd6 <SEGGER_SYSVIEW_Start+0x106>
 800dbf4:	697b      	ldr	r3, [r7, #20]
 800dbf6:	1c5a      	adds	r2, r3, #1
 800dbf8:	617a      	str	r2, [r7, #20]
 800dbfa:	693a      	ldr	r2, [r7, #16]
 800dbfc:	b2d2      	uxtb	r2, r2
 800dbfe:	701a      	strb	r2, [r3, #0]
 800dc00:	697b      	ldr	r3, [r7, #20]
 800dc02:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800dc04:	2218      	movs	r2, #24
 800dc06:	6839      	ldr	r1, [r7, #0]
 800dc08:	6878      	ldr	r0, [r7, #4]
 800dc0a:	f7ff f86b 	bl	800cce4 <_SendPacket>
      RECORD_END();
 800dc0e:	68bb      	ldr	r3, [r7, #8]
 800dc10:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800dc14:	4b08      	ldr	r3, [pc, #32]	@ (800dc38 <SEGGER_SYSVIEW_Start+0x168>)
 800dc16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d002      	beq.n	800dc22 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800dc1c:	4b06      	ldr	r3, [pc, #24]	@ (800dc38 <SEGGER_SYSVIEW_Start+0x168>)
 800dc1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc20:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800dc22:	f000 f9eb 	bl	800dffc <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800dc26:	f000 f9b1 	bl	800df8c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800dc2a:	f000 fd99 	bl	800e760 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800dc2e:	bf00      	nop
 800dc30:	3730      	adds	r7, #48	@ 0x30
 800dc32:	46bd      	mov	sp, r7
 800dc34:	bd80      	pop	{r7, pc}
 800dc36:	bf00      	nop
 800dc38:	20005f50 	.word	0x20005f50
 800dc3c:	0800fb1c 	.word	0x0800fb1c
 800dc40:	20005f80 	.word	0x20005f80

0800dc44 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b082      	sub	sp, #8
 800dc48:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800dc4a:	f3ef 8311 	mrs	r3, BASEPRI
 800dc4e:	f04f 0120 	mov.w	r1, #32
 800dc52:	f381 8811 	msr	BASEPRI, r1
 800dc56:	607b      	str	r3, [r7, #4]
 800dc58:	480b      	ldr	r0, [pc, #44]	@ (800dc88 <SEGGER_SYSVIEW_Stop+0x44>)
 800dc5a:	f7fe ff57 	bl	800cb0c <_PreparePacket>
 800dc5e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800dc60:	4b0a      	ldr	r3, [pc, #40]	@ (800dc8c <SEGGER_SYSVIEW_Stop+0x48>)
 800dc62:	781b      	ldrb	r3, [r3, #0]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d007      	beq.n	800dc78 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800dc68:	220b      	movs	r2, #11
 800dc6a:	6839      	ldr	r1, [r7, #0]
 800dc6c:	6838      	ldr	r0, [r7, #0]
 800dc6e:	f7ff f839 	bl	800cce4 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800dc72:	4b06      	ldr	r3, [pc, #24]	@ (800dc8c <SEGGER_SYSVIEW_Stop+0x48>)
 800dc74:	2200      	movs	r2, #0
 800dc76:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	f383 8811 	msr	BASEPRI, r3
}
 800dc7e:	bf00      	nop
 800dc80:	3708      	adds	r7, #8
 800dc82:	46bd      	mov	sp, r7
 800dc84:	bd80      	pop	{r7, pc}
 800dc86:	bf00      	nop
 800dc88:	20005f80 	.word	0x20005f80
 800dc8c:	20005f50 	.word	0x20005f50

0800dc90 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b08c      	sub	sp, #48	@ 0x30
 800dc94:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800dc96:	f3ef 8311 	mrs	r3, BASEPRI
 800dc9a:	f04f 0120 	mov.w	r1, #32
 800dc9e:	f381 8811 	msr	BASEPRI, r1
 800dca2:	60fb      	str	r3, [r7, #12]
 800dca4:	4845      	ldr	r0, [pc, #276]	@ (800ddbc <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800dca6:	f7fe ff31 	bl	800cb0c <_PreparePacket>
 800dcaa:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800dcac:	68bb      	ldr	r3, [r7, #8]
 800dcae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dcb4:	4b42      	ldr	r3, [pc, #264]	@ (800ddc0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dcb6:	685b      	ldr	r3, [r3, #4]
 800dcb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dcba:	e00b      	b.n	800dcd4 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800dcbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcbe:	b2da      	uxtb	r2, r3
 800dcc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcc2:	1c59      	adds	r1, r3, #1
 800dcc4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800dcc6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dcca:	b2d2      	uxtb	r2, r2
 800dccc:	701a      	strb	r2, [r3, #0]
 800dcce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcd0:	09db      	lsrs	r3, r3, #7
 800dcd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dcd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcd6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcd8:	d8f0      	bhi.n	800dcbc <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800dcda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcdc:	1c5a      	adds	r2, r3, #1
 800dcde:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dce0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dce2:	b2d2      	uxtb	r2, r2
 800dce4:	701a      	strb	r2, [r3, #0]
 800dce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dce8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	627b      	str	r3, [r7, #36]	@ 0x24
 800dcee:	4b34      	ldr	r3, [pc, #208]	@ (800ddc0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dcf0:	689b      	ldr	r3, [r3, #8]
 800dcf2:	623b      	str	r3, [r7, #32]
 800dcf4:	e00b      	b.n	800dd0e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800dcf6:	6a3b      	ldr	r3, [r7, #32]
 800dcf8:	b2da      	uxtb	r2, r3
 800dcfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcfc:	1c59      	adds	r1, r3, #1
 800dcfe:	6279      	str	r1, [r7, #36]	@ 0x24
 800dd00:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd04:	b2d2      	uxtb	r2, r2
 800dd06:	701a      	strb	r2, [r3, #0]
 800dd08:	6a3b      	ldr	r3, [r7, #32]
 800dd0a:	09db      	lsrs	r3, r3, #7
 800dd0c:	623b      	str	r3, [r7, #32]
 800dd0e:	6a3b      	ldr	r3, [r7, #32]
 800dd10:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd12:	d8f0      	bhi.n	800dcf6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800dd14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd16:	1c5a      	adds	r2, r3, #1
 800dd18:	627a      	str	r2, [r7, #36]	@ 0x24
 800dd1a:	6a3a      	ldr	r2, [r7, #32]
 800dd1c:	b2d2      	uxtb	r2, r2
 800dd1e:	701a      	strb	r2, [r3, #0]
 800dd20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd22:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	61fb      	str	r3, [r7, #28]
 800dd28:	4b25      	ldr	r3, [pc, #148]	@ (800ddc0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dd2a:	691b      	ldr	r3, [r3, #16]
 800dd2c:	61bb      	str	r3, [r7, #24]
 800dd2e:	e00b      	b.n	800dd48 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800dd30:	69bb      	ldr	r3, [r7, #24]
 800dd32:	b2da      	uxtb	r2, r3
 800dd34:	69fb      	ldr	r3, [r7, #28]
 800dd36:	1c59      	adds	r1, r3, #1
 800dd38:	61f9      	str	r1, [r7, #28]
 800dd3a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd3e:	b2d2      	uxtb	r2, r2
 800dd40:	701a      	strb	r2, [r3, #0]
 800dd42:	69bb      	ldr	r3, [r7, #24]
 800dd44:	09db      	lsrs	r3, r3, #7
 800dd46:	61bb      	str	r3, [r7, #24]
 800dd48:	69bb      	ldr	r3, [r7, #24]
 800dd4a:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd4c:	d8f0      	bhi.n	800dd30 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800dd4e:	69fb      	ldr	r3, [r7, #28]
 800dd50:	1c5a      	adds	r2, r3, #1
 800dd52:	61fa      	str	r2, [r7, #28]
 800dd54:	69ba      	ldr	r2, [r7, #24]
 800dd56:	b2d2      	uxtb	r2, r2
 800dd58:	701a      	strb	r2, [r3, #0]
 800dd5a:	69fb      	ldr	r3, [r7, #28]
 800dd5c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	617b      	str	r3, [r7, #20]
 800dd62:	2300      	movs	r3, #0
 800dd64:	613b      	str	r3, [r7, #16]
 800dd66:	e00b      	b.n	800dd80 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800dd68:	693b      	ldr	r3, [r7, #16]
 800dd6a:	b2da      	uxtb	r2, r3
 800dd6c:	697b      	ldr	r3, [r7, #20]
 800dd6e:	1c59      	adds	r1, r3, #1
 800dd70:	6179      	str	r1, [r7, #20]
 800dd72:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd76:	b2d2      	uxtb	r2, r2
 800dd78:	701a      	strb	r2, [r3, #0]
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	09db      	lsrs	r3, r3, #7
 800dd7e:	613b      	str	r3, [r7, #16]
 800dd80:	693b      	ldr	r3, [r7, #16]
 800dd82:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd84:	d8f0      	bhi.n	800dd68 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	1c5a      	adds	r2, r3, #1
 800dd8a:	617a      	str	r2, [r7, #20]
 800dd8c:	693a      	ldr	r2, [r7, #16]
 800dd8e:	b2d2      	uxtb	r2, r2
 800dd90:	701a      	strb	r2, [r3, #0]
 800dd92:	697b      	ldr	r3, [r7, #20]
 800dd94:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800dd96:	2218      	movs	r2, #24
 800dd98:	6879      	ldr	r1, [r7, #4]
 800dd9a:	68b8      	ldr	r0, [r7, #8]
 800dd9c:	f7fe ffa2 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800dda6:	4b06      	ldr	r3, [pc, #24]	@ (800ddc0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dda8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d002      	beq.n	800ddb4 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800ddae:	4b04      	ldr	r3, [pc, #16]	@ (800ddc0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ddb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddb2:	4798      	blx	r3
  }
}
 800ddb4:	bf00      	nop
 800ddb6:	3730      	adds	r7, #48	@ 0x30
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	bd80      	pop	{r7, pc}
 800ddbc:	20005f80 	.word	0x20005f80
 800ddc0:	20005f50 	.word	0x20005f50

0800ddc4 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b092      	sub	sp, #72	@ 0x48
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800ddcc:	f3ef 8311 	mrs	r3, BASEPRI
 800ddd0:	f04f 0120 	mov.w	r1, #32
 800ddd4:	f381 8811 	msr	BASEPRI, r1
 800ddd8:	617b      	str	r3, [r7, #20]
 800ddda:	486a      	ldr	r0, [pc, #424]	@ (800df84 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800dddc:	f7fe fe96 	bl	800cb0c <_PreparePacket>
 800dde0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dde2:	693b      	ldr	r3, [r7, #16]
 800dde4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	647b      	str	r3, [r7, #68]	@ 0x44
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	681a      	ldr	r2, [r3, #0]
 800ddee:	4b66      	ldr	r3, [pc, #408]	@ (800df88 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800ddf0:	691b      	ldr	r3, [r3, #16]
 800ddf2:	1ad3      	subs	r3, r2, r3
 800ddf4:	643b      	str	r3, [r7, #64]	@ 0x40
 800ddf6:	e00b      	b.n	800de10 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800ddf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ddfa:	b2da      	uxtb	r2, r3
 800ddfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ddfe:	1c59      	adds	r1, r3, #1
 800de00:	6479      	str	r1, [r7, #68]	@ 0x44
 800de02:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de06:	b2d2      	uxtb	r2, r2
 800de08:	701a      	strb	r2, [r3, #0]
 800de0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de0c:	09db      	lsrs	r3, r3, #7
 800de0e:	643b      	str	r3, [r7, #64]	@ 0x40
 800de10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de12:	2b7f      	cmp	r3, #127	@ 0x7f
 800de14:	d8f0      	bhi.n	800ddf8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800de16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de18:	1c5a      	adds	r2, r3, #1
 800de1a:	647a      	str	r2, [r7, #68]	@ 0x44
 800de1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800de1e:	b2d2      	uxtb	r2, r2
 800de20:	701a      	strb	r2, [r3, #0]
 800de22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de24:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	689b      	ldr	r3, [r3, #8]
 800de2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800de30:	e00b      	b.n	800de4a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800de32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de34:	b2da      	uxtb	r2, r3
 800de36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de38:	1c59      	adds	r1, r3, #1
 800de3a:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800de3c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de40:	b2d2      	uxtb	r2, r2
 800de42:	701a      	strb	r2, [r3, #0]
 800de44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de46:	09db      	lsrs	r3, r3, #7
 800de48:	63bb      	str	r3, [r7, #56]	@ 0x38
 800de4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de4c:	2b7f      	cmp	r3, #127	@ 0x7f
 800de4e:	d8f0      	bhi.n	800de32 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800de50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de52:	1c5a      	adds	r2, r3, #1
 800de54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800de56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800de58:	b2d2      	uxtb	r2, r2
 800de5a:	701a      	strb	r2, [r3, #0]
 800de5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de5e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	685b      	ldr	r3, [r3, #4]
 800de64:	2220      	movs	r2, #32
 800de66:	4619      	mov	r1, r3
 800de68:	68f8      	ldr	r0, [r7, #12]
 800de6a:	f7fe fe16 	bl	800ca9a <_EncodeStr>
 800de6e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800de70:	2209      	movs	r2, #9
 800de72:	68f9      	ldr	r1, [r7, #12]
 800de74:	6938      	ldr	r0, [r7, #16]
 800de76:	f7fe ff35 	bl	800cce4 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800de7a:	693b      	ldr	r3, [r7, #16]
 800de7c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	637b      	str	r3, [r7, #52]	@ 0x34
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	681a      	ldr	r2, [r3, #0]
 800de86:	4b40      	ldr	r3, [pc, #256]	@ (800df88 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800de88:	691b      	ldr	r3, [r3, #16]
 800de8a:	1ad3      	subs	r3, r2, r3
 800de8c:	633b      	str	r3, [r7, #48]	@ 0x30
 800de8e:	e00b      	b.n	800dea8 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800de90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de92:	b2da      	uxtb	r2, r3
 800de94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de96:	1c59      	adds	r1, r3, #1
 800de98:	6379      	str	r1, [r7, #52]	@ 0x34
 800de9a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de9e:	b2d2      	uxtb	r2, r2
 800dea0:	701a      	strb	r2, [r3, #0]
 800dea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dea4:	09db      	lsrs	r3, r3, #7
 800dea6:	633b      	str	r3, [r7, #48]	@ 0x30
 800dea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deaa:	2b7f      	cmp	r3, #127	@ 0x7f
 800deac:	d8f0      	bhi.n	800de90 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800deae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800deb0:	1c5a      	adds	r2, r3, #1
 800deb2:	637a      	str	r2, [r7, #52]	@ 0x34
 800deb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800deb6:	b2d2      	uxtb	r2, r2
 800deb8:	701a      	strb	r2, [r3, #0]
 800deba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800debc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	68db      	ldr	r3, [r3, #12]
 800dec6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dec8:	e00b      	b.n	800dee2 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800deca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800decc:	b2da      	uxtb	r2, r3
 800dece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ded0:	1c59      	adds	r1, r3, #1
 800ded2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800ded4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ded8:	b2d2      	uxtb	r2, r2
 800deda:	701a      	strb	r2, [r3, #0]
 800dedc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dede:	09db      	lsrs	r3, r3, #7
 800dee0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dee4:	2b7f      	cmp	r3, #127	@ 0x7f
 800dee6:	d8f0      	bhi.n	800deca <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800dee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deea:	1c5a      	adds	r2, r3, #1
 800deec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800deee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800def0:	b2d2      	uxtb	r2, r2
 800def2:	701a      	strb	r2, [r3, #0]
 800def4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800def6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	627b      	str	r3, [r7, #36]	@ 0x24
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	691b      	ldr	r3, [r3, #16]
 800df00:	623b      	str	r3, [r7, #32]
 800df02:	e00b      	b.n	800df1c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800df04:	6a3b      	ldr	r3, [r7, #32]
 800df06:	b2da      	uxtb	r2, r3
 800df08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df0a:	1c59      	adds	r1, r3, #1
 800df0c:	6279      	str	r1, [r7, #36]	@ 0x24
 800df0e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800df12:	b2d2      	uxtb	r2, r2
 800df14:	701a      	strb	r2, [r3, #0]
 800df16:	6a3b      	ldr	r3, [r7, #32]
 800df18:	09db      	lsrs	r3, r3, #7
 800df1a:	623b      	str	r3, [r7, #32]
 800df1c:	6a3b      	ldr	r3, [r7, #32]
 800df1e:	2b7f      	cmp	r3, #127	@ 0x7f
 800df20:	d8f0      	bhi.n	800df04 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800df22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df24:	1c5a      	adds	r2, r3, #1
 800df26:	627a      	str	r2, [r7, #36]	@ 0x24
 800df28:	6a3a      	ldr	r2, [r7, #32]
 800df2a:	b2d2      	uxtb	r2, r2
 800df2c:	701a      	strb	r2, [r3, #0]
 800df2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df30:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	61fb      	str	r3, [r7, #28]
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	695b      	ldr	r3, [r3, #20]
 800df3a:	61bb      	str	r3, [r7, #24]
 800df3c:	e00b      	b.n	800df56 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800df3e:	69bb      	ldr	r3, [r7, #24]
 800df40:	b2da      	uxtb	r2, r3
 800df42:	69fb      	ldr	r3, [r7, #28]
 800df44:	1c59      	adds	r1, r3, #1
 800df46:	61f9      	str	r1, [r7, #28]
 800df48:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800df4c:	b2d2      	uxtb	r2, r2
 800df4e:	701a      	strb	r2, [r3, #0]
 800df50:	69bb      	ldr	r3, [r7, #24]
 800df52:	09db      	lsrs	r3, r3, #7
 800df54:	61bb      	str	r3, [r7, #24]
 800df56:	69bb      	ldr	r3, [r7, #24]
 800df58:	2b7f      	cmp	r3, #127	@ 0x7f
 800df5a:	d8f0      	bhi.n	800df3e <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800df5c:	69fb      	ldr	r3, [r7, #28]
 800df5e:	1c5a      	adds	r2, r3, #1
 800df60:	61fa      	str	r2, [r7, #28]
 800df62:	69ba      	ldr	r2, [r7, #24]
 800df64:	b2d2      	uxtb	r2, r2
 800df66:	701a      	strb	r2, [r3, #0]
 800df68:	69fb      	ldr	r3, [r7, #28]
 800df6a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800df6c:	2215      	movs	r2, #21
 800df6e:	68f9      	ldr	r1, [r7, #12]
 800df70:	6938      	ldr	r0, [r7, #16]
 800df72:	f7fe feb7 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800df76:	697b      	ldr	r3, [r7, #20]
 800df78:	f383 8811 	msr	BASEPRI, r3
}
 800df7c:	bf00      	nop
 800df7e:	3748      	adds	r7, #72	@ 0x48
 800df80:	46bd      	mov	sp, r7
 800df82:	bd80      	pop	{r7, pc}
 800df84:	20005f80 	.word	0x20005f80
 800df88:	20005f50 	.word	0x20005f50

0800df8c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800df8c:	b580      	push	{r7, lr}
 800df8e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800df90:	4b07      	ldr	r3, [pc, #28]	@ (800dfb0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800df92:	6a1b      	ldr	r3, [r3, #32]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d008      	beq.n	800dfaa <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800df98:	4b05      	ldr	r3, [pc, #20]	@ (800dfb0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800df9a:	6a1b      	ldr	r3, [r3, #32]
 800df9c:	685b      	ldr	r3, [r3, #4]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d003      	beq.n	800dfaa <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800dfa2:	4b03      	ldr	r3, [pc, #12]	@ (800dfb0 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800dfa4:	6a1b      	ldr	r3, [r3, #32]
 800dfa6:	685b      	ldr	r3, [r3, #4]
 800dfa8:	4798      	blx	r3
  }
}
 800dfaa:	bf00      	nop
 800dfac:	bd80      	pop	{r7, pc}
 800dfae:	bf00      	nop
 800dfb0:	20005f50 	.word	0x20005f50

0800dfb4 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b086      	sub	sp, #24
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800dfbc:	f3ef 8311 	mrs	r3, BASEPRI
 800dfc0:	f04f 0120 	mov.w	r1, #32
 800dfc4:	f381 8811 	msr	BASEPRI, r1
 800dfc8:	617b      	str	r3, [r7, #20]
 800dfca:	480b      	ldr	r0, [pc, #44]	@ (800dff8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800dfcc:	f7fe fd9e 	bl	800cb0c <_PreparePacket>
 800dfd0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800dfd2:	2280      	movs	r2, #128	@ 0x80
 800dfd4:	6879      	ldr	r1, [r7, #4]
 800dfd6:	6938      	ldr	r0, [r7, #16]
 800dfd8:	f7fe fd5f 	bl	800ca9a <_EncodeStr>
 800dfdc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800dfde:	220e      	movs	r2, #14
 800dfe0:	68f9      	ldr	r1, [r7, #12]
 800dfe2:	6938      	ldr	r0, [r7, #16]
 800dfe4:	f7fe fe7e 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800dfe8:	697b      	ldr	r3, [r7, #20]
 800dfea:	f383 8811 	msr	BASEPRI, r3
}
 800dfee:	bf00      	nop
 800dff0:	3718      	adds	r7, #24
 800dff2:	46bd      	mov	sp, r7
 800dff4:	bd80      	pop	{r7, pc}
 800dff6:	bf00      	nop
 800dff8:	20005f80 	.word	0x20005f80

0800dffc <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800dffc:	b590      	push	{r4, r7, lr}
 800dffe:	b083      	sub	sp, #12
 800e000:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800e002:	4b15      	ldr	r3, [pc, #84]	@ (800e058 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800e004:	6a1b      	ldr	r3, [r3, #32]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d01a      	beq.n	800e040 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800e00a:	4b13      	ldr	r3, [pc, #76]	@ (800e058 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800e00c:	6a1b      	ldr	r3, [r3, #32]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d015      	beq.n	800e040 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800e014:	4b10      	ldr	r3, [pc, #64]	@ (800e058 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800e016:	6a1b      	ldr	r3, [r3, #32]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	4798      	blx	r3
 800e01c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800e020:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800e022:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e026:	f04f 0200 	mov.w	r2, #0
 800e02a:	f04f 0300 	mov.w	r3, #0
 800e02e:	000a      	movs	r2, r1
 800e030:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800e032:	4613      	mov	r3, r2
 800e034:	461a      	mov	r2, r3
 800e036:	4621      	mov	r1, r4
 800e038:	200d      	movs	r0, #13
 800e03a:	f7ff fcef 	bl	800da1c <SEGGER_SYSVIEW_RecordU32x2>
 800e03e:	e006      	b.n	800e04e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800e040:	4b06      	ldr	r3, [pc, #24]	@ (800e05c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	4619      	mov	r1, r3
 800e046:	200c      	movs	r0, #12
 800e048:	f7ff fcac 	bl	800d9a4 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800e04c:	bf00      	nop
 800e04e:	bf00      	nop
 800e050:	370c      	adds	r7, #12
 800e052:	46bd      	mov	sp, r7
 800e054:	bd90      	pop	{r4, r7, pc}
 800e056:	bf00      	nop
 800e058:	20005f50 	.word	0x20005f50
 800e05c:	e0001004 	.word	0xe0001004

0800e060 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800e060:	b580      	push	{r7, lr}
 800e062:	b086      	sub	sp, #24
 800e064:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e066:	f3ef 8311 	mrs	r3, BASEPRI
 800e06a:	f04f 0120 	mov.w	r1, #32
 800e06e:	f381 8811 	msr	BASEPRI, r1
 800e072:	60fb      	str	r3, [r7, #12]
 800e074:	4819      	ldr	r0, [pc, #100]	@ (800e0dc <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800e076:	f7fe fd49 	bl	800cb0c <_PreparePacket>
 800e07a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800e080:	4b17      	ldr	r3, [pc, #92]	@ (800e0e0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e088:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	617b      	str	r3, [r7, #20]
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	613b      	str	r3, [r7, #16]
 800e092:	e00b      	b.n	800e0ac <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800e094:	693b      	ldr	r3, [r7, #16]
 800e096:	b2da      	uxtb	r2, r3
 800e098:	697b      	ldr	r3, [r7, #20]
 800e09a:	1c59      	adds	r1, r3, #1
 800e09c:	6179      	str	r1, [r7, #20]
 800e09e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e0a2:	b2d2      	uxtb	r2, r2
 800e0a4:	701a      	strb	r2, [r3, #0]
 800e0a6:	693b      	ldr	r3, [r7, #16]
 800e0a8:	09db      	lsrs	r3, r3, #7
 800e0aa:	613b      	str	r3, [r7, #16]
 800e0ac:	693b      	ldr	r3, [r7, #16]
 800e0ae:	2b7f      	cmp	r3, #127	@ 0x7f
 800e0b0:	d8f0      	bhi.n	800e094 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800e0b2:	697b      	ldr	r3, [r7, #20]
 800e0b4:	1c5a      	adds	r2, r3, #1
 800e0b6:	617a      	str	r2, [r7, #20]
 800e0b8:	693a      	ldr	r2, [r7, #16]
 800e0ba:	b2d2      	uxtb	r2, r2
 800e0bc:	701a      	strb	r2, [r3, #0]
 800e0be:	697b      	ldr	r3, [r7, #20]
 800e0c0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800e0c2:	2202      	movs	r2, #2
 800e0c4:	6879      	ldr	r1, [r7, #4]
 800e0c6:	68b8      	ldr	r0, [r7, #8]
 800e0c8:	f7fe fe0c 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	f383 8811 	msr	BASEPRI, r3
}
 800e0d2:	bf00      	nop
 800e0d4:	3718      	adds	r7, #24
 800e0d6:	46bd      	mov	sp, r7
 800e0d8:	bd80      	pop	{r7, pc}
 800e0da:	bf00      	nop
 800e0dc:	20005f80 	.word	0x20005f80
 800e0e0:	e000ed04 	.word	0xe000ed04

0800e0e4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800e0e4:	b580      	push	{r7, lr}
 800e0e6:	b082      	sub	sp, #8
 800e0e8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e0ea:	f3ef 8311 	mrs	r3, BASEPRI
 800e0ee:	f04f 0120 	mov.w	r1, #32
 800e0f2:	f381 8811 	msr	BASEPRI, r1
 800e0f6:	607b      	str	r3, [r7, #4]
 800e0f8:	4807      	ldr	r0, [pc, #28]	@ (800e118 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800e0fa:	f7fe fd07 	bl	800cb0c <_PreparePacket>
 800e0fe:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800e100:	2203      	movs	r2, #3
 800e102:	6839      	ldr	r1, [r7, #0]
 800e104:	6838      	ldr	r0, [r7, #0]
 800e106:	f7fe fded 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	f383 8811 	msr	BASEPRI, r3
}
 800e110:	bf00      	nop
 800e112:	3708      	adds	r7, #8
 800e114:	46bd      	mov	sp, r7
 800e116:	bd80      	pop	{r7, pc}
 800e118:	20005f80 	.word	0x20005f80

0800e11c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b082      	sub	sp, #8
 800e120:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e122:	f3ef 8311 	mrs	r3, BASEPRI
 800e126:	f04f 0120 	mov.w	r1, #32
 800e12a:	f381 8811 	msr	BASEPRI, r1
 800e12e:	607b      	str	r3, [r7, #4]
 800e130:	4807      	ldr	r0, [pc, #28]	@ (800e150 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800e132:	f7fe fceb 	bl	800cb0c <_PreparePacket>
 800e136:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800e138:	2212      	movs	r2, #18
 800e13a:	6839      	ldr	r1, [r7, #0]
 800e13c:	6838      	ldr	r0, [r7, #0]
 800e13e:	f7fe fdd1 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f383 8811 	msr	BASEPRI, r3
}
 800e148:	bf00      	nop
 800e14a:	3708      	adds	r7, #8
 800e14c:	46bd      	mov	sp, r7
 800e14e:	bd80      	pop	{r7, pc}
 800e150:	20005f80 	.word	0x20005f80

0800e154 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 800e154:	b580      	push	{r7, lr}
 800e156:	b088      	sub	sp, #32
 800e158:	af00      	add	r7, sp, #0
 800e15a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e15c:	f3ef 8311 	mrs	r3, BASEPRI
 800e160:	f04f 0120 	mov.w	r1, #32
 800e164:	f381 8811 	msr	BASEPRI, r1
 800e168:	617b      	str	r3, [r7, #20]
 800e16a:	4817      	ldr	r0, [pc, #92]	@ (800e1c8 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 800e16c:	f7fe fcce 	bl	800cb0c <_PreparePacket>
 800e170:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e172:	693b      	ldr	r3, [r7, #16]
 800e174:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	61fb      	str	r3, [r7, #28]
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	61bb      	str	r3, [r7, #24]
 800e17e:	e00b      	b.n	800e198 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 800e180:	69bb      	ldr	r3, [r7, #24]
 800e182:	b2da      	uxtb	r2, r3
 800e184:	69fb      	ldr	r3, [r7, #28]
 800e186:	1c59      	adds	r1, r3, #1
 800e188:	61f9      	str	r1, [r7, #28]
 800e18a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e18e:	b2d2      	uxtb	r2, r2
 800e190:	701a      	strb	r2, [r3, #0]
 800e192:	69bb      	ldr	r3, [r7, #24]
 800e194:	09db      	lsrs	r3, r3, #7
 800e196:	61bb      	str	r3, [r7, #24]
 800e198:	69bb      	ldr	r3, [r7, #24]
 800e19a:	2b7f      	cmp	r3, #127	@ 0x7f
 800e19c:	d8f0      	bhi.n	800e180 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 800e19e:	69fb      	ldr	r3, [r7, #28]
 800e1a0:	1c5a      	adds	r2, r3, #1
 800e1a2:	61fa      	str	r2, [r7, #28]
 800e1a4:	69ba      	ldr	r2, [r7, #24]
 800e1a6:	b2d2      	uxtb	r2, r2
 800e1a8:	701a      	strb	r2, [r3, #0]
 800e1aa:	69fb      	ldr	r3, [r7, #28]
 800e1ac:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800e1ae:	221c      	movs	r2, #28
 800e1b0:	68f9      	ldr	r1, [r7, #12]
 800e1b2:	6938      	ldr	r0, [r7, #16]
 800e1b4:	f7fe fd96 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e1b8:	697b      	ldr	r3, [r7, #20]
 800e1ba:	f383 8811 	msr	BASEPRI, r3
}
 800e1be:	bf00      	nop
 800e1c0:	3720      	adds	r7, #32
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	bd80      	pop	{r7, pc}
 800e1c6:	bf00      	nop
 800e1c8:	20005f80 	.word	0x20005f80

0800e1cc <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b08a      	sub	sp, #40	@ 0x28
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	6078      	str	r0, [r7, #4]
 800e1d4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800e1d6:	f3ef 8311 	mrs	r3, BASEPRI
 800e1da:	f04f 0120 	mov.w	r1, #32
 800e1de:	f381 8811 	msr	BASEPRI, r1
 800e1e2:	617b      	str	r3, [r7, #20]
 800e1e4:	4824      	ldr	r0, [pc, #144]	@ (800e278 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 800e1e6:	f7fe fc91 	bl	800cb0c <_PreparePacket>
 800e1ea:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e1ec:	693b      	ldr	r3, [r7, #16]
 800e1ee:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	623b      	str	r3, [r7, #32]
 800e1f8:	e00b      	b.n	800e212 <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 800e1fa:	6a3b      	ldr	r3, [r7, #32]
 800e1fc:	b2da      	uxtb	r2, r3
 800e1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e200:	1c59      	adds	r1, r3, #1
 800e202:	6279      	str	r1, [r7, #36]	@ 0x24
 800e204:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e208:	b2d2      	uxtb	r2, r2
 800e20a:	701a      	strb	r2, [r3, #0]
 800e20c:	6a3b      	ldr	r3, [r7, #32]
 800e20e:	09db      	lsrs	r3, r3, #7
 800e210:	623b      	str	r3, [r7, #32]
 800e212:	6a3b      	ldr	r3, [r7, #32]
 800e214:	2b7f      	cmp	r3, #127	@ 0x7f
 800e216:	d8f0      	bhi.n	800e1fa <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 800e218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e21a:	1c5a      	adds	r2, r3, #1
 800e21c:	627a      	str	r2, [r7, #36]	@ 0x24
 800e21e:	6a3a      	ldr	r2, [r7, #32]
 800e220:	b2d2      	uxtb	r2, r2
 800e222:	701a      	strb	r2, [r3, #0]
 800e224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e226:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	61fb      	str	r3, [r7, #28]
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	61bb      	str	r3, [r7, #24]
 800e230:	e00b      	b.n	800e24a <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 800e232:	69bb      	ldr	r3, [r7, #24]
 800e234:	b2da      	uxtb	r2, r3
 800e236:	69fb      	ldr	r3, [r7, #28]
 800e238:	1c59      	adds	r1, r3, #1
 800e23a:	61f9      	str	r1, [r7, #28]
 800e23c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e240:	b2d2      	uxtb	r2, r2
 800e242:	701a      	strb	r2, [r3, #0]
 800e244:	69bb      	ldr	r3, [r7, #24]
 800e246:	09db      	lsrs	r3, r3, #7
 800e248:	61bb      	str	r3, [r7, #24]
 800e24a:	69bb      	ldr	r3, [r7, #24]
 800e24c:	2b7f      	cmp	r3, #127	@ 0x7f
 800e24e:	d8f0      	bhi.n	800e232 <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 800e250:	69fb      	ldr	r3, [r7, #28]
 800e252:	1c5a      	adds	r2, r3, #1
 800e254:	61fa      	str	r2, [r7, #28]
 800e256:	69ba      	ldr	r2, [r7, #24]
 800e258:	b2d2      	uxtb	r2, r2
 800e25a:	701a      	strb	r2, [r3, #0]
 800e25c:	69fb      	ldr	r3, [r7, #28]
 800e25e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800e260:	221c      	movs	r2, #28
 800e262:	68f9      	ldr	r1, [r7, #12]
 800e264:	6938      	ldr	r0, [r7, #16]
 800e266:	f7fe fd3d 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e26a:	697b      	ldr	r3, [r7, #20]
 800e26c:	f383 8811 	msr	BASEPRI, r3
}
 800e270:	bf00      	nop
 800e272:	3728      	adds	r7, #40	@ 0x28
 800e274:	46bd      	mov	sp, r7
 800e276:	bd80      	pop	{r7, pc}
 800e278:	20005f80 	.word	0x20005f80

0800e27c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b082      	sub	sp, #8
 800e280:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e282:	f3ef 8311 	mrs	r3, BASEPRI
 800e286:	f04f 0120 	mov.w	r1, #32
 800e28a:	f381 8811 	msr	BASEPRI, r1
 800e28e:	607b      	str	r3, [r7, #4]
 800e290:	4807      	ldr	r0, [pc, #28]	@ (800e2b0 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800e292:	f7fe fc3b 	bl	800cb0c <_PreparePacket>
 800e296:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800e298:	2211      	movs	r2, #17
 800e29a:	6839      	ldr	r1, [r7, #0]
 800e29c:	6838      	ldr	r0, [r7, #0]
 800e29e:	f7fe fd21 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	f383 8811 	msr	BASEPRI, r3
}
 800e2a8:	bf00      	nop
 800e2aa:	3708      	adds	r7, #8
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	bd80      	pop	{r7, pc}
 800e2b0:	20005f80 	.word	0x20005f80

0800e2b4 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b088      	sub	sp, #32
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e2bc:	f3ef 8311 	mrs	r3, BASEPRI
 800e2c0:	f04f 0120 	mov.w	r1, #32
 800e2c4:	f381 8811 	msr	BASEPRI, r1
 800e2c8:	617b      	str	r3, [r7, #20]
 800e2ca:	4819      	ldr	r0, [pc, #100]	@ (800e330 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800e2cc:	f7fe fc1e 	bl	800cb0c <_PreparePacket>
 800e2d0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e2d2:	693b      	ldr	r3, [r7, #16]
 800e2d4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e2d6:	4b17      	ldr	r3, [pc, #92]	@ (800e334 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800e2d8:	691b      	ldr	r3, [r3, #16]
 800e2da:	687a      	ldr	r2, [r7, #4]
 800e2dc:	1ad3      	subs	r3, r2, r3
 800e2de:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	61fb      	str	r3, [r7, #28]
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	61bb      	str	r3, [r7, #24]
 800e2e8:	e00b      	b.n	800e302 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800e2ea:	69bb      	ldr	r3, [r7, #24]
 800e2ec:	b2da      	uxtb	r2, r3
 800e2ee:	69fb      	ldr	r3, [r7, #28]
 800e2f0:	1c59      	adds	r1, r3, #1
 800e2f2:	61f9      	str	r1, [r7, #28]
 800e2f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e2f8:	b2d2      	uxtb	r2, r2
 800e2fa:	701a      	strb	r2, [r3, #0]
 800e2fc:	69bb      	ldr	r3, [r7, #24]
 800e2fe:	09db      	lsrs	r3, r3, #7
 800e300:	61bb      	str	r3, [r7, #24]
 800e302:	69bb      	ldr	r3, [r7, #24]
 800e304:	2b7f      	cmp	r3, #127	@ 0x7f
 800e306:	d8f0      	bhi.n	800e2ea <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800e308:	69fb      	ldr	r3, [r7, #28]
 800e30a:	1c5a      	adds	r2, r3, #1
 800e30c:	61fa      	str	r2, [r7, #28]
 800e30e:	69ba      	ldr	r2, [r7, #24]
 800e310:	b2d2      	uxtb	r2, r2
 800e312:	701a      	strb	r2, [r3, #0]
 800e314:	69fb      	ldr	r3, [r7, #28]
 800e316:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800e318:	2208      	movs	r2, #8
 800e31a:	68f9      	ldr	r1, [r7, #12]
 800e31c:	6938      	ldr	r0, [r7, #16]
 800e31e:	f7fe fce1 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e322:	697b      	ldr	r3, [r7, #20]
 800e324:	f383 8811 	msr	BASEPRI, r3
}
 800e328:	bf00      	nop
 800e32a:	3720      	adds	r7, #32
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}
 800e330:	20005f80 	.word	0x20005f80
 800e334:	20005f50 	.word	0x20005f50

0800e338 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800e338:	b580      	push	{r7, lr}
 800e33a:	b088      	sub	sp, #32
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e340:	f3ef 8311 	mrs	r3, BASEPRI
 800e344:	f04f 0120 	mov.w	r1, #32
 800e348:	f381 8811 	msr	BASEPRI, r1
 800e34c:	617b      	str	r3, [r7, #20]
 800e34e:	4819      	ldr	r0, [pc, #100]	@ (800e3b4 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800e350:	f7fe fbdc 	bl	800cb0c <_PreparePacket>
 800e354:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e356:	693b      	ldr	r3, [r7, #16]
 800e358:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e35a:	4b17      	ldr	r3, [pc, #92]	@ (800e3b8 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800e35c:	691b      	ldr	r3, [r3, #16]
 800e35e:	687a      	ldr	r2, [r7, #4]
 800e360:	1ad3      	subs	r3, r2, r3
 800e362:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	61fb      	str	r3, [r7, #28]
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	61bb      	str	r3, [r7, #24]
 800e36c:	e00b      	b.n	800e386 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800e36e:	69bb      	ldr	r3, [r7, #24]
 800e370:	b2da      	uxtb	r2, r3
 800e372:	69fb      	ldr	r3, [r7, #28]
 800e374:	1c59      	adds	r1, r3, #1
 800e376:	61f9      	str	r1, [r7, #28]
 800e378:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e37c:	b2d2      	uxtb	r2, r2
 800e37e:	701a      	strb	r2, [r3, #0]
 800e380:	69bb      	ldr	r3, [r7, #24]
 800e382:	09db      	lsrs	r3, r3, #7
 800e384:	61bb      	str	r3, [r7, #24]
 800e386:	69bb      	ldr	r3, [r7, #24]
 800e388:	2b7f      	cmp	r3, #127	@ 0x7f
 800e38a:	d8f0      	bhi.n	800e36e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800e38c:	69fb      	ldr	r3, [r7, #28]
 800e38e:	1c5a      	adds	r2, r3, #1
 800e390:	61fa      	str	r2, [r7, #28]
 800e392:	69ba      	ldr	r2, [r7, #24]
 800e394:	b2d2      	uxtb	r2, r2
 800e396:	701a      	strb	r2, [r3, #0]
 800e398:	69fb      	ldr	r3, [r7, #28]
 800e39a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800e39c:	2204      	movs	r2, #4
 800e39e:	68f9      	ldr	r1, [r7, #12]
 800e3a0:	6938      	ldr	r0, [r7, #16]
 800e3a2:	f7fe fc9f 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e3a6:	697b      	ldr	r3, [r7, #20]
 800e3a8:	f383 8811 	msr	BASEPRI, r3
}
 800e3ac:	bf00      	nop
 800e3ae:	3720      	adds	r7, #32
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}
 800e3b4:	20005f80 	.word	0x20005f80
 800e3b8:	20005f50 	.word	0x20005f50

0800e3bc <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b088      	sub	sp, #32
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e3c4:	f3ef 8311 	mrs	r3, BASEPRI
 800e3c8:	f04f 0120 	mov.w	r1, #32
 800e3cc:	f381 8811 	msr	BASEPRI, r1
 800e3d0:	617b      	str	r3, [r7, #20]
 800e3d2:	4819      	ldr	r0, [pc, #100]	@ (800e438 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800e3d4:	f7fe fb9a 	bl	800cb0c <_PreparePacket>
 800e3d8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e3da:	693b      	ldr	r3, [r7, #16]
 800e3dc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e3de:	4b17      	ldr	r3, [pc, #92]	@ (800e43c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800e3e0:	691b      	ldr	r3, [r3, #16]
 800e3e2:	687a      	ldr	r2, [r7, #4]
 800e3e4:	1ad3      	subs	r3, r2, r3
 800e3e6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	61fb      	str	r3, [r7, #28]
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	61bb      	str	r3, [r7, #24]
 800e3f0:	e00b      	b.n	800e40a <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800e3f2:	69bb      	ldr	r3, [r7, #24]
 800e3f4:	b2da      	uxtb	r2, r3
 800e3f6:	69fb      	ldr	r3, [r7, #28]
 800e3f8:	1c59      	adds	r1, r3, #1
 800e3fa:	61f9      	str	r1, [r7, #28]
 800e3fc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e400:	b2d2      	uxtb	r2, r2
 800e402:	701a      	strb	r2, [r3, #0]
 800e404:	69bb      	ldr	r3, [r7, #24]
 800e406:	09db      	lsrs	r3, r3, #7
 800e408:	61bb      	str	r3, [r7, #24]
 800e40a:	69bb      	ldr	r3, [r7, #24]
 800e40c:	2b7f      	cmp	r3, #127	@ 0x7f
 800e40e:	d8f0      	bhi.n	800e3f2 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800e410:	69fb      	ldr	r3, [r7, #28]
 800e412:	1c5a      	adds	r2, r3, #1
 800e414:	61fa      	str	r2, [r7, #28]
 800e416:	69ba      	ldr	r2, [r7, #24]
 800e418:	b2d2      	uxtb	r2, r2
 800e41a:	701a      	strb	r2, [r3, #0]
 800e41c:	69fb      	ldr	r3, [r7, #28]
 800e41e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800e420:	2206      	movs	r2, #6
 800e422:	68f9      	ldr	r1, [r7, #12]
 800e424:	6938      	ldr	r0, [r7, #16]
 800e426:	f7fe fc5d 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e42a:	697b      	ldr	r3, [r7, #20]
 800e42c:	f383 8811 	msr	BASEPRI, r3
}
 800e430:	bf00      	nop
 800e432:	3720      	adds	r7, #32
 800e434:	46bd      	mov	sp, r7
 800e436:	bd80      	pop	{r7, pc}
 800e438:	20005f80 	.word	0x20005f80
 800e43c:	20005f50 	.word	0x20005f50

0800e440 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800e440:	b580      	push	{r7, lr}
 800e442:	b08a      	sub	sp, #40	@ 0x28
 800e444:	af00      	add	r7, sp, #0
 800e446:	6078      	str	r0, [r7, #4]
 800e448:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800e44a:	f3ef 8311 	mrs	r3, BASEPRI
 800e44e:	f04f 0120 	mov.w	r1, #32
 800e452:	f381 8811 	msr	BASEPRI, r1
 800e456:	617b      	str	r3, [r7, #20]
 800e458:	4827      	ldr	r0, [pc, #156]	@ (800e4f8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800e45a:	f7fe fb57 	bl	800cb0c <_PreparePacket>
 800e45e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e460:	693b      	ldr	r3, [r7, #16]
 800e462:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e464:	4b25      	ldr	r3, [pc, #148]	@ (800e4fc <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800e466:	691b      	ldr	r3, [r3, #16]
 800e468:	687a      	ldr	r2, [r7, #4]
 800e46a:	1ad3      	subs	r3, r2, r3
 800e46c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	627b      	str	r3, [r7, #36]	@ 0x24
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	623b      	str	r3, [r7, #32]
 800e476:	e00b      	b.n	800e490 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800e478:	6a3b      	ldr	r3, [r7, #32]
 800e47a:	b2da      	uxtb	r2, r3
 800e47c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e47e:	1c59      	adds	r1, r3, #1
 800e480:	6279      	str	r1, [r7, #36]	@ 0x24
 800e482:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e486:	b2d2      	uxtb	r2, r2
 800e488:	701a      	strb	r2, [r3, #0]
 800e48a:	6a3b      	ldr	r3, [r7, #32]
 800e48c:	09db      	lsrs	r3, r3, #7
 800e48e:	623b      	str	r3, [r7, #32]
 800e490:	6a3b      	ldr	r3, [r7, #32]
 800e492:	2b7f      	cmp	r3, #127	@ 0x7f
 800e494:	d8f0      	bhi.n	800e478 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800e496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e498:	1c5a      	adds	r2, r3, #1
 800e49a:	627a      	str	r2, [r7, #36]	@ 0x24
 800e49c:	6a3a      	ldr	r2, [r7, #32]
 800e49e:	b2d2      	uxtb	r2, r2
 800e4a0:	701a      	strb	r2, [r3, #0]
 800e4a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4a4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	61fb      	str	r3, [r7, #28]
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	61bb      	str	r3, [r7, #24]
 800e4ae:	e00b      	b.n	800e4c8 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800e4b0:	69bb      	ldr	r3, [r7, #24]
 800e4b2:	b2da      	uxtb	r2, r3
 800e4b4:	69fb      	ldr	r3, [r7, #28]
 800e4b6:	1c59      	adds	r1, r3, #1
 800e4b8:	61f9      	str	r1, [r7, #28]
 800e4ba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e4be:	b2d2      	uxtb	r2, r2
 800e4c0:	701a      	strb	r2, [r3, #0]
 800e4c2:	69bb      	ldr	r3, [r7, #24]
 800e4c4:	09db      	lsrs	r3, r3, #7
 800e4c6:	61bb      	str	r3, [r7, #24]
 800e4c8:	69bb      	ldr	r3, [r7, #24]
 800e4ca:	2b7f      	cmp	r3, #127	@ 0x7f
 800e4cc:	d8f0      	bhi.n	800e4b0 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800e4ce:	69fb      	ldr	r3, [r7, #28]
 800e4d0:	1c5a      	adds	r2, r3, #1
 800e4d2:	61fa      	str	r2, [r7, #28]
 800e4d4:	69ba      	ldr	r2, [r7, #24]
 800e4d6:	b2d2      	uxtb	r2, r2
 800e4d8:	701a      	strb	r2, [r3, #0]
 800e4da:	69fb      	ldr	r3, [r7, #28]
 800e4dc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800e4de:	2207      	movs	r2, #7
 800e4e0:	68f9      	ldr	r1, [r7, #12]
 800e4e2:	6938      	ldr	r0, [r7, #16]
 800e4e4:	f7fe fbfe 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e4e8:	697b      	ldr	r3, [r7, #20]
 800e4ea:	f383 8811 	msr	BASEPRI, r3
}
 800e4ee:	bf00      	nop
 800e4f0:	3728      	adds	r7, #40	@ 0x28
 800e4f2:	46bd      	mov	sp, r7
 800e4f4:	bd80      	pop	{r7, pc}
 800e4f6:	bf00      	nop
 800e4f8:	20005f80 	.word	0x20005f80
 800e4fc:	20005f50 	.word	0x20005f50

0800e500 <SEGGER_SYSVIEW_MarkStart>:
*    Record a Performance Marker Start event to start measuring runtime.
*
*  Parameters
*    MarkerId  - User defined ID for the marker.
*/
void SEGGER_SYSVIEW_MarkStart(unsigned MarkerId) {
 800e500:	b580      	push	{r7, lr}
 800e502:	b088      	sub	sp, #32
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e508:	f3ef 8311 	mrs	r3, BASEPRI
 800e50c:	f04f 0120 	mov.w	r1, #32
 800e510:	f381 8811 	msr	BASEPRI, r1
 800e514:	617b      	str	r3, [r7, #20]
 800e516:	4817      	ldr	r0, [pc, #92]	@ (800e574 <SEGGER_SYSVIEW_MarkStart+0x74>)
 800e518:	f7fe faf8 	bl	800cb0c <_PreparePacket>
 800e51c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e51e:	693b      	ldr	r3, [r7, #16]
 800e520:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, MarkerId);
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	61fb      	str	r3, [r7, #28]
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	61bb      	str	r3, [r7, #24]
 800e52a:	e00b      	b.n	800e544 <SEGGER_SYSVIEW_MarkStart+0x44>
 800e52c:	69bb      	ldr	r3, [r7, #24]
 800e52e:	b2da      	uxtb	r2, r3
 800e530:	69fb      	ldr	r3, [r7, #28]
 800e532:	1c59      	adds	r1, r3, #1
 800e534:	61f9      	str	r1, [r7, #28]
 800e536:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e53a:	b2d2      	uxtb	r2, r2
 800e53c:	701a      	strb	r2, [r3, #0]
 800e53e:	69bb      	ldr	r3, [r7, #24]
 800e540:	09db      	lsrs	r3, r3, #7
 800e542:	61bb      	str	r3, [r7, #24]
 800e544:	69bb      	ldr	r3, [r7, #24]
 800e546:	2b7f      	cmp	r3, #127	@ 0x7f
 800e548:	d8f0      	bhi.n	800e52c <SEGGER_SYSVIEW_MarkStart+0x2c>
 800e54a:	69fb      	ldr	r3, [r7, #28]
 800e54c:	1c5a      	adds	r2, r3, #1
 800e54e:	61fa      	str	r2, [r7, #28]
 800e550:	69ba      	ldr	r2, [r7, #24]
 800e552:	b2d2      	uxtb	r2, r2
 800e554:	701a      	strb	r2, [r3, #0]
 800e556:	69fb      	ldr	r3, [r7, #28]
 800e558:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MARK_START);
 800e55a:	220f      	movs	r2, #15
 800e55c:	68f9      	ldr	r1, [r7, #12]
 800e55e:	6938      	ldr	r0, [r7, #16]
 800e560:	f7fe fbc0 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e564:	697b      	ldr	r3, [r7, #20]
 800e566:	f383 8811 	msr	BASEPRI, r3
}
 800e56a:	bf00      	nop
 800e56c:	3720      	adds	r7, #32
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}
 800e572:	bf00      	nop
 800e574:	20005f80 	.word	0x20005f80

0800e578 <SEGGER_SYSVIEW_MarkStop>:
*    Record a Performance Marker Stop event to stop measuring runtime.
*
*  Parameters
*    MarkerId  - User defined ID for the marker.
*/
void SEGGER_SYSVIEW_MarkStop(unsigned MarkerId) {
 800e578:	b580      	push	{r7, lr}
 800e57a:	b088      	sub	sp, #32
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
  U8 * pPayload;
  U8 * pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e580:	f3ef 8311 	mrs	r3, BASEPRI
 800e584:	f04f 0120 	mov.w	r1, #32
 800e588:	f381 8811 	msr	BASEPRI, r1
 800e58c:	617b      	str	r3, [r7, #20]
 800e58e:	4817      	ldr	r0, [pc, #92]	@ (800e5ec <SEGGER_SYSVIEW_MarkStop+0x74>)
 800e590:	f7fe fabc 	bl	800cb0c <_PreparePacket>
 800e594:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e596:	693b      	ldr	r3, [r7, #16]
 800e598:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, MarkerId);
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	61fb      	str	r3, [r7, #28]
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	61bb      	str	r3, [r7, #24]
 800e5a2:	e00b      	b.n	800e5bc <SEGGER_SYSVIEW_MarkStop+0x44>
 800e5a4:	69bb      	ldr	r3, [r7, #24]
 800e5a6:	b2da      	uxtb	r2, r3
 800e5a8:	69fb      	ldr	r3, [r7, #28]
 800e5aa:	1c59      	adds	r1, r3, #1
 800e5ac:	61f9      	str	r1, [r7, #28]
 800e5ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e5b2:	b2d2      	uxtb	r2, r2
 800e5b4:	701a      	strb	r2, [r3, #0]
 800e5b6:	69bb      	ldr	r3, [r7, #24]
 800e5b8:	09db      	lsrs	r3, r3, #7
 800e5ba:	61bb      	str	r3, [r7, #24]
 800e5bc:	69bb      	ldr	r3, [r7, #24]
 800e5be:	2b7f      	cmp	r3, #127	@ 0x7f
 800e5c0:	d8f0      	bhi.n	800e5a4 <SEGGER_SYSVIEW_MarkStop+0x2c>
 800e5c2:	69fb      	ldr	r3, [r7, #28]
 800e5c4:	1c5a      	adds	r2, r3, #1
 800e5c6:	61fa      	str	r2, [r7, #28]
 800e5c8:	69ba      	ldr	r2, [r7, #24]
 800e5ca:	b2d2      	uxtb	r2, r2
 800e5cc:	701a      	strb	r2, [r3, #0]
 800e5ce:	69fb      	ldr	r3, [r7, #28]
 800e5d0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MARK_STOP);
 800e5d2:	2210      	movs	r2, #16
 800e5d4:	68f9      	ldr	r1, [r7, #12]
 800e5d6:	6938      	ldr	r0, [r7, #16]
 800e5d8:	f7fe fb84 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e5dc:	697b      	ldr	r3, [r7, #20]
 800e5de:	f383 8811 	msr	BASEPRI, r3
}
 800e5e2:	bf00      	nop
 800e5e4:	3720      	adds	r7, #32
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}
 800e5ea:	bf00      	nop
 800e5ec:	20005f80 	.word	0x20005f80

0800e5f0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800e5f0:	b480      	push	{r7}
 800e5f2:	b083      	sub	sp, #12
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800e5f8:	4b04      	ldr	r3, [pc, #16]	@ (800e60c <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800e5fa:	691b      	ldr	r3, [r3, #16]
 800e5fc:	687a      	ldr	r2, [r7, #4]
 800e5fe:	1ad3      	subs	r3, r2, r3
}
 800e600:	4618      	mov	r0, r3
 800e602:	370c      	adds	r7, #12
 800e604:	46bd      	mov	sp, r7
 800e606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e60a:	4770      	bx	lr
 800e60c:	20005f50 	.word	0x20005f50

0800e610 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800e610:	b580      	push	{r7, lr}
 800e612:	b08c      	sub	sp, #48	@ 0x30
 800e614:	af00      	add	r7, sp, #0
 800e616:	4603      	mov	r3, r0
 800e618:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800e61a:	4b40      	ldr	r3, [pc, #256]	@ (800e71c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d077      	beq.n	800e712 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 800e622:	4b3e      	ldr	r3, [pc, #248]	@ (800e71c <SEGGER_SYSVIEW_SendModule+0x10c>)
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800e628:	2300      	movs	r3, #0
 800e62a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e62c:	e008      	b.n	800e640 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800e62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e630:	691b      	ldr	r3, [r3, #16]
 800e632:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800e634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e636:	2b00      	cmp	r3, #0
 800e638:	d007      	beq.n	800e64a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800e63a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e63c:	3301      	adds	r3, #1
 800e63e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e640:	79fb      	ldrb	r3, [r7, #7]
 800e642:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e644:	429a      	cmp	r2, r3
 800e646:	d3f2      	bcc.n	800e62e <SEGGER_SYSVIEW_SendModule+0x1e>
 800e648:	e000      	b.n	800e64c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800e64a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800e64c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d055      	beq.n	800e6fe <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e652:	f3ef 8311 	mrs	r3, BASEPRI
 800e656:	f04f 0120 	mov.w	r1, #32
 800e65a:	f381 8811 	msr	BASEPRI, r1
 800e65e:	617b      	str	r3, [r7, #20]
 800e660:	482f      	ldr	r0, [pc, #188]	@ (800e720 <SEGGER_SYSVIEW_SendModule+0x110>)
 800e662:	f7fe fa53 	bl	800cb0c <_PreparePacket>
 800e666:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800e668:	693b      	ldr	r3, [r7, #16]
 800e66a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e670:	79fb      	ldrb	r3, [r7, #7]
 800e672:	623b      	str	r3, [r7, #32]
 800e674:	e00b      	b.n	800e68e <SEGGER_SYSVIEW_SendModule+0x7e>
 800e676:	6a3b      	ldr	r3, [r7, #32]
 800e678:	b2da      	uxtb	r2, r3
 800e67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e67c:	1c59      	adds	r1, r3, #1
 800e67e:	6279      	str	r1, [r7, #36]	@ 0x24
 800e680:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e684:	b2d2      	uxtb	r2, r2
 800e686:	701a      	strb	r2, [r3, #0]
 800e688:	6a3b      	ldr	r3, [r7, #32]
 800e68a:	09db      	lsrs	r3, r3, #7
 800e68c:	623b      	str	r3, [r7, #32]
 800e68e:	6a3b      	ldr	r3, [r7, #32]
 800e690:	2b7f      	cmp	r3, #127	@ 0x7f
 800e692:	d8f0      	bhi.n	800e676 <SEGGER_SYSVIEW_SendModule+0x66>
 800e694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e696:	1c5a      	adds	r2, r3, #1
 800e698:	627a      	str	r2, [r7, #36]	@ 0x24
 800e69a:	6a3a      	ldr	r2, [r7, #32]
 800e69c:	b2d2      	uxtb	r2, r2
 800e69e:	701a      	strb	r2, [r3, #0]
 800e6a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a2:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	61fb      	str	r3, [r7, #28]
 800e6a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6aa:	689b      	ldr	r3, [r3, #8]
 800e6ac:	61bb      	str	r3, [r7, #24]
 800e6ae:	e00b      	b.n	800e6c8 <SEGGER_SYSVIEW_SendModule+0xb8>
 800e6b0:	69bb      	ldr	r3, [r7, #24]
 800e6b2:	b2da      	uxtb	r2, r3
 800e6b4:	69fb      	ldr	r3, [r7, #28]
 800e6b6:	1c59      	adds	r1, r3, #1
 800e6b8:	61f9      	str	r1, [r7, #28]
 800e6ba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e6be:	b2d2      	uxtb	r2, r2
 800e6c0:	701a      	strb	r2, [r3, #0]
 800e6c2:	69bb      	ldr	r3, [r7, #24]
 800e6c4:	09db      	lsrs	r3, r3, #7
 800e6c6:	61bb      	str	r3, [r7, #24]
 800e6c8:	69bb      	ldr	r3, [r7, #24]
 800e6ca:	2b7f      	cmp	r3, #127	@ 0x7f
 800e6cc:	d8f0      	bhi.n	800e6b0 <SEGGER_SYSVIEW_SendModule+0xa0>
 800e6ce:	69fb      	ldr	r3, [r7, #28]
 800e6d0:	1c5a      	adds	r2, r3, #1
 800e6d2:	61fa      	str	r2, [r7, #28]
 800e6d4:	69ba      	ldr	r2, [r7, #24]
 800e6d6:	b2d2      	uxtb	r2, r2
 800e6d8:	701a      	strb	r2, [r3, #0]
 800e6da:	69fb      	ldr	r3, [r7, #28]
 800e6dc:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e6de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	2280      	movs	r2, #128	@ 0x80
 800e6e4:	4619      	mov	r1, r3
 800e6e6:	68f8      	ldr	r0, [r7, #12]
 800e6e8:	f7fe f9d7 	bl	800ca9a <_EncodeStr>
 800e6ec:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800e6ee:	2216      	movs	r2, #22
 800e6f0:	68f9      	ldr	r1, [r7, #12]
 800e6f2:	6938      	ldr	r0, [r7, #16]
 800e6f4:	f7fe faf6 	bl	800cce4 <_SendPacket>
      RECORD_END();
 800e6f8:	697b      	ldr	r3, [r7, #20]
 800e6fa:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800e6fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e700:	2b00      	cmp	r3, #0
 800e702:	d006      	beq.n	800e712 <SEGGER_SYSVIEW_SendModule+0x102>
 800e704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e706:	68db      	ldr	r3, [r3, #12]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d002      	beq.n	800e712 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 800e70c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e70e:	68db      	ldr	r3, [r3, #12]
 800e710:	4798      	blx	r3
    }
  }
}
 800e712:	bf00      	nop
 800e714:	3730      	adds	r7, #48	@ 0x30
 800e716:	46bd      	mov	sp, r7
 800e718:	bd80      	pop	{r7, pc}
 800e71a:	bf00      	nop
 800e71c:	20005f78 	.word	0x20005f78
 800e720:	20005f80 	.word	0x20005f80

0800e724 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800e724:	b580      	push	{r7, lr}
 800e726:	b082      	sub	sp, #8
 800e728:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800e72a:	4b0c      	ldr	r3, [pc, #48]	@ (800e75c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d00f      	beq.n	800e752 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800e732:	4b0a      	ldr	r3, [pc, #40]	@ (800e75c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	68db      	ldr	r3, [r3, #12]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d002      	beq.n	800e746 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	68db      	ldr	r3, [r3, #12]
 800e744:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	691b      	ldr	r3, [r3, #16]
 800e74a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d1f2      	bne.n	800e738 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800e752:	bf00      	nop
 800e754:	3708      	adds	r7, #8
 800e756:	46bd      	mov	sp, r7
 800e758:	bd80      	pop	{r7, pc}
 800e75a:	bf00      	nop
 800e75c:	20005f78 	.word	0x20005f78

0800e760 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800e760:	b580      	push	{r7, lr}
 800e762:	b086      	sub	sp, #24
 800e764:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800e766:	f3ef 8311 	mrs	r3, BASEPRI
 800e76a:	f04f 0120 	mov.w	r1, #32
 800e76e:	f381 8811 	msr	BASEPRI, r1
 800e772:	60fb      	str	r3, [r7, #12]
 800e774:	4817      	ldr	r0, [pc, #92]	@ (800e7d4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800e776:	f7fe f9c9 	bl	800cb0c <_PreparePacket>
 800e77a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800e77c:	68bb      	ldr	r3, [r7, #8]
 800e77e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	617b      	str	r3, [r7, #20]
 800e784:	4b14      	ldr	r3, [pc, #80]	@ (800e7d8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800e786:	781b      	ldrb	r3, [r3, #0]
 800e788:	613b      	str	r3, [r7, #16]
 800e78a:	e00b      	b.n	800e7a4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800e78c:	693b      	ldr	r3, [r7, #16]
 800e78e:	b2da      	uxtb	r2, r3
 800e790:	697b      	ldr	r3, [r7, #20]
 800e792:	1c59      	adds	r1, r3, #1
 800e794:	6179      	str	r1, [r7, #20]
 800e796:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e79a:	b2d2      	uxtb	r2, r2
 800e79c:	701a      	strb	r2, [r3, #0]
 800e79e:	693b      	ldr	r3, [r7, #16]
 800e7a0:	09db      	lsrs	r3, r3, #7
 800e7a2:	613b      	str	r3, [r7, #16]
 800e7a4:	693b      	ldr	r3, [r7, #16]
 800e7a6:	2b7f      	cmp	r3, #127	@ 0x7f
 800e7a8:	d8f0      	bhi.n	800e78c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800e7aa:	697b      	ldr	r3, [r7, #20]
 800e7ac:	1c5a      	adds	r2, r3, #1
 800e7ae:	617a      	str	r2, [r7, #20]
 800e7b0:	693a      	ldr	r2, [r7, #16]
 800e7b2:	b2d2      	uxtb	r2, r2
 800e7b4:	701a      	strb	r2, [r3, #0]
 800e7b6:	697b      	ldr	r3, [r7, #20]
 800e7b8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800e7ba:	221b      	movs	r2, #27
 800e7bc:	6879      	ldr	r1, [r7, #4]
 800e7be:	68b8      	ldr	r0, [r7, #8]
 800e7c0:	f7fe fa90 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	f383 8811 	msr	BASEPRI, r3
}
 800e7ca:	bf00      	nop
 800e7cc:	3718      	adds	r7, #24
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	bd80      	pop	{r7, pc}
 800e7d2:	bf00      	nop
 800e7d4:	20005f80 	.word	0x20005f80
 800e7d8:	20005f7c 	.word	0x20005f7c

0800e7dc <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 800e7dc:	b40f      	push	{r0, r1, r2, r3}
 800e7de:	b580      	push	{r7, lr}
 800e7e0:	b082      	sub	sp, #8
 800e7e2:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 800e7e4:	f107 0314 	add.w	r3, r7, #20
 800e7e8:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800e7ea:	1d3b      	adds	r3, r7, #4
 800e7ec:	461a      	mov	r2, r3
 800e7ee:	2100      	movs	r1, #0
 800e7f0:	6938      	ldr	r0, [r7, #16]
 800e7f2:	f7fe fbe5 	bl	800cfc0 <_VPrintHost>
  va_end(ParamList);
#endif
}
 800e7f6:	bf00      	nop
 800e7f8:	3708      	adds	r7, #8
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e800:	b004      	add	sp, #16
 800e802:	4770      	bx	lr

0800e804 <SEGGER_SYSVIEW_WarnfTarget>:
*    sent to the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_WarnfTarget(const char* s, ...) {
 800e804:	b40f      	push	{r0, r1, r2, r3}
 800e806:	b580      	push	{r7, lr}
 800e808:	b082      	sub	sp, #8
 800e80a:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 800e80c:	f107 0314 	add.w	r3, r7, #20
 800e810:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_WARNING, &ParamList);
 800e812:	1d3b      	adds	r3, r7, #4
 800e814:	461a      	mov	r2, r3
 800e816:	2101      	movs	r1, #1
 800e818:	6938      	ldr	r0, [r7, #16]
 800e81a:	f7fe fe31 	bl	800d480 <_VPrintTarget>
  va_end(ParamList);
}
 800e81e:	bf00      	nop
 800e820:	3708      	adds	r7, #8
 800e822:	46bd      	mov	sp, r7
 800e824:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e828:	b004      	add	sp, #16
 800e82a:	4770      	bx	lr

0800e82c <SEGGER_SYSVIEW_ErrorfTarget>:
*    sent to the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_ErrorfTarget(const char* s, ...) {
 800e82c:	b40f      	push	{r0, r1, r2, r3}
 800e82e:	b580      	push	{r7, lr}
 800e830:	b082      	sub	sp, #8
 800e832:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 800e834:	f107 0314 	add.w	r3, r7, #20
 800e838:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_ERROR, &ParamList);
 800e83a:	1d3b      	adds	r3, r7, #4
 800e83c:	461a      	mov	r2, r3
 800e83e:	2102      	movs	r1, #2
 800e840:	6938      	ldr	r0, [r7, #16]
 800e842:	f7fe fe1d 	bl	800d480 <_VPrintTarget>
  va_end(ParamList);
}
 800e846:	bf00      	nop
 800e848:	3708      	adds	r7, #8
 800e84a:	46bd      	mov	sp, r7
 800e84c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e850:	b004      	add	sp, #16
 800e852:	4770      	bx	lr

0800e854 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800e854:	b580      	push	{r7, lr}
 800e856:	b08a      	sub	sp, #40	@ 0x28
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e85c:	f3ef 8311 	mrs	r3, BASEPRI
 800e860:	f04f 0120 	mov.w	r1, #32
 800e864:	f381 8811 	msr	BASEPRI, r1
 800e868:	617b      	str	r3, [r7, #20]
 800e86a:	4827      	ldr	r0, [pc, #156]	@ (800e908 <SEGGER_SYSVIEW_Warn+0xb4>)
 800e86c:	f7fe f94e 	bl	800cb0c <_PreparePacket>
 800e870:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e872:	2280      	movs	r2, #128	@ 0x80
 800e874:	6879      	ldr	r1, [r7, #4]
 800e876:	6938      	ldr	r0, [r7, #16]
 800e878:	f7fe f90f 	bl	800ca9a <_EncodeStr>
 800e87c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	627b      	str	r3, [r7, #36]	@ 0x24
 800e882:	2301      	movs	r3, #1
 800e884:	623b      	str	r3, [r7, #32]
 800e886:	e00b      	b.n	800e8a0 <SEGGER_SYSVIEW_Warn+0x4c>
 800e888:	6a3b      	ldr	r3, [r7, #32]
 800e88a:	b2da      	uxtb	r2, r3
 800e88c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e88e:	1c59      	adds	r1, r3, #1
 800e890:	6279      	str	r1, [r7, #36]	@ 0x24
 800e892:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e896:	b2d2      	uxtb	r2, r2
 800e898:	701a      	strb	r2, [r3, #0]
 800e89a:	6a3b      	ldr	r3, [r7, #32]
 800e89c:	09db      	lsrs	r3, r3, #7
 800e89e:	623b      	str	r3, [r7, #32]
 800e8a0:	6a3b      	ldr	r3, [r7, #32]
 800e8a2:	2b7f      	cmp	r3, #127	@ 0x7f
 800e8a4:	d8f0      	bhi.n	800e888 <SEGGER_SYSVIEW_Warn+0x34>
 800e8a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8a8:	1c5a      	adds	r2, r3, #1
 800e8aa:	627a      	str	r2, [r7, #36]	@ 0x24
 800e8ac:	6a3a      	ldr	r2, [r7, #32]
 800e8ae:	b2d2      	uxtb	r2, r2
 800e8b0:	701a      	strb	r2, [r3, #0]
 800e8b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8b4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	61fb      	str	r3, [r7, #28]
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	61bb      	str	r3, [r7, #24]
 800e8be:	e00b      	b.n	800e8d8 <SEGGER_SYSVIEW_Warn+0x84>
 800e8c0:	69bb      	ldr	r3, [r7, #24]
 800e8c2:	b2da      	uxtb	r2, r3
 800e8c4:	69fb      	ldr	r3, [r7, #28]
 800e8c6:	1c59      	adds	r1, r3, #1
 800e8c8:	61f9      	str	r1, [r7, #28]
 800e8ca:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e8ce:	b2d2      	uxtb	r2, r2
 800e8d0:	701a      	strb	r2, [r3, #0]
 800e8d2:	69bb      	ldr	r3, [r7, #24]
 800e8d4:	09db      	lsrs	r3, r3, #7
 800e8d6:	61bb      	str	r3, [r7, #24]
 800e8d8:	69bb      	ldr	r3, [r7, #24]
 800e8da:	2b7f      	cmp	r3, #127	@ 0x7f
 800e8dc:	d8f0      	bhi.n	800e8c0 <SEGGER_SYSVIEW_Warn+0x6c>
 800e8de:	69fb      	ldr	r3, [r7, #28]
 800e8e0:	1c5a      	adds	r2, r3, #1
 800e8e2:	61fa      	str	r2, [r7, #28]
 800e8e4:	69ba      	ldr	r2, [r7, #24]
 800e8e6:	b2d2      	uxtb	r2, r2
 800e8e8:	701a      	strb	r2, [r3, #0]
 800e8ea:	69fb      	ldr	r3, [r7, #28]
 800e8ec:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800e8ee:	221a      	movs	r2, #26
 800e8f0:	68f9      	ldr	r1, [r7, #12]
 800e8f2:	6938      	ldr	r0, [r7, #16]
 800e8f4:	f7fe f9f6 	bl	800cce4 <_SendPacket>
  RECORD_END();
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	f383 8811 	msr	BASEPRI, r3
}
 800e8fe:	bf00      	nop
 800e900:	3728      	adds	r7, #40	@ 0x28
 800e902:	46bd      	mov	sp, r7
 800e904:	bd80      	pop	{r7, pc}
 800e906:	bf00      	nop
 800e908:	20005f80 	.word	0x20005f80

0800e90c <memcmp>:
 800e90c:	b510      	push	{r4, lr}
 800e90e:	3901      	subs	r1, #1
 800e910:	4402      	add	r2, r0
 800e912:	4290      	cmp	r0, r2
 800e914:	d101      	bne.n	800e91a <memcmp+0xe>
 800e916:	2000      	movs	r0, #0
 800e918:	e005      	b.n	800e926 <memcmp+0x1a>
 800e91a:	7803      	ldrb	r3, [r0, #0]
 800e91c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e920:	42a3      	cmp	r3, r4
 800e922:	d001      	beq.n	800e928 <memcmp+0x1c>
 800e924:	1b18      	subs	r0, r3, r4
 800e926:	bd10      	pop	{r4, pc}
 800e928:	3001      	adds	r0, #1
 800e92a:	e7f2      	b.n	800e912 <memcmp+0x6>

0800e92c <memset>:
 800e92c:	4402      	add	r2, r0
 800e92e:	4603      	mov	r3, r0
 800e930:	4293      	cmp	r3, r2
 800e932:	d100      	bne.n	800e936 <memset+0xa>
 800e934:	4770      	bx	lr
 800e936:	f803 1b01 	strb.w	r1, [r3], #1
 800e93a:	e7f9      	b.n	800e930 <memset+0x4>

0800e93c <_reclaim_reent>:
 800e93c:	4b2d      	ldr	r3, [pc, #180]	@ (800e9f4 <_reclaim_reent+0xb8>)
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	4283      	cmp	r3, r0
 800e942:	b570      	push	{r4, r5, r6, lr}
 800e944:	4604      	mov	r4, r0
 800e946:	d053      	beq.n	800e9f0 <_reclaim_reent+0xb4>
 800e948:	69c3      	ldr	r3, [r0, #28]
 800e94a:	b31b      	cbz	r3, 800e994 <_reclaim_reent+0x58>
 800e94c:	68db      	ldr	r3, [r3, #12]
 800e94e:	b163      	cbz	r3, 800e96a <_reclaim_reent+0x2e>
 800e950:	2500      	movs	r5, #0
 800e952:	69e3      	ldr	r3, [r4, #28]
 800e954:	68db      	ldr	r3, [r3, #12]
 800e956:	5959      	ldr	r1, [r3, r5]
 800e958:	b9b1      	cbnz	r1, 800e988 <_reclaim_reent+0x4c>
 800e95a:	3504      	adds	r5, #4
 800e95c:	2d80      	cmp	r5, #128	@ 0x80
 800e95e:	d1f8      	bne.n	800e952 <_reclaim_reent+0x16>
 800e960:	69e3      	ldr	r3, [r4, #28]
 800e962:	4620      	mov	r0, r4
 800e964:	68d9      	ldr	r1, [r3, #12]
 800e966:	f000 f87b 	bl	800ea60 <_free_r>
 800e96a:	69e3      	ldr	r3, [r4, #28]
 800e96c:	6819      	ldr	r1, [r3, #0]
 800e96e:	b111      	cbz	r1, 800e976 <_reclaim_reent+0x3a>
 800e970:	4620      	mov	r0, r4
 800e972:	f000 f875 	bl	800ea60 <_free_r>
 800e976:	69e3      	ldr	r3, [r4, #28]
 800e978:	689d      	ldr	r5, [r3, #8]
 800e97a:	b15d      	cbz	r5, 800e994 <_reclaim_reent+0x58>
 800e97c:	4629      	mov	r1, r5
 800e97e:	4620      	mov	r0, r4
 800e980:	682d      	ldr	r5, [r5, #0]
 800e982:	f000 f86d 	bl	800ea60 <_free_r>
 800e986:	e7f8      	b.n	800e97a <_reclaim_reent+0x3e>
 800e988:	680e      	ldr	r6, [r1, #0]
 800e98a:	4620      	mov	r0, r4
 800e98c:	f000 f868 	bl	800ea60 <_free_r>
 800e990:	4631      	mov	r1, r6
 800e992:	e7e1      	b.n	800e958 <_reclaim_reent+0x1c>
 800e994:	6961      	ldr	r1, [r4, #20]
 800e996:	b111      	cbz	r1, 800e99e <_reclaim_reent+0x62>
 800e998:	4620      	mov	r0, r4
 800e99a:	f000 f861 	bl	800ea60 <_free_r>
 800e99e:	69e1      	ldr	r1, [r4, #28]
 800e9a0:	b111      	cbz	r1, 800e9a8 <_reclaim_reent+0x6c>
 800e9a2:	4620      	mov	r0, r4
 800e9a4:	f000 f85c 	bl	800ea60 <_free_r>
 800e9a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e9aa:	b111      	cbz	r1, 800e9b2 <_reclaim_reent+0x76>
 800e9ac:	4620      	mov	r0, r4
 800e9ae:	f000 f857 	bl	800ea60 <_free_r>
 800e9b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e9b4:	b111      	cbz	r1, 800e9bc <_reclaim_reent+0x80>
 800e9b6:	4620      	mov	r0, r4
 800e9b8:	f000 f852 	bl	800ea60 <_free_r>
 800e9bc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e9be:	b111      	cbz	r1, 800e9c6 <_reclaim_reent+0x8a>
 800e9c0:	4620      	mov	r0, r4
 800e9c2:	f000 f84d 	bl	800ea60 <_free_r>
 800e9c6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e9c8:	b111      	cbz	r1, 800e9d0 <_reclaim_reent+0x94>
 800e9ca:	4620      	mov	r0, r4
 800e9cc:	f000 f848 	bl	800ea60 <_free_r>
 800e9d0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e9d2:	b111      	cbz	r1, 800e9da <_reclaim_reent+0x9e>
 800e9d4:	4620      	mov	r0, r4
 800e9d6:	f000 f843 	bl	800ea60 <_free_r>
 800e9da:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e9dc:	b111      	cbz	r1, 800e9e4 <_reclaim_reent+0xa8>
 800e9de:	4620      	mov	r0, r4
 800e9e0:	f000 f83e 	bl	800ea60 <_free_r>
 800e9e4:	6a23      	ldr	r3, [r4, #32]
 800e9e6:	b11b      	cbz	r3, 800e9f0 <_reclaim_reent+0xb4>
 800e9e8:	4620      	mov	r0, r4
 800e9ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e9ee:	4718      	bx	r3
 800e9f0:	bd70      	pop	{r4, r5, r6, pc}
 800e9f2:	bf00      	nop
 800e9f4:	20000064 	.word	0x20000064

0800e9f8 <__libc_init_array>:
 800e9f8:	b570      	push	{r4, r5, r6, lr}
 800e9fa:	4d0d      	ldr	r5, [pc, #52]	@ (800ea30 <__libc_init_array+0x38>)
 800e9fc:	4c0d      	ldr	r4, [pc, #52]	@ (800ea34 <__libc_init_array+0x3c>)
 800e9fe:	1b64      	subs	r4, r4, r5
 800ea00:	10a4      	asrs	r4, r4, #2
 800ea02:	2600      	movs	r6, #0
 800ea04:	42a6      	cmp	r6, r4
 800ea06:	d109      	bne.n	800ea1c <__libc_init_array+0x24>
 800ea08:	4d0b      	ldr	r5, [pc, #44]	@ (800ea38 <__libc_init_array+0x40>)
 800ea0a:	4c0c      	ldr	r4, [pc, #48]	@ (800ea3c <__libc_init_array+0x44>)
 800ea0c:	f000 fdf2 	bl	800f5f4 <_init>
 800ea10:	1b64      	subs	r4, r4, r5
 800ea12:	10a4      	asrs	r4, r4, #2
 800ea14:	2600      	movs	r6, #0
 800ea16:	42a6      	cmp	r6, r4
 800ea18:	d105      	bne.n	800ea26 <__libc_init_array+0x2e>
 800ea1a:	bd70      	pop	{r4, r5, r6, pc}
 800ea1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea20:	4798      	blx	r3
 800ea22:	3601      	adds	r6, #1
 800ea24:	e7ee      	b.n	800ea04 <__libc_init_array+0xc>
 800ea26:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea2a:	4798      	blx	r3
 800ea2c:	3601      	adds	r6, #1
 800ea2e:	e7f2      	b.n	800ea16 <__libc_init_array+0x1e>
 800ea30:	0800ff10 	.word	0x0800ff10
 800ea34:	0800ff10 	.word	0x0800ff10
 800ea38:	0800ff10 	.word	0x0800ff10
 800ea3c:	0800ff14 	.word	0x0800ff14

0800ea40 <__retarget_lock_acquire_recursive>:
 800ea40:	4770      	bx	lr

0800ea42 <__retarget_lock_release_recursive>:
 800ea42:	4770      	bx	lr

0800ea44 <memcpy>:
 800ea44:	440a      	add	r2, r1
 800ea46:	4291      	cmp	r1, r2
 800ea48:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ea4c:	d100      	bne.n	800ea50 <memcpy+0xc>
 800ea4e:	4770      	bx	lr
 800ea50:	b510      	push	{r4, lr}
 800ea52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea56:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea5a:	4291      	cmp	r1, r2
 800ea5c:	d1f9      	bne.n	800ea52 <memcpy+0xe>
 800ea5e:	bd10      	pop	{r4, pc}

0800ea60 <_free_r>:
 800ea60:	b538      	push	{r3, r4, r5, lr}
 800ea62:	4605      	mov	r5, r0
 800ea64:	2900      	cmp	r1, #0
 800ea66:	d041      	beq.n	800eaec <_free_r+0x8c>
 800ea68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea6c:	1f0c      	subs	r4, r1, #4
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	bfb8      	it	lt
 800ea72:	18e4      	addlt	r4, r4, r3
 800ea74:	f000 f83e 	bl	800eaf4 <__malloc_lock>
 800ea78:	4a1d      	ldr	r2, [pc, #116]	@ (800eaf0 <_free_r+0x90>)
 800ea7a:	6813      	ldr	r3, [r2, #0]
 800ea7c:	b933      	cbnz	r3, 800ea8c <_free_r+0x2c>
 800ea7e:	6063      	str	r3, [r4, #4]
 800ea80:	6014      	str	r4, [r2, #0]
 800ea82:	4628      	mov	r0, r5
 800ea84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea88:	f000 b83a 	b.w	800eb00 <__malloc_unlock>
 800ea8c:	42a3      	cmp	r3, r4
 800ea8e:	d908      	bls.n	800eaa2 <_free_r+0x42>
 800ea90:	6820      	ldr	r0, [r4, #0]
 800ea92:	1821      	adds	r1, r4, r0
 800ea94:	428b      	cmp	r3, r1
 800ea96:	bf01      	itttt	eq
 800ea98:	6819      	ldreq	r1, [r3, #0]
 800ea9a:	685b      	ldreq	r3, [r3, #4]
 800ea9c:	1809      	addeq	r1, r1, r0
 800ea9e:	6021      	streq	r1, [r4, #0]
 800eaa0:	e7ed      	b.n	800ea7e <_free_r+0x1e>
 800eaa2:	461a      	mov	r2, r3
 800eaa4:	685b      	ldr	r3, [r3, #4]
 800eaa6:	b10b      	cbz	r3, 800eaac <_free_r+0x4c>
 800eaa8:	42a3      	cmp	r3, r4
 800eaaa:	d9fa      	bls.n	800eaa2 <_free_r+0x42>
 800eaac:	6811      	ldr	r1, [r2, #0]
 800eaae:	1850      	adds	r0, r2, r1
 800eab0:	42a0      	cmp	r0, r4
 800eab2:	d10b      	bne.n	800eacc <_free_r+0x6c>
 800eab4:	6820      	ldr	r0, [r4, #0]
 800eab6:	4401      	add	r1, r0
 800eab8:	1850      	adds	r0, r2, r1
 800eaba:	4283      	cmp	r3, r0
 800eabc:	6011      	str	r1, [r2, #0]
 800eabe:	d1e0      	bne.n	800ea82 <_free_r+0x22>
 800eac0:	6818      	ldr	r0, [r3, #0]
 800eac2:	685b      	ldr	r3, [r3, #4]
 800eac4:	6053      	str	r3, [r2, #4]
 800eac6:	4408      	add	r0, r1
 800eac8:	6010      	str	r0, [r2, #0]
 800eaca:	e7da      	b.n	800ea82 <_free_r+0x22>
 800eacc:	d902      	bls.n	800ead4 <_free_r+0x74>
 800eace:	230c      	movs	r3, #12
 800ead0:	602b      	str	r3, [r5, #0]
 800ead2:	e7d6      	b.n	800ea82 <_free_r+0x22>
 800ead4:	6820      	ldr	r0, [r4, #0]
 800ead6:	1821      	adds	r1, r4, r0
 800ead8:	428b      	cmp	r3, r1
 800eada:	bf04      	itt	eq
 800eadc:	6819      	ldreq	r1, [r3, #0]
 800eade:	685b      	ldreq	r3, [r3, #4]
 800eae0:	6063      	str	r3, [r4, #4]
 800eae2:	bf04      	itt	eq
 800eae4:	1809      	addeq	r1, r1, r0
 800eae6:	6021      	streq	r1, [r4, #0]
 800eae8:	6054      	str	r4, [r2, #4]
 800eaea:	e7ca      	b.n	800ea82 <_free_r+0x22>
 800eaec:	bd38      	pop	{r3, r4, r5, pc}
 800eaee:	bf00      	nop
 800eaf0:	200061a0 	.word	0x200061a0

0800eaf4 <__malloc_lock>:
 800eaf4:	4801      	ldr	r0, [pc, #4]	@ (800eafc <__malloc_lock+0x8>)
 800eaf6:	f7ff bfa3 	b.w	800ea40 <__retarget_lock_acquire_recursive>
 800eafa:	bf00      	nop
 800eafc:	2000619c 	.word	0x2000619c

0800eb00 <__malloc_unlock>:
 800eb00:	4801      	ldr	r0, [pc, #4]	@ (800eb08 <__malloc_unlock+0x8>)
 800eb02:	f7ff bf9e 	b.w	800ea42 <__retarget_lock_release_recursive>
 800eb06:	bf00      	nop
 800eb08:	2000619c 	.word	0x2000619c

0800eb0c <cosf>:
 800eb0c:	ee10 3a10 	vmov	r3, s0
 800eb10:	b507      	push	{r0, r1, r2, lr}
 800eb12:	4a1e      	ldr	r2, [pc, #120]	@ (800eb8c <cosf+0x80>)
 800eb14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eb18:	4293      	cmp	r3, r2
 800eb1a:	d806      	bhi.n	800eb2a <cosf+0x1e>
 800eb1c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800eb90 <cosf+0x84>
 800eb20:	b003      	add	sp, #12
 800eb22:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb26:	f000 b87b 	b.w	800ec20 <__kernel_cosf>
 800eb2a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800eb2e:	d304      	bcc.n	800eb3a <cosf+0x2e>
 800eb30:	ee30 0a40 	vsub.f32	s0, s0, s0
 800eb34:	b003      	add	sp, #12
 800eb36:	f85d fb04 	ldr.w	pc, [sp], #4
 800eb3a:	4668      	mov	r0, sp
 800eb3c:	f000 f910 	bl	800ed60 <__ieee754_rem_pio2f>
 800eb40:	f000 0003 	and.w	r0, r0, #3
 800eb44:	2801      	cmp	r0, #1
 800eb46:	d009      	beq.n	800eb5c <cosf+0x50>
 800eb48:	2802      	cmp	r0, #2
 800eb4a:	d010      	beq.n	800eb6e <cosf+0x62>
 800eb4c:	b9b0      	cbnz	r0, 800eb7c <cosf+0x70>
 800eb4e:	eddd 0a01 	vldr	s1, [sp, #4]
 800eb52:	ed9d 0a00 	vldr	s0, [sp]
 800eb56:	f000 f863 	bl	800ec20 <__kernel_cosf>
 800eb5a:	e7eb      	b.n	800eb34 <cosf+0x28>
 800eb5c:	eddd 0a01 	vldr	s1, [sp, #4]
 800eb60:	ed9d 0a00 	vldr	s0, [sp]
 800eb64:	f000 f8b4 	bl	800ecd0 <__kernel_sinf>
 800eb68:	eeb1 0a40 	vneg.f32	s0, s0
 800eb6c:	e7e2      	b.n	800eb34 <cosf+0x28>
 800eb6e:	eddd 0a01 	vldr	s1, [sp, #4]
 800eb72:	ed9d 0a00 	vldr	s0, [sp]
 800eb76:	f000 f853 	bl	800ec20 <__kernel_cosf>
 800eb7a:	e7f5      	b.n	800eb68 <cosf+0x5c>
 800eb7c:	eddd 0a01 	vldr	s1, [sp, #4]
 800eb80:	ed9d 0a00 	vldr	s0, [sp]
 800eb84:	2001      	movs	r0, #1
 800eb86:	f000 f8a3 	bl	800ecd0 <__kernel_sinf>
 800eb8a:	e7d3      	b.n	800eb34 <cosf+0x28>
 800eb8c:	3f490fd8 	.word	0x3f490fd8
 800eb90:	00000000 	.word	0x00000000

0800eb94 <sinf>:
 800eb94:	ee10 3a10 	vmov	r3, s0
 800eb98:	b507      	push	{r0, r1, r2, lr}
 800eb9a:	4a1f      	ldr	r2, [pc, #124]	@ (800ec18 <sinf+0x84>)
 800eb9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eba0:	4293      	cmp	r3, r2
 800eba2:	d807      	bhi.n	800ebb4 <sinf+0x20>
 800eba4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800ec1c <sinf+0x88>
 800eba8:	2000      	movs	r0, #0
 800ebaa:	b003      	add	sp, #12
 800ebac:	f85d eb04 	ldr.w	lr, [sp], #4
 800ebb0:	f000 b88e 	b.w	800ecd0 <__kernel_sinf>
 800ebb4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ebb8:	d304      	bcc.n	800ebc4 <sinf+0x30>
 800ebba:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ebbe:	b003      	add	sp, #12
 800ebc0:	f85d fb04 	ldr.w	pc, [sp], #4
 800ebc4:	4668      	mov	r0, sp
 800ebc6:	f000 f8cb 	bl	800ed60 <__ieee754_rem_pio2f>
 800ebca:	f000 0003 	and.w	r0, r0, #3
 800ebce:	2801      	cmp	r0, #1
 800ebd0:	d00a      	beq.n	800ebe8 <sinf+0x54>
 800ebd2:	2802      	cmp	r0, #2
 800ebd4:	d00f      	beq.n	800ebf6 <sinf+0x62>
 800ebd6:	b9c0      	cbnz	r0, 800ec0a <sinf+0x76>
 800ebd8:	eddd 0a01 	vldr	s1, [sp, #4]
 800ebdc:	ed9d 0a00 	vldr	s0, [sp]
 800ebe0:	2001      	movs	r0, #1
 800ebe2:	f000 f875 	bl	800ecd0 <__kernel_sinf>
 800ebe6:	e7ea      	b.n	800ebbe <sinf+0x2a>
 800ebe8:	eddd 0a01 	vldr	s1, [sp, #4]
 800ebec:	ed9d 0a00 	vldr	s0, [sp]
 800ebf0:	f000 f816 	bl	800ec20 <__kernel_cosf>
 800ebf4:	e7e3      	b.n	800ebbe <sinf+0x2a>
 800ebf6:	eddd 0a01 	vldr	s1, [sp, #4]
 800ebfa:	ed9d 0a00 	vldr	s0, [sp]
 800ebfe:	2001      	movs	r0, #1
 800ec00:	f000 f866 	bl	800ecd0 <__kernel_sinf>
 800ec04:	eeb1 0a40 	vneg.f32	s0, s0
 800ec08:	e7d9      	b.n	800ebbe <sinf+0x2a>
 800ec0a:	eddd 0a01 	vldr	s1, [sp, #4]
 800ec0e:	ed9d 0a00 	vldr	s0, [sp]
 800ec12:	f000 f805 	bl	800ec20 <__kernel_cosf>
 800ec16:	e7f5      	b.n	800ec04 <sinf+0x70>
 800ec18:	3f490fd8 	.word	0x3f490fd8
 800ec1c:	00000000 	.word	0x00000000

0800ec20 <__kernel_cosf>:
 800ec20:	ee10 3a10 	vmov	r3, s0
 800ec24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ec28:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ec2c:	eef0 6a40 	vmov.f32	s13, s0
 800ec30:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ec34:	d204      	bcs.n	800ec40 <__kernel_cosf+0x20>
 800ec36:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800ec3a:	ee17 2a90 	vmov	r2, s15
 800ec3e:	b342      	cbz	r2, 800ec92 <__kernel_cosf+0x72>
 800ec40:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800ec44:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800ecb0 <__kernel_cosf+0x90>
 800ec48:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800ecb4 <__kernel_cosf+0x94>
 800ec4c:	4a1a      	ldr	r2, [pc, #104]	@ (800ecb8 <__kernel_cosf+0x98>)
 800ec4e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ec52:	4293      	cmp	r3, r2
 800ec54:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ecbc <__kernel_cosf+0x9c>
 800ec58:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ec5c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800ecc0 <__kernel_cosf+0xa0>
 800ec60:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ec64:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800ecc4 <__kernel_cosf+0xa4>
 800ec68:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ec6c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800ecc8 <__kernel_cosf+0xa8>
 800ec70:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ec74:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800ec78:	ee26 6a07 	vmul.f32	s12, s12, s14
 800ec7c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ec80:	eee7 0a06 	vfma.f32	s1, s14, s12
 800ec84:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec88:	d804      	bhi.n	800ec94 <__kernel_cosf+0x74>
 800ec8a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ec8e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ec92:	4770      	bx	lr
 800ec94:	4a0d      	ldr	r2, [pc, #52]	@ (800eccc <__kernel_cosf+0xac>)
 800ec96:	4293      	cmp	r3, r2
 800ec98:	bf9a      	itte	ls
 800ec9a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800ec9e:	ee07 3a10 	vmovls	s14, r3
 800eca2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800eca6:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ecaa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ecae:	e7ec      	b.n	800ec8a <__kernel_cosf+0x6a>
 800ecb0:	ad47d74e 	.word	0xad47d74e
 800ecb4:	310f74f6 	.word	0x310f74f6
 800ecb8:	3e999999 	.word	0x3e999999
 800ecbc:	b493f27c 	.word	0xb493f27c
 800ecc0:	37d00d01 	.word	0x37d00d01
 800ecc4:	bab60b61 	.word	0xbab60b61
 800ecc8:	3d2aaaab 	.word	0x3d2aaaab
 800eccc:	3f480000 	.word	0x3f480000

0800ecd0 <__kernel_sinf>:
 800ecd0:	ee10 3a10 	vmov	r3, s0
 800ecd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ecd8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ecdc:	d204      	bcs.n	800ece8 <__kernel_sinf+0x18>
 800ecde:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ece2:	ee17 3a90 	vmov	r3, s15
 800ece6:	b35b      	cbz	r3, 800ed40 <__kernel_sinf+0x70>
 800ece8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ecec:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ed44 <__kernel_sinf+0x74>
 800ecf0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800ed48 <__kernel_sinf+0x78>
 800ecf4:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ecf8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800ed4c <__kernel_sinf+0x7c>
 800ecfc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ed00:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800ed50 <__kernel_sinf+0x80>
 800ed04:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ed08:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800ed54 <__kernel_sinf+0x84>
 800ed0c:	ee60 6a07 	vmul.f32	s13, s0, s14
 800ed10:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ed14:	b930      	cbnz	r0, 800ed24 <__kernel_sinf+0x54>
 800ed16:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800ed58 <__kernel_sinf+0x88>
 800ed1a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ed1e:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ed22:	4770      	bx	lr
 800ed24:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ed28:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800ed2c:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ed30:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ed34:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ed5c <__kernel_sinf+0x8c>
 800ed38:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ed3c:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ed40:	4770      	bx	lr
 800ed42:	bf00      	nop
 800ed44:	2f2ec9d3 	.word	0x2f2ec9d3
 800ed48:	b2d72f34 	.word	0xb2d72f34
 800ed4c:	3638ef1b 	.word	0x3638ef1b
 800ed50:	b9500d01 	.word	0xb9500d01
 800ed54:	3c088889 	.word	0x3c088889
 800ed58:	be2aaaab 	.word	0xbe2aaaab
 800ed5c:	3e2aaaab 	.word	0x3e2aaaab

0800ed60 <__ieee754_rem_pio2f>:
 800ed60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed62:	ee10 6a10 	vmov	r6, s0
 800ed66:	4b88      	ldr	r3, [pc, #544]	@ (800ef88 <__ieee754_rem_pio2f+0x228>)
 800ed68:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800ed6c:	429d      	cmp	r5, r3
 800ed6e:	b087      	sub	sp, #28
 800ed70:	4604      	mov	r4, r0
 800ed72:	d805      	bhi.n	800ed80 <__ieee754_rem_pio2f+0x20>
 800ed74:	2300      	movs	r3, #0
 800ed76:	ed80 0a00 	vstr	s0, [r0]
 800ed7a:	6043      	str	r3, [r0, #4]
 800ed7c:	2000      	movs	r0, #0
 800ed7e:	e022      	b.n	800edc6 <__ieee754_rem_pio2f+0x66>
 800ed80:	4b82      	ldr	r3, [pc, #520]	@ (800ef8c <__ieee754_rem_pio2f+0x22c>)
 800ed82:	429d      	cmp	r5, r3
 800ed84:	d83a      	bhi.n	800edfc <__ieee754_rem_pio2f+0x9c>
 800ed86:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ed8a:	2e00      	cmp	r6, #0
 800ed8c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800ef90 <__ieee754_rem_pio2f+0x230>
 800ed90:	4a80      	ldr	r2, [pc, #512]	@ (800ef94 <__ieee754_rem_pio2f+0x234>)
 800ed92:	f023 030f 	bic.w	r3, r3, #15
 800ed96:	dd18      	ble.n	800edca <__ieee754_rem_pio2f+0x6a>
 800ed98:	4293      	cmp	r3, r2
 800ed9a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800ed9e:	bf09      	itett	eq
 800eda0:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800ef98 <__ieee754_rem_pio2f+0x238>
 800eda4:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800ef9c <__ieee754_rem_pio2f+0x23c>
 800eda8:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800efa0 <__ieee754_rem_pio2f+0x240>
 800edac:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800edb0:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800edb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edb8:	ed80 7a00 	vstr	s14, [r0]
 800edbc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800edc0:	edc0 7a01 	vstr	s15, [r0, #4]
 800edc4:	2001      	movs	r0, #1
 800edc6:	b007      	add	sp, #28
 800edc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800edca:	4293      	cmp	r3, r2
 800edcc:	ee70 7a07 	vadd.f32	s15, s0, s14
 800edd0:	bf09      	itett	eq
 800edd2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800ef98 <__ieee754_rem_pio2f+0x238>
 800edd6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800ef9c <__ieee754_rem_pio2f+0x23c>
 800edda:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800efa0 <__ieee754_rem_pio2f+0x240>
 800edde:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800ede2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ede6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edea:	ed80 7a00 	vstr	s14, [r0]
 800edee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800edf2:	edc0 7a01 	vstr	s15, [r0, #4]
 800edf6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800edfa:	e7e4      	b.n	800edc6 <__ieee754_rem_pio2f+0x66>
 800edfc:	4b69      	ldr	r3, [pc, #420]	@ (800efa4 <__ieee754_rem_pio2f+0x244>)
 800edfe:	429d      	cmp	r5, r3
 800ee00:	d873      	bhi.n	800eeea <__ieee754_rem_pio2f+0x18a>
 800ee02:	f000 f8dd 	bl	800efc0 <fabsf>
 800ee06:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800efa8 <__ieee754_rem_pio2f+0x248>
 800ee0a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ee0e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ee12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ee16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ee1a:	ee17 0a90 	vmov	r0, s15
 800ee1e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ef90 <__ieee754_rem_pio2f+0x230>
 800ee22:	eea7 0a67 	vfms.f32	s0, s14, s15
 800ee26:	281f      	cmp	r0, #31
 800ee28:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ef9c <__ieee754_rem_pio2f+0x23c>
 800ee2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ee30:	eeb1 6a47 	vneg.f32	s12, s14
 800ee34:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ee38:	ee16 1a90 	vmov	r1, s13
 800ee3c:	dc09      	bgt.n	800ee52 <__ieee754_rem_pio2f+0xf2>
 800ee3e:	4a5b      	ldr	r2, [pc, #364]	@ (800efac <__ieee754_rem_pio2f+0x24c>)
 800ee40:	1e47      	subs	r7, r0, #1
 800ee42:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ee46:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800ee4a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ee4e:	4293      	cmp	r3, r2
 800ee50:	d107      	bne.n	800ee62 <__ieee754_rem_pio2f+0x102>
 800ee52:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800ee56:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800ee5a:	2a08      	cmp	r2, #8
 800ee5c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ee60:	dc14      	bgt.n	800ee8c <__ieee754_rem_pio2f+0x12c>
 800ee62:	6021      	str	r1, [r4, #0]
 800ee64:	ed94 7a00 	vldr	s14, [r4]
 800ee68:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ee6c:	2e00      	cmp	r6, #0
 800ee6e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ee72:	ed84 0a01 	vstr	s0, [r4, #4]
 800ee76:	daa6      	bge.n	800edc6 <__ieee754_rem_pio2f+0x66>
 800ee78:	eeb1 7a47 	vneg.f32	s14, s14
 800ee7c:	eeb1 0a40 	vneg.f32	s0, s0
 800ee80:	ed84 7a00 	vstr	s14, [r4]
 800ee84:	ed84 0a01 	vstr	s0, [r4, #4]
 800ee88:	4240      	negs	r0, r0
 800ee8a:	e79c      	b.n	800edc6 <__ieee754_rem_pio2f+0x66>
 800ee8c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800ef98 <__ieee754_rem_pio2f+0x238>
 800ee90:	eef0 6a40 	vmov.f32	s13, s0
 800ee94:	eee6 6a25 	vfma.f32	s13, s12, s11
 800ee98:	ee70 7a66 	vsub.f32	s15, s0, s13
 800ee9c:	eee6 7a25 	vfma.f32	s15, s12, s11
 800eea0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800efa0 <__ieee754_rem_pio2f+0x240>
 800eea4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800eea8:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800eeac:	ee15 2a90 	vmov	r2, s11
 800eeb0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800eeb4:	1a5b      	subs	r3, r3, r1
 800eeb6:	2b19      	cmp	r3, #25
 800eeb8:	dc04      	bgt.n	800eec4 <__ieee754_rem_pio2f+0x164>
 800eeba:	edc4 5a00 	vstr	s11, [r4]
 800eebe:	eeb0 0a66 	vmov.f32	s0, s13
 800eec2:	e7cf      	b.n	800ee64 <__ieee754_rem_pio2f+0x104>
 800eec4:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800efb0 <__ieee754_rem_pio2f+0x250>
 800eec8:	eeb0 0a66 	vmov.f32	s0, s13
 800eecc:	eea6 0a25 	vfma.f32	s0, s12, s11
 800eed0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800eed4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800efb4 <__ieee754_rem_pio2f+0x254>
 800eed8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800eedc:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800eee0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800eee4:	ed84 7a00 	vstr	s14, [r4]
 800eee8:	e7bc      	b.n	800ee64 <__ieee754_rem_pio2f+0x104>
 800eeea:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800eeee:	d306      	bcc.n	800eefe <__ieee754_rem_pio2f+0x19e>
 800eef0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800eef4:	edc0 7a01 	vstr	s15, [r0, #4]
 800eef8:	edc0 7a00 	vstr	s15, [r0]
 800eefc:	e73e      	b.n	800ed7c <__ieee754_rem_pio2f+0x1c>
 800eefe:	15ea      	asrs	r2, r5, #23
 800ef00:	3a86      	subs	r2, #134	@ 0x86
 800ef02:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ef06:	ee07 3a90 	vmov	s15, r3
 800ef0a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ef0e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800efb8 <__ieee754_rem_pio2f+0x258>
 800ef12:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ef16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ef1a:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ef1e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ef22:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ef26:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ef2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ef2e:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ef32:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ef36:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ef3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef3e:	edcd 7a05 	vstr	s15, [sp, #20]
 800ef42:	d11e      	bne.n	800ef82 <__ieee754_rem_pio2f+0x222>
 800ef44:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ef48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef4c:	bf0c      	ite	eq
 800ef4e:	2301      	moveq	r3, #1
 800ef50:	2302      	movne	r3, #2
 800ef52:	491a      	ldr	r1, [pc, #104]	@ (800efbc <__ieee754_rem_pio2f+0x25c>)
 800ef54:	9101      	str	r1, [sp, #4]
 800ef56:	2102      	movs	r1, #2
 800ef58:	9100      	str	r1, [sp, #0]
 800ef5a:	a803      	add	r0, sp, #12
 800ef5c:	4621      	mov	r1, r4
 800ef5e:	f000 f837 	bl	800efd0 <__kernel_rem_pio2f>
 800ef62:	2e00      	cmp	r6, #0
 800ef64:	f6bf af2f 	bge.w	800edc6 <__ieee754_rem_pio2f+0x66>
 800ef68:	edd4 7a00 	vldr	s15, [r4]
 800ef6c:	eef1 7a67 	vneg.f32	s15, s15
 800ef70:	edc4 7a00 	vstr	s15, [r4]
 800ef74:	edd4 7a01 	vldr	s15, [r4, #4]
 800ef78:	eef1 7a67 	vneg.f32	s15, s15
 800ef7c:	edc4 7a01 	vstr	s15, [r4, #4]
 800ef80:	e782      	b.n	800ee88 <__ieee754_rem_pio2f+0x128>
 800ef82:	2303      	movs	r3, #3
 800ef84:	e7e5      	b.n	800ef52 <__ieee754_rem_pio2f+0x1f2>
 800ef86:	bf00      	nop
 800ef88:	3f490fd8 	.word	0x3f490fd8
 800ef8c:	4016cbe3 	.word	0x4016cbe3
 800ef90:	3fc90f80 	.word	0x3fc90f80
 800ef94:	3fc90fd0 	.word	0x3fc90fd0
 800ef98:	37354400 	.word	0x37354400
 800ef9c:	37354443 	.word	0x37354443
 800efa0:	2e85a308 	.word	0x2e85a308
 800efa4:	43490f80 	.word	0x43490f80
 800efa8:	3f22f984 	.word	0x3f22f984
 800efac:	0800fb38 	.word	0x0800fb38
 800efb0:	2e85a300 	.word	0x2e85a300
 800efb4:	248d3132 	.word	0x248d3132
 800efb8:	43800000 	.word	0x43800000
 800efbc:	0800fbb8 	.word	0x0800fbb8

0800efc0 <fabsf>:
 800efc0:	ee10 3a10 	vmov	r3, s0
 800efc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800efc8:	ee00 3a10 	vmov	s0, r3
 800efcc:	4770      	bx	lr
	...

0800efd0 <__kernel_rem_pio2f>:
 800efd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efd4:	ed2d 8b04 	vpush	{d8-d9}
 800efd8:	b0d9      	sub	sp, #356	@ 0x164
 800efda:	4690      	mov	r8, r2
 800efdc:	9001      	str	r0, [sp, #4]
 800efde:	4ab6      	ldr	r2, [pc, #728]	@ (800f2b8 <__kernel_rem_pio2f+0x2e8>)
 800efe0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800efe2:	f118 0f04 	cmn.w	r8, #4
 800efe6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800efea:	460f      	mov	r7, r1
 800efec:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800eff0:	db26      	blt.n	800f040 <__kernel_rem_pio2f+0x70>
 800eff2:	f1b8 0203 	subs.w	r2, r8, #3
 800eff6:	bf48      	it	mi
 800eff8:	f108 0204 	addmi.w	r2, r8, #4
 800effc:	10d2      	asrs	r2, r2, #3
 800effe:	1c55      	adds	r5, r2, #1
 800f000:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f002:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800f2c8 <__kernel_rem_pio2f+0x2f8>
 800f006:	00e8      	lsls	r0, r5, #3
 800f008:	eba2 060b 	sub.w	r6, r2, fp
 800f00c:	9002      	str	r0, [sp, #8]
 800f00e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800f012:	eb0a 0c0b 	add.w	ip, sl, fp
 800f016:	ac1c      	add	r4, sp, #112	@ 0x70
 800f018:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800f01c:	2000      	movs	r0, #0
 800f01e:	4560      	cmp	r0, ip
 800f020:	dd10      	ble.n	800f044 <__kernel_rem_pio2f+0x74>
 800f022:	a91c      	add	r1, sp, #112	@ 0x70
 800f024:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800f028:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800f02c:	2600      	movs	r6, #0
 800f02e:	4556      	cmp	r6, sl
 800f030:	dc24      	bgt.n	800f07c <__kernel_rem_pio2f+0xac>
 800f032:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f036:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800f2c8 <__kernel_rem_pio2f+0x2f8>
 800f03a:	4684      	mov	ip, r0
 800f03c:	2400      	movs	r4, #0
 800f03e:	e016      	b.n	800f06e <__kernel_rem_pio2f+0x9e>
 800f040:	2200      	movs	r2, #0
 800f042:	e7dc      	b.n	800effe <__kernel_rem_pio2f+0x2e>
 800f044:	42c6      	cmn	r6, r0
 800f046:	bf5d      	ittte	pl
 800f048:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800f04c:	ee07 1a90 	vmovpl	s15, r1
 800f050:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800f054:	eef0 7a47 	vmovmi.f32	s15, s14
 800f058:	ece4 7a01 	vstmia	r4!, {s15}
 800f05c:	3001      	adds	r0, #1
 800f05e:	e7de      	b.n	800f01e <__kernel_rem_pio2f+0x4e>
 800f060:	ecfe 6a01 	vldmia	lr!, {s13}
 800f064:	ed3c 7a01 	vldmdb	ip!, {s14}
 800f068:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f06c:	3401      	adds	r4, #1
 800f06e:	455c      	cmp	r4, fp
 800f070:	ddf6      	ble.n	800f060 <__kernel_rem_pio2f+0x90>
 800f072:	ece9 7a01 	vstmia	r9!, {s15}
 800f076:	3601      	adds	r6, #1
 800f078:	3004      	adds	r0, #4
 800f07a:	e7d8      	b.n	800f02e <__kernel_rem_pio2f+0x5e>
 800f07c:	a908      	add	r1, sp, #32
 800f07e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f082:	9104      	str	r1, [sp, #16]
 800f084:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f086:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800f2c4 <__kernel_rem_pio2f+0x2f4>
 800f08a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800f2c0 <__kernel_rem_pio2f+0x2f0>
 800f08e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800f092:	9203      	str	r2, [sp, #12]
 800f094:	4654      	mov	r4, sl
 800f096:	00a2      	lsls	r2, r4, #2
 800f098:	9205      	str	r2, [sp, #20]
 800f09a:	aa58      	add	r2, sp, #352	@ 0x160
 800f09c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800f0a0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800f0a4:	a944      	add	r1, sp, #272	@ 0x110
 800f0a6:	aa08      	add	r2, sp, #32
 800f0a8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800f0ac:	4694      	mov	ip, r2
 800f0ae:	4626      	mov	r6, r4
 800f0b0:	2e00      	cmp	r6, #0
 800f0b2:	dc4c      	bgt.n	800f14e <__kernel_rem_pio2f+0x17e>
 800f0b4:	4628      	mov	r0, r5
 800f0b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f0ba:	f000 f9f1 	bl	800f4a0 <scalbnf>
 800f0be:	eeb0 8a40 	vmov.f32	s16, s0
 800f0c2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800f0c6:	ee28 0a00 	vmul.f32	s0, s16, s0
 800f0ca:	f000 fa4f 	bl	800f56c <floorf>
 800f0ce:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800f0d2:	eea0 8a67 	vfms.f32	s16, s0, s15
 800f0d6:	2d00      	cmp	r5, #0
 800f0d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f0dc:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800f0e0:	ee17 9a90 	vmov	r9, s15
 800f0e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f0e8:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f0ec:	dd41      	ble.n	800f172 <__kernel_rem_pio2f+0x1a2>
 800f0ee:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800f0f2:	a908      	add	r1, sp, #32
 800f0f4:	f1c5 0e08 	rsb	lr, r5, #8
 800f0f8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800f0fc:	fa46 f00e 	asr.w	r0, r6, lr
 800f100:	4481      	add	r9, r0
 800f102:	fa00 f00e 	lsl.w	r0, r0, lr
 800f106:	1a36      	subs	r6, r6, r0
 800f108:	f1c5 0007 	rsb	r0, r5, #7
 800f10c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800f110:	4106      	asrs	r6, r0
 800f112:	2e00      	cmp	r6, #0
 800f114:	dd3c      	ble.n	800f190 <__kernel_rem_pio2f+0x1c0>
 800f116:	f04f 0e00 	mov.w	lr, #0
 800f11a:	f109 0901 	add.w	r9, r9, #1
 800f11e:	4670      	mov	r0, lr
 800f120:	4574      	cmp	r4, lr
 800f122:	dc68      	bgt.n	800f1f6 <__kernel_rem_pio2f+0x226>
 800f124:	2d00      	cmp	r5, #0
 800f126:	dd03      	ble.n	800f130 <__kernel_rem_pio2f+0x160>
 800f128:	2d01      	cmp	r5, #1
 800f12a:	d074      	beq.n	800f216 <__kernel_rem_pio2f+0x246>
 800f12c:	2d02      	cmp	r5, #2
 800f12e:	d07d      	beq.n	800f22c <__kernel_rem_pio2f+0x25c>
 800f130:	2e02      	cmp	r6, #2
 800f132:	d12d      	bne.n	800f190 <__kernel_rem_pio2f+0x1c0>
 800f134:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f138:	ee30 8a48 	vsub.f32	s16, s0, s16
 800f13c:	b340      	cbz	r0, 800f190 <__kernel_rem_pio2f+0x1c0>
 800f13e:	4628      	mov	r0, r5
 800f140:	9306      	str	r3, [sp, #24]
 800f142:	f000 f9ad 	bl	800f4a0 <scalbnf>
 800f146:	9b06      	ldr	r3, [sp, #24]
 800f148:	ee38 8a40 	vsub.f32	s16, s16, s0
 800f14c:	e020      	b.n	800f190 <__kernel_rem_pio2f+0x1c0>
 800f14e:	ee60 7a28 	vmul.f32	s15, s0, s17
 800f152:	3e01      	subs	r6, #1
 800f154:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f15c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800f160:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f164:	ecac 0a01 	vstmia	ip!, {s0}
 800f168:	ed30 0a01 	vldmdb	r0!, {s0}
 800f16c:	ee37 0a80 	vadd.f32	s0, s15, s0
 800f170:	e79e      	b.n	800f0b0 <__kernel_rem_pio2f+0xe0>
 800f172:	d105      	bne.n	800f180 <__kernel_rem_pio2f+0x1b0>
 800f174:	1e60      	subs	r0, r4, #1
 800f176:	a908      	add	r1, sp, #32
 800f178:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800f17c:	11f6      	asrs	r6, r6, #7
 800f17e:	e7c8      	b.n	800f112 <__kernel_rem_pio2f+0x142>
 800f180:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f184:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f18c:	da31      	bge.n	800f1f2 <__kernel_rem_pio2f+0x222>
 800f18e:	2600      	movs	r6, #0
 800f190:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f198:	f040 8098 	bne.w	800f2cc <__kernel_rem_pio2f+0x2fc>
 800f19c:	1e60      	subs	r0, r4, #1
 800f19e:	2200      	movs	r2, #0
 800f1a0:	4550      	cmp	r0, sl
 800f1a2:	da4b      	bge.n	800f23c <__kernel_rem_pio2f+0x26c>
 800f1a4:	2a00      	cmp	r2, #0
 800f1a6:	d065      	beq.n	800f274 <__kernel_rem_pio2f+0x2a4>
 800f1a8:	3c01      	subs	r4, #1
 800f1aa:	ab08      	add	r3, sp, #32
 800f1ac:	3d08      	subs	r5, #8
 800f1ae:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d0f8      	beq.n	800f1a8 <__kernel_rem_pio2f+0x1d8>
 800f1b6:	4628      	mov	r0, r5
 800f1b8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f1bc:	f000 f970 	bl	800f4a0 <scalbnf>
 800f1c0:	1c63      	adds	r3, r4, #1
 800f1c2:	aa44      	add	r2, sp, #272	@ 0x110
 800f1c4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f2c4 <__kernel_rem_pio2f+0x2f4>
 800f1c8:	0099      	lsls	r1, r3, #2
 800f1ca:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f1ce:	4623      	mov	r3, r4
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	f280 80a9 	bge.w	800f328 <__kernel_rem_pio2f+0x358>
 800f1d6:	4623      	mov	r3, r4
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	f2c0 80c7 	blt.w	800f36c <__kernel_rem_pio2f+0x39c>
 800f1de:	aa44      	add	r2, sp, #272	@ 0x110
 800f1e0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800f1e4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800f2bc <__kernel_rem_pio2f+0x2ec>
 800f1e8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800f2c8 <__kernel_rem_pio2f+0x2f8>
 800f1ec:	2000      	movs	r0, #0
 800f1ee:	1ae2      	subs	r2, r4, r3
 800f1f0:	e0b1      	b.n	800f356 <__kernel_rem_pio2f+0x386>
 800f1f2:	2602      	movs	r6, #2
 800f1f4:	e78f      	b.n	800f116 <__kernel_rem_pio2f+0x146>
 800f1f6:	f852 1b04 	ldr.w	r1, [r2], #4
 800f1fa:	b948      	cbnz	r0, 800f210 <__kernel_rem_pio2f+0x240>
 800f1fc:	b121      	cbz	r1, 800f208 <__kernel_rem_pio2f+0x238>
 800f1fe:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800f202:	f842 1c04 	str.w	r1, [r2, #-4]
 800f206:	2101      	movs	r1, #1
 800f208:	f10e 0e01 	add.w	lr, lr, #1
 800f20c:	4608      	mov	r0, r1
 800f20e:	e787      	b.n	800f120 <__kernel_rem_pio2f+0x150>
 800f210:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800f214:	e7f5      	b.n	800f202 <__kernel_rem_pio2f+0x232>
 800f216:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800f21a:	aa08      	add	r2, sp, #32
 800f21c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f220:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f224:	a908      	add	r1, sp, #32
 800f226:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800f22a:	e781      	b.n	800f130 <__kernel_rem_pio2f+0x160>
 800f22c:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 800f230:	aa08      	add	r2, sp, #32
 800f232:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f236:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800f23a:	e7f3      	b.n	800f224 <__kernel_rem_pio2f+0x254>
 800f23c:	a908      	add	r1, sp, #32
 800f23e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800f242:	3801      	subs	r0, #1
 800f244:	430a      	orrs	r2, r1
 800f246:	e7ab      	b.n	800f1a0 <__kernel_rem_pio2f+0x1d0>
 800f248:	3201      	adds	r2, #1
 800f24a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800f24e:	2e00      	cmp	r6, #0
 800f250:	d0fa      	beq.n	800f248 <__kernel_rem_pio2f+0x278>
 800f252:	9905      	ldr	r1, [sp, #20]
 800f254:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800f258:	eb0d 0001 	add.w	r0, sp, r1
 800f25c:	18e6      	adds	r6, r4, r3
 800f25e:	a91c      	add	r1, sp, #112	@ 0x70
 800f260:	f104 0c01 	add.w	ip, r4, #1
 800f264:	384c      	subs	r0, #76	@ 0x4c
 800f266:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800f26a:	4422      	add	r2, r4
 800f26c:	4562      	cmp	r2, ip
 800f26e:	da04      	bge.n	800f27a <__kernel_rem_pio2f+0x2aa>
 800f270:	4614      	mov	r4, r2
 800f272:	e710      	b.n	800f096 <__kernel_rem_pio2f+0xc6>
 800f274:	9804      	ldr	r0, [sp, #16]
 800f276:	2201      	movs	r2, #1
 800f278:	e7e7      	b.n	800f24a <__kernel_rem_pio2f+0x27a>
 800f27a:	9903      	ldr	r1, [sp, #12]
 800f27c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f280:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800f284:	9105      	str	r1, [sp, #20]
 800f286:	ee07 1a90 	vmov	s15, r1
 800f28a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f28e:	2400      	movs	r4, #0
 800f290:	ece6 7a01 	vstmia	r6!, {s15}
 800f294:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800f2c8 <__kernel_rem_pio2f+0x2f8>
 800f298:	46b1      	mov	r9, r6
 800f29a:	455c      	cmp	r4, fp
 800f29c:	dd04      	ble.n	800f2a8 <__kernel_rem_pio2f+0x2d8>
 800f29e:	ece0 7a01 	vstmia	r0!, {s15}
 800f2a2:	f10c 0c01 	add.w	ip, ip, #1
 800f2a6:	e7e1      	b.n	800f26c <__kernel_rem_pio2f+0x29c>
 800f2a8:	ecfe 6a01 	vldmia	lr!, {s13}
 800f2ac:	ed39 7a01 	vldmdb	r9!, {s14}
 800f2b0:	3401      	adds	r4, #1
 800f2b2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f2b6:	e7f0      	b.n	800f29a <__kernel_rem_pio2f+0x2ca>
 800f2b8:	0800fefc 	.word	0x0800fefc
 800f2bc:	0800fed0 	.word	0x0800fed0
 800f2c0:	43800000 	.word	0x43800000
 800f2c4:	3b800000 	.word	0x3b800000
 800f2c8:	00000000 	.word	0x00000000
 800f2cc:	9b02      	ldr	r3, [sp, #8]
 800f2ce:	eeb0 0a48 	vmov.f32	s0, s16
 800f2d2:	eba3 0008 	sub.w	r0, r3, r8
 800f2d6:	f000 f8e3 	bl	800f4a0 <scalbnf>
 800f2da:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800f2c0 <__kernel_rem_pio2f+0x2f0>
 800f2de:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f2e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2e6:	db19      	blt.n	800f31c <__kernel_rem_pio2f+0x34c>
 800f2e8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f2c4 <__kernel_rem_pio2f+0x2f4>
 800f2ec:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f2f0:	aa08      	add	r2, sp, #32
 800f2f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f2f6:	3508      	adds	r5, #8
 800f2f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f2fc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f300:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f304:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f308:	ee10 3a10 	vmov	r3, s0
 800f30c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f310:	ee17 3a90 	vmov	r3, s15
 800f314:	3401      	adds	r4, #1
 800f316:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f31a:	e74c      	b.n	800f1b6 <__kernel_rem_pio2f+0x1e6>
 800f31c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f320:	aa08      	add	r2, sp, #32
 800f322:	ee10 3a10 	vmov	r3, s0
 800f326:	e7f6      	b.n	800f316 <__kernel_rem_pio2f+0x346>
 800f328:	a808      	add	r0, sp, #32
 800f32a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f32e:	9001      	str	r0, [sp, #4]
 800f330:	ee07 0a90 	vmov	s15, r0
 800f334:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f338:	3b01      	subs	r3, #1
 800f33a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f33e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f342:	ed62 7a01 	vstmdb	r2!, {s15}
 800f346:	e743      	b.n	800f1d0 <__kernel_rem_pio2f+0x200>
 800f348:	ecfc 6a01 	vldmia	ip!, {s13}
 800f34c:	ecb5 7a01 	vldmia	r5!, {s14}
 800f350:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f354:	3001      	adds	r0, #1
 800f356:	4550      	cmp	r0, sl
 800f358:	dc01      	bgt.n	800f35e <__kernel_rem_pio2f+0x38e>
 800f35a:	4290      	cmp	r0, r2
 800f35c:	ddf4      	ble.n	800f348 <__kernel_rem_pio2f+0x378>
 800f35e:	a858      	add	r0, sp, #352	@ 0x160
 800f360:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f364:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800f368:	3b01      	subs	r3, #1
 800f36a:	e735      	b.n	800f1d8 <__kernel_rem_pio2f+0x208>
 800f36c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f36e:	2b02      	cmp	r3, #2
 800f370:	dc09      	bgt.n	800f386 <__kernel_rem_pio2f+0x3b6>
 800f372:	2b00      	cmp	r3, #0
 800f374:	dc27      	bgt.n	800f3c6 <__kernel_rem_pio2f+0x3f6>
 800f376:	d040      	beq.n	800f3fa <__kernel_rem_pio2f+0x42a>
 800f378:	f009 0007 	and.w	r0, r9, #7
 800f37c:	b059      	add	sp, #356	@ 0x164
 800f37e:	ecbd 8b04 	vpop	{d8-d9}
 800f382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f386:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f388:	2b03      	cmp	r3, #3
 800f38a:	d1f5      	bne.n	800f378 <__kernel_rem_pio2f+0x3a8>
 800f38c:	aa30      	add	r2, sp, #192	@ 0xc0
 800f38e:	1f0b      	subs	r3, r1, #4
 800f390:	4413      	add	r3, r2
 800f392:	461a      	mov	r2, r3
 800f394:	4620      	mov	r0, r4
 800f396:	2800      	cmp	r0, #0
 800f398:	dc50      	bgt.n	800f43c <__kernel_rem_pio2f+0x46c>
 800f39a:	4622      	mov	r2, r4
 800f39c:	2a01      	cmp	r2, #1
 800f39e:	dc5d      	bgt.n	800f45c <__kernel_rem_pio2f+0x48c>
 800f3a0:	ab30      	add	r3, sp, #192	@ 0xc0
 800f3a2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800f2c8 <__kernel_rem_pio2f+0x2f8>
 800f3a6:	440b      	add	r3, r1
 800f3a8:	2c01      	cmp	r4, #1
 800f3aa:	dc67      	bgt.n	800f47c <__kernel_rem_pio2f+0x4ac>
 800f3ac:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800f3b0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800f3b4:	2e00      	cmp	r6, #0
 800f3b6:	d167      	bne.n	800f488 <__kernel_rem_pio2f+0x4b8>
 800f3b8:	edc7 6a00 	vstr	s13, [r7]
 800f3bc:	ed87 7a01 	vstr	s14, [r7, #4]
 800f3c0:	edc7 7a02 	vstr	s15, [r7, #8]
 800f3c4:	e7d8      	b.n	800f378 <__kernel_rem_pio2f+0x3a8>
 800f3c6:	ab30      	add	r3, sp, #192	@ 0xc0
 800f3c8:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800f2c8 <__kernel_rem_pio2f+0x2f8>
 800f3cc:	440b      	add	r3, r1
 800f3ce:	4622      	mov	r2, r4
 800f3d0:	2a00      	cmp	r2, #0
 800f3d2:	da24      	bge.n	800f41e <__kernel_rem_pio2f+0x44e>
 800f3d4:	b34e      	cbz	r6, 800f42a <__kernel_rem_pio2f+0x45a>
 800f3d6:	eef1 7a47 	vneg.f32	s15, s14
 800f3da:	edc7 7a00 	vstr	s15, [r7]
 800f3de:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800f3e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f3e6:	aa31      	add	r2, sp, #196	@ 0xc4
 800f3e8:	2301      	movs	r3, #1
 800f3ea:	429c      	cmp	r4, r3
 800f3ec:	da20      	bge.n	800f430 <__kernel_rem_pio2f+0x460>
 800f3ee:	b10e      	cbz	r6, 800f3f4 <__kernel_rem_pio2f+0x424>
 800f3f0:	eef1 7a67 	vneg.f32	s15, s15
 800f3f4:	edc7 7a01 	vstr	s15, [r7, #4]
 800f3f8:	e7be      	b.n	800f378 <__kernel_rem_pio2f+0x3a8>
 800f3fa:	ab30      	add	r3, sp, #192	@ 0xc0
 800f3fc:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f2c8 <__kernel_rem_pio2f+0x2f8>
 800f400:	440b      	add	r3, r1
 800f402:	2c00      	cmp	r4, #0
 800f404:	da05      	bge.n	800f412 <__kernel_rem_pio2f+0x442>
 800f406:	b10e      	cbz	r6, 800f40c <__kernel_rem_pio2f+0x43c>
 800f408:	eef1 7a67 	vneg.f32	s15, s15
 800f40c:	edc7 7a00 	vstr	s15, [r7]
 800f410:	e7b2      	b.n	800f378 <__kernel_rem_pio2f+0x3a8>
 800f412:	ed33 7a01 	vldmdb	r3!, {s14}
 800f416:	3c01      	subs	r4, #1
 800f418:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f41c:	e7f1      	b.n	800f402 <__kernel_rem_pio2f+0x432>
 800f41e:	ed73 7a01 	vldmdb	r3!, {s15}
 800f422:	3a01      	subs	r2, #1
 800f424:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f428:	e7d2      	b.n	800f3d0 <__kernel_rem_pio2f+0x400>
 800f42a:	eef0 7a47 	vmov.f32	s15, s14
 800f42e:	e7d4      	b.n	800f3da <__kernel_rem_pio2f+0x40a>
 800f430:	ecb2 7a01 	vldmia	r2!, {s14}
 800f434:	3301      	adds	r3, #1
 800f436:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f43a:	e7d6      	b.n	800f3ea <__kernel_rem_pio2f+0x41a>
 800f43c:	ed72 7a01 	vldmdb	r2!, {s15}
 800f440:	edd2 6a01 	vldr	s13, [r2, #4]
 800f444:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f448:	3801      	subs	r0, #1
 800f44a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f44e:	ed82 7a00 	vstr	s14, [r2]
 800f452:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f456:	edc2 7a01 	vstr	s15, [r2, #4]
 800f45a:	e79c      	b.n	800f396 <__kernel_rem_pio2f+0x3c6>
 800f45c:	ed73 7a01 	vldmdb	r3!, {s15}
 800f460:	edd3 6a01 	vldr	s13, [r3, #4]
 800f464:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f468:	3a01      	subs	r2, #1
 800f46a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f46e:	ed83 7a00 	vstr	s14, [r3]
 800f472:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f476:	edc3 7a01 	vstr	s15, [r3, #4]
 800f47a:	e78f      	b.n	800f39c <__kernel_rem_pio2f+0x3cc>
 800f47c:	ed33 7a01 	vldmdb	r3!, {s14}
 800f480:	3c01      	subs	r4, #1
 800f482:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f486:	e78f      	b.n	800f3a8 <__kernel_rem_pio2f+0x3d8>
 800f488:	eef1 6a66 	vneg.f32	s13, s13
 800f48c:	eeb1 7a47 	vneg.f32	s14, s14
 800f490:	edc7 6a00 	vstr	s13, [r7]
 800f494:	ed87 7a01 	vstr	s14, [r7, #4]
 800f498:	eef1 7a67 	vneg.f32	s15, s15
 800f49c:	e790      	b.n	800f3c0 <__kernel_rem_pio2f+0x3f0>
 800f49e:	bf00      	nop

0800f4a0 <scalbnf>:
 800f4a0:	ee10 3a10 	vmov	r3, s0
 800f4a4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f4a8:	d02b      	beq.n	800f502 <scalbnf+0x62>
 800f4aa:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f4ae:	d302      	bcc.n	800f4b6 <scalbnf+0x16>
 800f4b0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f4b4:	4770      	bx	lr
 800f4b6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f4ba:	d123      	bne.n	800f504 <scalbnf+0x64>
 800f4bc:	4b24      	ldr	r3, [pc, #144]	@ (800f550 <scalbnf+0xb0>)
 800f4be:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800f554 <scalbnf+0xb4>
 800f4c2:	4298      	cmp	r0, r3
 800f4c4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f4c8:	db17      	blt.n	800f4fa <scalbnf+0x5a>
 800f4ca:	ee10 3a10 	vmov	r3, s0
 800f4ce:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f4d2:	3a19      	subs	r2, #25
 800f4d4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800f4d8:	4288      	cmp	r0, r1
 800f4da:	dd15      	ble.n	800f508 <scalbnf+0x68>
 800f4dc:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f558 <scalbnf+0xb8>
 800f4e0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800f55c <scalbnf+0xbc>
 800f4e4:	ee10 3a10 	vmov	r3, s0
 800f4e8:	eeb0 7a67 	vmov.f32	s14, s15
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	bfb8      	it	lt
 800f4f0:	eef0 7a66 	vmovlt.f32	s15, s13
 800f4f4:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f4f8:	4770      	bx	lr
 800f4fa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f560 <scalbnf+0xc0>
 800f4fe:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f502:	4770      	bx	lr
 800f504:	0dd2      	lsrs	r2, r2, #23
 800f506:	e7e5      	b.n	800f4d4 <scalbnf+0x34>
 800f508:	4410      	add	r0, r2
 800f50a:	28fe      	cmp	r0, #254	@ 0xfe
 800f50c:	dce6      	bgt.n	800f4dc <scalbnf+0x3c>
 800f50e:	2800      	cmp	r0, #0
 800f510:	dd06      	ble.n	800f520 <scalbnf+0x80>
 800f512:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f516:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f51a:	ee00 3a10 	vmov	s0, r3
 800f51e:	4770      	bx	lr
 800f520:	f110 0f16 	cmn.w	r0, #22
 800f524:	da09      	bge.n	800f53a <scalbnf+0x9a>
 800f526:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800f560 <scalbnf+0xc0>
 800f52a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800f564 <scalbnf+0xc4>
 800f52e:	ee10 3a10 	vmov	r3, s0
 800f532:	eeb0 7a67 	vmov.f32	s14, s15
 800f536:	2b00      	cmp	r3, #0
 800f538:	e7d9      	b.n	800f4ee <scalbnf+0x4e>
 800f53a:	3019      	adds	r0, #25
 800f53c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f540:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f544:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f568 <scalbnf+0xc8>
 800f548:	ee07 3a90 	vmov	s15, r3
 800f54c:	e7d7      	b.n	800f4fe <scalbnf+0x5e>
 800f54e:	bf00      	nop
 800f550:	ffff3cb0 	.word	0xffff3cb0
 800f554:	4c000000 	.word	0x4c000000
 800f558:	7149f2ca 	.word	0x7149f2ca
 800f55c:	f149f2ca 	.word	0xf149f2ca
 800f560:	0da24260 	.word	0x0da24260
 800f564:	8da24260 	.word	0x8da24260
 800f568:	33000000 	.word	0x33000000

0800f56c <floorf>:
 800f56c:	ee10 3a10 	vmov	r3, s0
 800f570:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f574:	3a7f      	subs	r2, #127	@ 0x7f
 800f576:	2a16      	cmp	r2, #22
 800f578:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f57c:	dc2b      	bgt.n	800f5d6 <floorf+0x6a>
 800f57e:	2a00      	cmp	r2, #0
 800f580:	da12      	bge.n	800f5a8 <floorf+0x3c>
 800f582:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f5e8 <floorf+0x7c>
 800f586:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f58a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f58e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f592:	dd06      	ble.n	800f5a2 <floorf+0x36>
 800f594:	2b00      	cmp	r3, #0
 800f596:	da24      	bge.n	800f5e2 <floorf+0x76>
 800f598:	2900      	cmp	r1, #0
 800f59a:	4b14      	ldr	r3, [pc, #80]	@ (800f5ec <floorf+0x80>)
 800f59c:	bf08      	it	eq
 800f59e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800f5a2:	ee00 3a10 	vmov	s0, r3
 800f5a6:	4770      	bx	lr
 800f5a8:	4911      	ldr	r1, [pc, #68]	@ (800f5f0 <floorf+0x84>)
 800f5aa:	4111      	asrs	r1, r2
 800f5ac:	420b      	tst	r3, r1
 800f5ae:	d0fa      	beq.n	800f5a6 <floorf+0x3a>
 800f5b0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800f5e8 <floorf+0x7c>
 800f5b4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f5b8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f5bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5c0:	ddef      	ble.n	800f5a2 <floorf+0x36>
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	bfbe      	ittt	lt
 800f5c6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800f5ca:	fa40 f202 	asrlt.w	r2, r0, r2
 800f5ce:	189b      	addlt	r3, r3, r2
 800f5d0:	ea23 0301 	bic.w	r3, r3, r1
 800f5d4:	e7e5      	b.n	800f5a2 <floorf+0x36>
 800f5d6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f5da:	d3e4      	bcc.n	800f5a6 <floorf+0x3a>
 800f5dc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f5e0:	4770      	bx	lr
 800f5e2:	2300      	movs	r3, #0
 800f5e4:	e7dd      	b.n	800f5a2 <floorf+0x36>
 800f5e6:	bf00      	nop
 800f5e8:	7149f2ca 	.word	0x7149f2ca
 800f5ec:	bf800000 	.word	0xbf800000
 800f5f0:	007fffff 	.word	0x007fffff

0800f5f4 <_init>:
 800f5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5f6:	bf00      	nop
 800f5f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5fa:	bc08      	pop	{r3}
 800f5fc:	469e      	mov	lr, r3
 800f5fe:	4770      	bx	lr

0800f600 <_fini>:
 800f600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f602:	bf00      	nop
 800f604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f606:	bc08      	pop	{r3}
 800f608:	469e      	mov	lr, r3
 800f60a:	4770      	bx	lr
