vhdl work "digital_phase_loop.vhd"
verilog work "test_digital_loop.tfw"
verilog work "C:/Xilinx91i/verilog/src/glbl.v"
