{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737984759725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737984759726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 14:32:39 2025 " "Processing started: Mon Jan 27 14:32:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737984759726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984759726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984759726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737984762479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737984762479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_FSM-rtl " "Found design unit 1: spi_FSM-rtl" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796512 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_FSM " "Found entity 1: spi_FSM" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_core-rtl " "Found design unit 1: spi_core-rtl" {  } { { "spi_core.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_core.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796529 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_core " "Found entity 1: spi_core" {  } { { "spi_core.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_core.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_fsm-controller " "Found design unit 1: debounce_fsm-controller" {  } { { "debounce_fsm.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/debounce_fsm.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796532 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_fsm " "Found entity 1: debounce_fsm" {  } { { "debounce_fsm.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/debounce_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-controller " "Found design unit 1: fsm-controller" {  } { { "fsm.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796535 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "clock_generator.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796538 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/clock_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/lcd_controller.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796541 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/lcd_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logicfunction " "Found design unit 1: top-logicfunction" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796544 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737984796544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796544 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/debounce_fsm.vhd " "Can't analyze file -- file output_files/debounce_fsm.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1737984796548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737984796696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_lcd_busy top.vhd(82) " "Verilog HDL or VHDL warning at top.vhd(82): object \"w_lcd_busy\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737984796704 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_led1 top.vhd(89) " "VHDL Signal Declaration warning at top.vhd(89): used implicit default value for signal \"w_led1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737984796705 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_led2 top.vhd(90) " "VHDL Signal Declaration warning at top.vhd(90): used implicit default value for signal \"w_led2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737984796705 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_sw0 top.vhd(93) " "Verilog HDL or VHDL warning at top.vhd(93): object \"w_sw0\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737984796705 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_btn4 top.vhd(111) " "VHDL Signal Declaration warning at top.vhd(111): used explicit default value for signal \"w_btn4\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737984796706 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_btn5 top.vhd(112) " "VHDL Signal Declaration warning at top.vhd(112): used explicit default value for signal \"w_btn5\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737984796706 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_btn6 top.vhd(113) " "VHDL Signal Declaration warning at top.vhd(113): used explicit default value for signal \"w_btn6\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 113 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737984796706 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_btn7 top.vhd(114) " "VHDL Signal Declaration warning at top.vhd(114): used explicit default value for signal \"w_btn7\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 114 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737984796706 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_btn8 top.vhd(115) " "VHDL Signal Declaration warning at top.vhd(115): used explicit default value for signal \"w_btn8\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 115 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737984796706 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_btn9 top.vhd(116) " "VHDL Signal Declaration warning at top.vhd(116): used explicit default value for signal \"w_btn9\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737984796706 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_btn_up top.vhd(119) " "VHDL Signal Declaration warning at top.vhd(119): used explicit default value for signal \"w_btn_up\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 119 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737984796706 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_btn_down top.vhd(120) " "VHDL Signal Declaration warning at top.vhd(120): used explicit default value for signal \"w_btn_down\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 120 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737984796706 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_btn_r top.vhd(121) " "VHDL Signal Declaration warning at top.vhd(121): used explicit default value for signal \"w_btn_r\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 121 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737984796706 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_btn_l top.vhd(122) " "VHDL Signal Declaration warning at top.vhd(122): used explicit default value for signal \"w_btn_l\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 122 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737984796707 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:main_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:main_fsm\"" {  } { { "top.vhd" "main_fsm" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737984796743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_fsm debounce_fsm:btn_controller " "Elaborating entity \"debounce_fsm\" for hierarchy \"debounce_fsm:btn_controller\"" {  } { { "top.vhd" "btn_controller" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737984796779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:lcd_controller " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:lcd_controller\"" {  } { { "top.vhd" "lcd_controller" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737984796803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_FSM spi_FSM:spi_fsm " "Elaborating entity \"spi_FSM\" for hierarchy \"spi_FSM:spi_fsm\"" {  } { { "top.vhd" "spi_fsm" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737984796827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start spi_FSM.vhd(35) " "Verilog HDL or VHDL warning at spi_FSM.vhd(35): object \"start\" assigned a value but never read" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737984796870 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_in spi_FSM.vhd(40) " "Verilog HDL or VHDL warning at spi_FSM.vhd(40): object \"x_in\" assigned a value but never read" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737984796870 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_in spi_FSM.vhd(41) " "Verilog HDL or VHDL warning at spi_FSM.vhd(41): object \"y_in\" assigned a value but never read" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737984796870 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_in spi_FSM.vhd(42) " "Verilog HDL or VHDL warning at spi_FSM.vhd(42): object \"z_in\" assigned a value but never read" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737984796870 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x_out spi_FSM.vhd(43) " "VHDL Signal Declaration warning at spi_FSM.vhd(43): used implicit default value for signal \"x_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737984796870 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y_out spi_FSM.vhd(44) " "VHDL Signal Declaration warning at spi_FSM.vhd(44): used implicit default value for signal \"y_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737984796870 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z_out spi_FSM.vhd(45) " "VHDL Signal Declaration warning at spi_FSM.vhd(45): used implicit default value for signal \"z_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done spi_FSM.vhd(46) " "VHDL Signal Declaration warning at spi_FSM.vhd(46): used implicit default value for signal \"done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(102) " "VHDL Process Statement warning at spi_FSM.vhd(102): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(109) " "VHDL Process Statement warning at spi_FSM.vhd(109): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(115) " "VHDL Process Statement warning at spi_FSM.vhd(115): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(122) " "VHDL Process Statement warning at spi_FSM.vhd(122): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(129) " "VHDL Process Statement warning at spi_FSM.vhd(129): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done spi_FSM.vhd(139) " "VHDL Process Statement warning at spi_FSM.vhd(139): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_out spi_FSM.vhd(151) " "VHDL Process Statement warning at spi_FSM.vhd(151): signal \"x_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_out spi_FSM.vhd(157) " "VHDL Process Statement warning at spi_FSM.vhd(157): signal \"y_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out spi_FSM.vhd(163) " "VHDL Process Statement warning at spi_FSM.vhd(163): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataIn spi_FSM.vhd(88) " "VHDL Process Statement warning at spi_FSM.vhd(88): inferring latch(es) for signal or variable \"dataIn\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737984796871 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[0\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[0\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[1\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[1\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[2\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[2\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[3\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[3\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[4\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[4\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[5\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[5\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[6\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[6\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[7\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[7\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[8\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[8\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[9\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[9\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[10\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[10\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[11\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[11\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[12\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[12\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[13\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[13\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[14\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[14\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796872 "|top|spi_FSM:spi_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[15\] spi_FSM.vhd(88) " "Inferred latch for \"dataIn\[15\]\" at spi_FSM.vhd(88)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984796873 "|top|spi_FSM:spi_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_core spi_FSM:spi_fsm\|spi_core:spi " "Elaborating entity \"spi_core\" for hierarchy \"spi_FSM:spi_fsm\|spi_core:spi\"" {  } { { "spi_FSM.vhd" "spi" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/spi_FSM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737984796873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:tim_1Hz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:tim_1Hz\"" {  } { { "top.vhd" "tim_1Hz" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737984796897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:tim_100kHz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:tim_100kHz\"" {  } { { "top.vhd" "tim_100kHz" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737984796919 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIN_AA26 " "bidirectional pin \"PIN_AA26\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737984798213 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIN_AB26 " "bidirectional pin \"PIN_AB26\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737984798213 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1737984798213 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "PIN_AA11 GND pin " "The pin \"PIN_AA11\" is fed by GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1737984798213 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1737984798213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737984798473 "|top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737984798473 "|top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCB_RW GND " "Pin \"PCB_RW\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737984798473 "|top|PCB_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[6\] GND " "Pin \"DB\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737984798473 "|top|DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[7\] GND " "Pin \"DB\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737984798473 "|top|DB[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737984798473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737984798596 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737984799063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737984799588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737984799588 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737984799968 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737984799968 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737984799968 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.vhd" "" { Text "C:/Users/stefa/OneDrive/Desktop/FPGA_project_Molari_Kretinin/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737984799968 "|top|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737984799968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "386 " "Implemented 386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737984799972 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737984799972 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737984799972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "359 " "Implemented 359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737984799972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737984799972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737984800009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 14:33:20 2025 " "Processing ended: Mon Jan 27 14:33:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737984800009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737984800009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737984800009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737984800009 ""}
