{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757705095087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757705095087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 13 05:24:55 2025 " "Processing started: Sat Sep 13 05:24:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757705095087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705095087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705095088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757705095256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757705095256 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "altclkctrl.qsys " "Elaborating Platform Designer system entity \"altclkctrl.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705100563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:25:02 Progress: Loading FPGACode/altclkctrl.qsys " "2025.09.13.05:25:02 Progress: Loading FPGACode/altclkctrl.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705102625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:25:03 Progress: Reading input file " "2025.09.13.05:25:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705103389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:25:03 Progress: Adding altclkctrl_0 \[altclkctrl 24.1\] " "2025.09.13.05:25:03 Progress: Adding altclkctrl_0 \[altclkctrl 24.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705103412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:25:03 Progress: Parameterizing module altclkctrl_0 " "2025.09.13.05:25:03 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705103536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:25:03 Progress: Building connections " "2025.09.13.05:25:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705103537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:25:03 Progress: Parameterizing connections " "2025.09.13.05:25:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705103537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:25:03 Progress: Validating " "2025.09.13.05:25:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705103545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:25:03 Progress: Done reading input file " "2025.09.13.05:25:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705103874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:25:04 : altclkctrl.altclkctrl_0: Targeting device family: Cyclone IV E. " "2025.09.13.05:25:04 : altclkctrl.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705104568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:25:04 : altclkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2025.09.13.05:25:04 : altclkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705104568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl: Generating \"altclkctrl\" for QUARTUS_SYNTH " "Altclkctrl: Generating \"altclkctrl\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705104843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705106127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"altclkctrl\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"altclkctrl\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705106169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl: Done \"altclkctrl\" with 2 modules, 2 files " "Altclkctrl: Done \"altclkctrl\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705106169 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "altclkctrl.qsys " "Finished elaborating Platform Designer system entity \"altclkctrl.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705106825 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altclkctrl altclkctrl/synthesis/altclkctrl.vhd " "Entity \"altclkctrl\" obtained from \"altclkctrl/synthesis/altclkctrl.vhd\" instead of from Quartus Prime megafunction library" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 9 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1757705107095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl/synthesis/altclkctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altclkctrl/synthesis/altclkctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl-rtl " "Found design unit 1: altclkctrl-rtl" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107095 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl " "Found entity 1: altclkctrl" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_piso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_piso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_piso-rtl " "Found design unit 1: sr_piso-rtl" {  } { { "sr_piso.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107097 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_piso " "Found entity 1: sr_piso" {  } { { "sr_piso.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_eth_packet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_eth_packet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_eth_packet-SYN " "Found design unit 1: fifo_eth_packet-SYN" {  } { { "fifo_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/fifo_eth_packet.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107099 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_eth_packet " "Found entity 1: fifo_eth_packet" {  } { { "fifo_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/fifo_eth_packet.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_eth_packet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_eth_packet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_eth_packet-SYN " "Found design unit 1: ram_eth_packet-SYN" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107100 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_eth_packet " "Found entity 1: ram_eth_packet" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_main-SYN " "Found design unit 1: pll_main-SYN" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107102 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_main " "Found entity 1: pll_main" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethernet_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_switch-arch " "Found design unit 1: ethernet_switch-arch" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107103 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_switch " "Found entity 1: ethernet_switch" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eth_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_port-arch " "Found design unit 1: eth_port-arch" {  } { { "eth_port.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107105 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_port " "Found entity 1: eth_port" {  } { { "eth_port.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eth_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_tx-arch " "Found design unit 1: eth_tx-arch" {  } { { "eth_tx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107106 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_tx " "Found entity 1: eth_tx" {  } { { "eth_tx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_phy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_phy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_phy-arch " "Found design unit 1: tx_phy-arch" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107108 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_phy " "Found entity 1: tx_phy" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm_pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm_pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm_pt-arch " "Found design unit 1: tx_fsm_pt-arch" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107109 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm_pt " "Found entity 1: tx_fsm_pt" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm_axi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm_axi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm_axi-arch " "Found design unit 1: tx_fsm_axi-arch" {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107111 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm_axi " "Found entity 1: tx_fsm_axi" {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107111 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altclkctrl db/ip/altclkctrl/altclkctrl.v " "Entity \"altclkctrl\" obtained from \"db/ip/altclkctrl/altclkctrl.v\" instead of from Quartus Prime megafunction library" {  } { { "db/ip/altclkctrl/altclkctrl.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/altclkctrl.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1757705107112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/altclkctrl/altclkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/altclkctrl/altclkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl " "Found entity 1: altclkctrl" {  } { { "db/ip/altclkctrl/altclkctrl.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/altclkctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl_altclkctrl_0_sub " "Found entity 1: altclkctrl_altclkctrl_0_sub" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107132 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl_altclkctrl_0 " "Found entity 2: altclkctrl_altclkctrl_0" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet_switch " "Elaborating entity \"ethernet_switch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757705107157 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED1 ethernet_switch.vhd(15) " "VHDL Signal Declaration warning at ethernet_switch.vhd(15): used implicit default value for signal \"LED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107157 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TX ethernet_switch.vhd(18) " "VHDL Signal Declaration warning at ethernet_switch.vhd(18): used implicit default value for signal \"UART_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107157 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH0_LED_GRN ethernet_switch.vhd(23) " "VHDL Signal Declaration warning at ethernet_switch.vhd(23): used implicit default value for signal \"ETH0_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107157 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH0_LED_YEL ethernet_switch.vhd(24) " "VHDL Signal Declaration warning at ethernet_switch.vhd(24): used implicit default value for signal \"ETH0_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107157 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_TX ethernet_switch.vhd(27) " "VHDL Signal Declaration warning at ethernet_switch.vhd(27): used implicit default value for signal \"ETH1_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107157 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_TX_EN ethernet_switch.vhd(28) " "VHDL Signal Declaration warning at ethernet_switch.vhd(28): used implicit default value for signal \"ETH1_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107157 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_LED_GRN ethernet_switch.vhd(29) " "VHDL Signal Declaration warning at ethernet_switch.vhd(29): used implicit default value for signal \"ETH1_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107157 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_LED_YEL ethernet_switch.vhd(30) " "VHDL Signal Declaration warning at ethernet_switch.vhd(30): used implicit default value for signal \"ETH1_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107157 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_TX ethernet_switch.vhd(33) " "VHDL Signal Declaration warning at ethernet_switch.vhd(33): used implicit default value for signal \"ETH2_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107157 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_TX_EN ethernet_switch.vhd(34) " "VHDL Signal Declaration warning at ethernet_switch.vhd(34): used implicit default value for signal \"ETH2_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_LED_GRN ethernet_switch.vhd(35) " "VHDL Signal Declaration warning at ethernet_switch.vhd(35): used implicit default value for signal \"ETH2_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_LED_YEL ethernet_switch.vhd(36) " "VHDL Signal Declaration warning at ethernet_switch.vhd(36): used implicit default value for signal \"ETH2_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_TX ethernet_switch.vhd(39) " "VHDL Signal Declaration warning at ethernet_switch.vhd(39): used implicit default value for signal \"ETH3_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_TX_EN ethernet_switch.vhd(40) " "VHDL Signal Declaration warning at ethernet_switch.vhd(40): used implicit default value for signal \"ETH3_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_LED_GRN ethernet_switch.vhd(41) " "VHDL Signal Declaration warning at ethernet_switch.vhd(41): used implicit default value for signal \"ETH3_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_LED_YEL ethernet_switch.vhd(42) " "VHDL Signal Declaration warning at ethernet_switch.vhd(42): used implicit default value for signal \"ETH3_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_TX ethernet_switch.vhd(45) " "VHDL Signal Declaration warning at ethernet_switch.vhd(45): used implicit default value for signal \"ETH4_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_TX_EN ethernet_switch.vhd(46) " "VHDL Signal Declaration warning at ethernet_switch.vhd(46): used implicit default value for signal \"ETH4_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_LED_GRN ethernet_switch.vhd(47) " "VHDL Signal Declaration warning at ethernet_switch.vhd(47): used implicit default value for signal \"ETH4_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_LED_YEL ethernet_switch.vhd(48) " "VHDL Signal Declaration warning at ethernet_switch.vhd(48): used implicit default value for signal \"ETH4_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_clk_lock ethernet_switch.vhd(55) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(55): object \"r_clk_lock\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_tx_valid ethernet_switch.vhd(60) " "VHDL Signal Declaration warning at ethernet_switch.vhd(60): used explicit default value for signal \"r_eth0_tx_valid\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth0_tx_ready ethernet_switch.vhd(61) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(61): object \"r_eth0_tx_ready\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_tx_keep ethernet_switch.vhd(62) " "VHDL Signal Declaration warning at ethernet_switch.vhd(62): used explicit default value for signal \"r_eth0_tx_keep\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_tx_last ethernet_switch.vhd(63) " "VHDL Signal Declaration warning at ethernet_switch.vhd(63): used explicit default value for signal \"r_eth0_tx_last\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_tx_data ethernet_switch.vhd(64) " "VHDL Signal Declaration warning at ethernet_switch.vhd(64): used explicit default value for signal \"r_eth0_tx_data\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1757705107158 "|ethernet_switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pll_main pll_main:c_pll A:syn " "Elaborating entity \"pll_main\" using architecture \"A:syn\" for hierarchy \"pll_main:c_pll\"" {  } { { "ethernet_switch.vhd" "c_pll" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_main:c_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_main:c_pll\|altpll:altpll_component\"" {  } { { "pll_main.vhd" "altpll_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_main:c_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_main:c_pll\|altpll:altpll_component\"" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_main:c_pll\|altpll:altpll_component " "Instantiated megafunction \"pll_main:c_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_main " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_main\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107176 ""}  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757705107176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_main_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_main_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_main_altpll " "Found entity 1: pll_main_altpll" {  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_main_altpll pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated " "Elaborating entity \"pll_main_altpll\" for hierarchy \"pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "altclkctrl altclkctrl:c_alt_clk_ctrl A:rtl " "Elaborating entity \"altclkctrl\" using architecture \"A:rtl\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\"" {  } { { "ethernet_switch.vhd" "c_alt_clk_ctrl" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl_altclkctrl_0 altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"altclkctrl_altclkctrl_0\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "altclkctrl_0" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl_altclkctrl_0_sub altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component " "Elaborating entity \"altclkctrl_altclkctrl_0_sub\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\"" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "altclkctrl_altclkctrl_0_sub_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eth_port eth_port:c_eth0 A:arch " "Elaborating entity \"eth_port\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\"" {  } { { "ethernet_switch.vhd" "c_eth0" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eth_tx eth_port:c_eth0\|eth_tx:c_tx A:arch " "Elaborating entity \"eth_tx\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\"" {  } { { "eth_port.vhd" "c_tx" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107209 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr_data eth_tx.vhd(26) " "VHDL Signal Declaration warning at eth_tx.vhd(26): used explicit default value for signal \"r_wr_data\" because signal was never assigned a value" {  } { { "eth_tx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1757705107210 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_phy eth_port:c_eth0\|eth_tx:c_tx\|tx_phy:c_phy A:arch " "Elaborating entity \"tx_phy\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_phy:c_phy\"" {  } { { "eth_tx.vhd" "c_phy" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_eth_packet eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram A:syn " "Elaborating entity \"ram_eth_packet\" using architecture \"A:syn\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\"" {  } { { "eth_tx.vhd" "c_ram" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_eth_packet.vhd" "altsyncram_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705107249 ""}  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757705107249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bho3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bho3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bho3 " "Found entity 1: altsyncram_bho3" {  } { { "db/altsyncram_bho3.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_bho3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705107273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705107273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bho3 eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\|altsyncram_bho3:auto_generated " "Elaborating entity \"altsyncram_bho3\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\|altsyncram_bho3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sr_piso eth_port:c_eth0\|eth_tx:c_tx\|sr_piso:c_piso_sr A:rtl " "Elaborating entity \"sr_piso\" using architecture \"A:rtl\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|sr_piso:c_piso_sr\"" {  } { { "eth_tx.vhd" "c_piso_sr" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_fsm_pt eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt A:arch " "Elaborating entity \"tx_fsm_pt\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\"" {  } { { "eth_tx.vhd" "c_fsm_pt" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_fsm_axi eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_axi:c_fsm_axi A:arch " "Elaborating entity \"tx_fsm_axi\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_axi:c_fsm_axi\"" {  } { { "eth_tx.vhd" "c_fsm_axi" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107276 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "packet_valid tx_fsm_axi.vhd(12) " "VHDL Signal Declaration warning at tx_fsm_axi.vhd(12): used implicit default value for signal \"packet_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107277 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_en tx_fsm_axi.vhd(13) " "VHDL Signal Declaration warning at tx_fsm_axi.vhd(13): used implicit default value for signal \"wr_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107277 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tready tx_fsm_axi.vhd(16) " "VHDL Signal Declaration warning at tx_fsm_axi.vhd(16): used implicit default value for signal \"tready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107277 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr tx_fsm_axi.vhd(19) " "VHDL Signal Declaration warning at tx_fsm_axi.vhd(19): used implicit default value for signal \"addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705107277 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1757705107586 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1757705107586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH0_LED_GRN GND " "Pin \"ETH0_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH0_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH0_LED_YEL GND " "Pin \"ETH0_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH0_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_TX GND " "Pin \"ETH1_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH1_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_TX_EN GND " "Pin \"ETH1_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_LED_GRN GND " "Pin \"ETH1_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH1_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_LED_YEL GND " "Pin \"ETH1_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH1_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX GND " "Pin \"ETH2_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH2_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX_EN GND " "Pin \"ETH2_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH2_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_LED_GRN GND " "Pin \"ETH2_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH2_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_LED_YEL GND " "Pin \"ETH2_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH2_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_TX GND " "Pin \"ETH3_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH3_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_TX_EN GND " "Pin \"ETH3_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH3_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_LED_GRN GND " "Pin \"ETH3_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH3_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_LED_YEL GND " "Pin \"ETH3_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH3_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_TX GND " "Pin \"ETH4_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH4_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_TX_EN GND " "Pin \"ETH4_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH4_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_LED_GRN GND " "Pin \"ETH4_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH4_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_LED_YEL GND " "Pin \"ETH4_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705107648 "|ethernet_switch|ETH4_LED_YEL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1757705107648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757705107689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757705107988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705107988 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705108014 "|ethernet_switch|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705108014 "|ethernet_switch|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705108014 "|ethernet_switch|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY4 " "No output dependent on input pin \"KEY4\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705108014 "|ethernet_switch|KEY4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705108014 "|ethernet_switch|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH0_RX " "No output dependent on input pin \"ETH0_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705108014 "|ethernet_switch|ETH0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH1_RX " "No output dependent on input pin \"ETH1_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705108014 "|ethernet_switch|ETH1_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH2_RX " "No output dependent on input pin \"ETH2_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705108014 "|ethernet_switch|ETH2_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH3_RX " "No output dependent on input pin \"ETH3_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705108014 "|ethernet_switch|ETH3_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH4_RX " "No output dependent on input pin \"ETH4_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705108014 "|ethernet_switch|ETH4_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1757705108014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757705108014 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757705108014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757705108014 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1757705108014 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1757705108014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757705108014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757705108030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 13 05:25:08 2025 " "Processing ended: Sat Sep 13 05:25:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757705108030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757705108030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757705108030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705108030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1757705108939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757705108939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 13 05:25:08 2025 " "Processing started: Sat Sep 13 05:25:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757705108939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1757705108939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1757705108939 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1757705108990 ""}
{ "Info" "0" "" "Project  = FPGACode" {  } {  } 0 0 "Project  = FPGACode" 0 0 "Fitter" 0 0 1757705108990 ""}
{ "Info" "0" "" "Revision = FPGACode" {  } {  } 0 0 "Revision = FPGACode" 0 0 "Fitter" 0 0 1757705108991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1757705109022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1757705109023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGACode EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FPGACode\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1757705109027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1757705109052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1757705109052 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1757705109077 ""}  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1757705109077 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\|altsyncram_bho3:auto_generated\|ram_block1a0 " "Atom \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\|altsyncram_bho3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1757705109077 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_bho3:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1757705109077 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1757705109114 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1757705109117 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757705109166 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757705109166 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757705109166 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1757705109166 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757705109167 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757705109167 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757705109167 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757705109167 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757705109167 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1757705109167 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1757705109168 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1757705109170 ""}
{ "Info" "ISTA_SDC_FOUND" "timings.sdc " "Reading SDC File: 'timings.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1757705109381 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{c_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1757705109382 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1757705109382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1757705109382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timings.sdc 9 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at timings.sdc(9): inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757705109382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay timings.sdc 9 Argument -clock is not an object ID " "Ignored set_input_delay at timings.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_RX\] " "set_input_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_RX\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705109382 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757705109382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay timings.sdc 10 Argument -clock is not an object ID " "Ignored set_input_delay at timings.sdc(10): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_RX\] " "set_input_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_RX\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705109382 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757705109382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay timings.sdc 13 Argument -clock is not an object ID " "Ignored set_output_delay at timings.sdc(13): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_TX\] " "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_TX\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705109383 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757705109383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay timings.sdc 14 Argument -clock is not an object ID " "Ignored set_output_delay at timings.sdc(14): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_TX\] " "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_TX\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705109383 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757705109383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay timings.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at timings.sdc(17): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_TX_EN\] " "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_TX_EN\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705109383 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757705109383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay timings.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at timings.sdc(18): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_TX_EN\] " "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_TX_EN\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705109383 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757705109383 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1757705109385 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1757705109385 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757705109385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757705109385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757705109385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     main_clk " "  20.000     main_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757705109385 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1757705109385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G3 " "Automatically promoted altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1757705109400 ""}  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1757705109400 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1757705109400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|f_first_byte " "Destination node eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|f_first_byte" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1757705109400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|cnt_IFG\[0\]~10 " "Destination node eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|cnt_IFG\[0\]~10" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1757705109400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|cnt_IFG\[10\]~13 " "Destination node eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|cnt_IFG\[10\]~13" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1757705109400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|r_mem_read_req " "Destination node eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|r_mem_read_req" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1757705109400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|r_packet_length\[8\]~2 " "Destination node eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|r_packet_length\[8\]~2" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1757705109400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|r_packet_length\[0\]~3 " "Destination node eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|r_packet_length\[0\]~3" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1757705109400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|cnt_addr\[10\]~32 " "Destination node eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\|cnt_addr\[10\]~32" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1757705109400 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1757705109400 ""}  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1757705109400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1757705109512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1757705109512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1757705109512 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1757705109513 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1757705109513 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1757705109513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1757705109513 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1757705109514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1757705109527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1757705109527 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1757705109527 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757705109541 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1757705109543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1757705109834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757705109872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1757705109882 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1757705110005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757705110005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1757705110141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1757705110393 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1757705110393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1757705110420 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1757705110420 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1757705110420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757705110422 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1757705110489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1757705110498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1757705110581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1757705110581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1757705110682 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757705110888 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 Cyclone IV E " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVTTL 88 " "Pin KEY1 uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY2 3.3-V LVTTL 89 " "Pin KEY2 uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY2 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY3 3.3-V LVTTL 90 " "Pin KEY3 uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY3 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY4 3.3-V LVTTL 91 " "Pin KEY4 uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY4 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL 115 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { UART_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH0_RX 3.3-V LVTTL 77 " "Pin ETH0_RX uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH0_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH0_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH1_RX 3.3-V LVTTL 66 " "Pin ETH1_RX uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH1_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH1_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH2_RX 3.3-V LVTTL 59 " "Pin ETH2_RX uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH2_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH2_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH3_RX 3.3-V LVTTL 49 " "Pin ETH3_RX uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH3_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH3_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH4_RX 3.3-V LVTTL 33 " "Pin ETH4_RX uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH4_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH4_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL 25 " "Pin RESET uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAIN_CLK 3.3-V LVTTL 23 " "Pin MAIN_CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { MAIN_CLK } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAIN_CLK" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757705110994 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1757705110994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_Projects/Ethernet_Switch/FPGACode/output_files/FPGACode.fit.smsg " "Generated suppressed messages file G:/FPGA_Projects/Ethernet_Switch/FPGACode/output_files/FPGACode.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1757705111023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6497 " "Peak virtual memory: 6497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757705111201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 13 05:25:11 2025 " "Processing ended: Sat Sep 13 05:25:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757705111201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757705111201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757705111201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1757705111201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1757705112022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757705112023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 13 05:25:11 2025 " "Processing started: Sat Sep 13 05:25:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757705112023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1757705112023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1757705112023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1757705112158 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1757705112313 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1757705112321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757705112409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 13 05:25:12 2025 " "Processing ended: Sat Sep 13 05:25:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757705112409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757705112409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757705112409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1757705112409 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1757705113006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1757705113313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757705113314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 13 05:25:13 2025 " "Processing started: Sat Sep 13 05:25:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757705113314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1757705113314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGACode -c FPGACode " "Command: quartus_sta FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1757705113314 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1757705113368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1757705113430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1757705113430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113455 ""}
{ "Info" "ISTA_SDC_FOUND" "timings.sdc " "Reading SDC File: 'timings.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1757705113537 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{c_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1757705113538 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757705113538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1757705113538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timings.sdc 9 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at timings.sdc(9): inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757705113539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay timings.sdc 9 Argument -clock is not an object ID " "Ignored set_input_delay at timings.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_RX\] " "set_input_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_RX\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705113539 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757705113539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay timings.sdc 10 Argument -clock is not an object ID " "Ignored set_input_delay at timings.sdc(10): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_RX\] " "set_input_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_RX\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705113539 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757705113539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay timings.sdc 13 Argument -clock is not an object ID " "Ignored set_output_delay at timings.sdc(13): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_TX\] " "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_TX\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705113539 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757705113539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay timings.sdc 14 Argument -clock is not an object ID " "Ignored set_output_delay at timings.sdc(14): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_TX\] " "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_TX\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705113539 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757705113539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay timings.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at timings.sdc(17): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_TX_EN\] " "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -min 24.5 \[get_ports ETH*_TX_EN\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705113539 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757705113539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay timings.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at timings.sdc(18): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_TX_EN\] " "set_output_delay -clock inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] -max 25.5 \[get_ports ETH*_TX_EN\]" {  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757705113539 ""}  } { { "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/timings.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757705113539 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757705113541 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1757705113542 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1757705113556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.603 " "Worst-case setup slack is 1.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.603               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.603               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.452               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757705113576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757705113580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.717 " "Worst-case minimum pulse width slack is 4.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.717               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.717               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 main_clk  " "    9.858               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113581 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1757705113595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1757705113606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1757705113715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757705113760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.009 " "Worst-case setup slack is 2.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.009               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.009               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757705113779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757705113782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.716 " "Worst-case minimum pulse width slack is 4.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.716               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855               0.000 main_clk  " "    9.855               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113787 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1757705113805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757705113870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.270 " "Worst-case setup slack is 6.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.270               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.270               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757705113882 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1757705113892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.734 " "Worst-case minimum pulse width slack is 4.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 main_clk  " "    9.423               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757705113903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757705113903 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1757705114128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1757705114128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757705114181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 13 05:25:14 2025 " "Processing ended: Sat Sep 13 05:25:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757705114181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757705114181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757705114181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1757705114181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1757705115004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757705115004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 13 05:25:14 2025 " "Processing started: Sat Sep 13 05:25:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757705115004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1757705115004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1757705115004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1757705115209 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGACode.vho G:/FPGA_Projects/Ethernet_Switch/FPGACode/simulation/questa/ simulation " "Generated file FPGACode.vho in folder \"G:/FPGA_Projects/Ethernet_Switch/FPGACode/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1757705115240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757705115253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 13 05:25:15 2025 " "Processing ended: Sat Sep 13 05:25:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757705115253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757705115253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757705115253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1757705115253 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus Prime Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1757705115858 ""}
