// Seed: 368193494
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri0 id_4
);
  assign id_4 = id_2;
  assign module_1.id_9 = 0;
  parameter id_6 = -1'b0 - -1'd0;
  logic id_7;
  wire  id_8;
  id_9(
      -1
  );
  if (1) assign id_3 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3,
    output wire id_4,
    input wand id_5,
    output supply1 id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input wire id_10,
    output logic id_11,
    input wand id_12,
    output wand id_13,
    input tri id_14,
    input wire id_15,
    input supply1 id_16,
    output wand id_17,
    input wor id_18
);
  assign id_7 = -1;
  for (id_20 = 1; -1 !== id_0; id_11 = 1) parameter id_21 = 1 && 1'b0;
  module_0 modCall_1 (
      id_7,
      id_15,
      id_14,
      id_8,
      id_3
  );
endmodule
