// Seed: 3814207481
module module_0 (
    id_1,
    id_2
);
  output reg id_2;
  inout wire id_1;
  wire id_3;
  assign id_2 = 1;
  assign id_1 = id_1;
  always repeat (1) id_2 <= -1 ^ -1 ^ -1 ~^ 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd73,
    parameter id_6 = 32'd31
) (
    input  wire _id_0,
    input  tri  id_1,
    output wand id_2
);
  logic id_4 = id_0;
  assign id_4 = id_1;
  assign id_4 = id_4;
  wire id_5;
  ;
  wire  _id_6;
  logic id_7  [-1 'b0 : -1 'b0];
  always
    repeat (-1'b0 + -1 + (id_7) - -1 - id_5) begin : LABEL_0
      id_7 <= id_7;
    end
  struct packed {
    logic [id_0  ^  id_6 : 1] id_8;
    id_9 id_10;
  } id_11;
  ;
  assign id_5 = id_11;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_7
  );
  assign id_4 = id_11.id_8(-1);
  wire id_13;
endmodule
