{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 16:48:16 2024 " "Info: Processing started: Sun Apr 14 16:48:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q4 -c Q4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Q4 -c Q4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partial_full_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file partial_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Partial_Full_Adder-Behavioral " "Info: Found design unit 1: Partial_Full_Adder-Behavioral" {  } { { "Partial_Full_Adder.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q4/Partial_Full_Adder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Partial_Full_Adder " "Info: Found entity 1: Partial_Full_Adder" {  } { { "Partial_Full_Adder.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q4/Partial_Full_Adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_look_ahead.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file carry_look_ahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_Look_Ahead-structural " "Info: Found design unit 1: Carry_Look_Ahead-structural" {  } { { "Carry_Look_Ahead.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q4/Carry_Look_Ahead.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Carry_Look_Ahead " "Info: Found entity 1: Carry_Look_Ahead" {  } { { "Carry_Look_Ahead.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q4/Carry_Look_Ahead.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file carry_lookahead_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_lookahead_Generator-dataflow " "Info: Found design unit 1: Carry_lookahead_Generator-dataflow" {  } { { "Carry_lookahead_Generator.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q4/Carry_lookahead_Generator.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Carry_lookahead_Generator " "Info: Found entity 1: Carry_lookahead_Generator" {  } { { "Carry_lookahead_Generator.vhd" "" { Text "C:/users/elijah/Desktop/VHDL/Q4/Carry_lookahead_Generator.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Carry_Look_Ahead " "Info: Elaborating entity \"Carry_Look_Ahead\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Partial_Full_Adder Partial_Full_Adder:PFA0 " "Info: Elaborating entity \"Partial_Full_Adder\" for hierarchy \"Partial_Full_Adder:PFA0\"" {  } { { "Carry_Look_Ahead.vhd" "PFA0" { Text "C:/users/elijah/Desktop/VHDL/Q4/Carry_Look_Ahead.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_lookahead_Generator Carry_lookahead_Generator:CG0 " "Info: Elaborating entity \"Carry_lookahead_Generator\" for hierarchy \"Carry_lookahead_Generator:CG0\"" {  } { { "Carry_Look_Ahead.vhd" "CG0" { Text "C:/users/elijah/Desktop/VHDL/Q4/Carry_Look_Ahead.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Q4 " "Warning: Ignored assignments for entity \"Q4\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Q4 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Q4 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Q4 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Q4 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Info: Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 16:48:20 2024 " "Info: Processing ended: Sun Apr 14 16:48:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
