$date
	Thu May 30 08:10:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module smart_traffic_light_controller $end
$var wire 1 ! C $end
$var wire 1 " Clk $end
$var wire 1 # reset $end
$var wire 1 $ TS $end
$var wire 1 % TL $end
$var wire 1 & SY $end
$var wire 1 ' ST $end
$var wire 1 ( SR $end
$var wire 1 ) SG $end
$var wire 1 * MY $end
$var wire 1 + MR $end
$var wire 1 , MG $end
$upscope $end
$scope module smart_traffic_light_controller_tb $end
$var wire 1 - SY $end
$var wire 1 . ST $end
$var wire 1 / SR $end
$var wire 1 0 SG $end
$var wire 1 1 MY $end
$var wire 1 2 MR $end
$var wire 1 3 MG $end
$var reg 1 4 C $end
$var reg 1 5 Clk $end
$var reg 1 6 TL $end
$var reg 1 7 TS $end
$var reg 1 8 reset $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
18
07
06
05
04
13
02
01
00
1/
0.
0-
1,
0+
0*
0)
1(
0'
0&
x%
x$
z#
z"
z!
$end
#50000
1.
15
#100000
05
08
14
16
#150000
11
03
1.
15
#200000
05
18
04
06
#250000
01
13
15
#300000
05
08
16
17
#350000
0.
15
#400000
05
