# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/testbench_RCA.v" \
"../../../../project_2.srcs/sources_1/new/full_Add_1bit.v" \
"../../../../project_2.srcs/sources_1/new/testbench_1bit.v" \
"../../../../project_2.srcs/sources_1/new/RCA.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
