// Seed: 1027526016
module module_0;
  assign id_1 = 1;
  tri0 id_2;
  specify
    specparam id_3 = 1;
    if (1) (negedge id_4 => (id_5 +: id_2)) = (id_5, id_3 == id_4 - id_5);
    (negedge id_6 => (id_7 +: 1)) = (id_6, 1);
  endspecify
  wire id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 ();
  always @(negedge id_1) begin : LABEL_0
    #1 id_1 = 1 == id_1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
