{
  "module_name": "qedr_hsi_rdma.h",
  "hash_id": "c003b49e2ed659c00aafa4eb862089b25ed64d8968b870524cd92caba8a03bde",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/qedr/qedr_hsi_rdma.h",
  "human_readable_source": " \n#ifndef __QED_HSI_RDMA__\n#define __QED_HSI_RDMA__\n\n#include <linux/qed/rdma_common.h>\n\n \nstruct rdma_cnqe {\n\tstruct regpair\tcq_handle;\n};\n\nstruct rdma_cqe_responder {\n\tstruct regpair srq_wr_id;\n\tstruct regpair qp_handle;\n\t__le32 imm_data_or_inv_r_Key;\n\t__le32 length;\n\t__le32 imm_data_hi;\n\t__le16 rq_cons_or_srq_id;\n\tu8 flags;\n#define RDMA_CQE_RESPONDER_TOGGLE_BIT_MASK  0x1\n#define RDMA_CQE_RESPONDER_TOGGLE_BIT_SHIFT 0\n#define RDMA_CQE_RESPONDER_TYPE_MASK        0x3\n#define RDMA_CQE_RESPONDER_TYPE_SHIFT       1\n#define RDMA_CQE_RESPONDER_INV_FLG_MASK     0x1\n#define RDMA_CQE_RESPONDER_INV_FLG_SHIFT    3\n#define RDMA_CQE_RESPONDER_IMM_FLG_MASK     0x1\n#define RDMA_CQE_RESPONDER_IMM_FLG_SHIFT    4\n#define RDMA_CQE_RESPONDER_RDMA_FLG_MASK    0x1\n#define RDMA_CQE_RESPONDER_RDMA_FLG_SHIFT   5\n#define RDMA_CQE_RESPONDER_RESERVED2_MASK   0x3\n#define RDMA_CQE_RESPONDER_RESERVED2_SHIFT  6\n\tu8 status;\n};\n\nstruct rdma_cqe_requester {\n\t__le16 sq_cons;\n\t__le16 reserved0;\n\t__le32 reserved1;\n\tstruct regpair qp_handle;\n\tstruct regpair reserved2;\n\t__le32 reserved3;\n\t__le16 reserved4;\n\tu8 flags;\n#define RDMA_CQE_REQUESTER_TOGGLE_BIT_MASK  0x1\n#define RDMA_CQE_REQUESTER_TOGGLE_BIT_SHIFT 0\n#define RDMA_CQE_REQUESTER_TYPE_MASK        0x3\n#define RDMA_CQE_REQUESTER_TYPE_SHIFT       1\n#define RDMA_CQE_REQUESTER_RESERVED5_MASK   0x1F\n#define RDMA_CQE_REQUESTER_RESERVED5_SHIFT  3\n\tu8 status;\n};\n\nstruct rdma_cqe_common {\n\tstruct regpair reserved0;\n\tstruct regpair qp_handle;\n\t__le16 reserved1[7];\n\tu8 flags;\n#define RDMA_CQE_COMMON_TOGGLE_BIT_MASK  0x1\n#define RDMA_CQE_COMMON_TOGGLE_BIT_SHIFT 0\n#define RDMA_CQE_COMMON_TYPE_MASK        0x3\n#define RDMA_CQE_COMMON_TYPE_SHIFT       1\n#define RDMA_CQE_COMMON_RESERVED2_MASK   0x1F\n#define RDMA_CQE_COMMON_RESERVED2_SHIFT  3\n\tu8 status;\n};\n\n \nunion rdma_cqe {\n\tstruct rdma_cqe_responder resp;\n\tstruct rdma_cqe_requester req;\n\tstruct rdma_cqe_common cmn;\n};\n\n \nenum rdma_cqe_requester_status_enum {\n\tRDMA_CQE_REQ_STS_OK,\n\tRDMA_CQE_REQ_STS_BAD_RESPONSE_ERR,\n\tRDMA_CQE_REQ_STS_LOCAL_LENGTH_ERR,\n\tRDMA_CQE_REQ_STS_LOCAL_QP_OPERATION_ERR,\n\tRDMA_CQE_REQ_STS_LOCAL_PROTECTION_ERR,\n\tRDMA_CQE_REQ_STS_MEMORY_MGT_OPERATION_ERR,\n\tRDMA_CQE_REQ_STS_REMOTE_INVALID_REQUEST_ERR,\n\tRDMA_CQE_REQ_STS_REMOTE_ACCESS_ERR,\n\tRDMA_CQE_REQ_STS_REMOTE_OPERATION_ERR,\n\tRDMA_CQE_REQ_STS_RNR_NAK_RETRY_CNT_ERR,\n\tRDMA_CQE_REQ_STS_TRANSPORT_RETRY_CNT_ERR,\n\tRDMA_CQE_REQ_STS_WORK_REQUEST_FLUSHED_ERR,\n\tRDMA_CQE_REQ_STS_XRC_VOILATION_ERR,\n\tRDMA_CQE_REQ_STS_SIG_ERR,\n\tMAX_RDMA_CQE_REQUESTER_STATUS_ENUM\n};\n\n \nenum rdma_cqe_responder_status_enum {\n\tRDMA_CQE_RESP_STS_OK,\n\tRDMA_CQE_RESP_STS_LOCAL_ACCESS_ERR,\n\tRDMA_CQE_RESP_STS_LOCAL_LENGTH_ERR,\n\tRDMA_CQE_RESP_STS_LOCAL_QP_OPERATION_ERR,\n\tRDMA_CQE_RESP_STS_LOCAL_PROTECTION_ERR,\n\tRDMA_CQE_RESP_STS_MEMORY_MGT_OPERATION_ERR,\n\tRDMA_CQE_RESP_STS_REMOTE_INVALID_REQUEST_ERR,\n\tRDMA_CQE_RESP_STS_WORK_REQUEST_FLUSHED_ERR,\n\tMAX_RDMA_CQE_RESPONDER_STATUS_ENUM\n};\n\n \nenum rdma_cqe_type {\n\tRDMA_CQE_TYPE_REQUESTER,\n\tRDMA_CQE_TYPE_RESPONDER_RQ,\n\tRDMA_CQE_TYPE_RESPONDER_SRQ,\n\tRDMA_CQE_TYPE_RESPONDER_XRC_SRQ,\n\tRDMA_CQE_TYPE_INVALID,\n\tMAX_RDMA_CQE_TYPE\n};\n\nstruct rdma_sq_sge {\n\t__le32 length;\n\tstruct regpair\taddr;\n\t__le32 l_key;\n};\n\nstruct rdma_rq_sge {\n\tstruct regpair addr;\n\t__le32 length;\n\t__le32 flags;\n#define RDMA_RQ_SGE_L_KEY_LO_MASK   0x3FFFFFF\n#define RDMA_RQ_SGE_L_KEY_LO_SHIFT  0\n#define RDMA_RQ_SGE_NUM_SGES_MASK   0x7\n#define RDMA_RQ_SGE_NUM_SGES_SHIFT  26\n#define RDMA_RQ_SGE_L_KEY_HI_MASK   0x7\n#define RDMA_RQ_SGE_L_KEY_HI_SHIFT  29\n};\n\nstruct rdma_srq_wqe_header {\n\tstruct regpair wr_id;\n\tu8 num_sges  ;\n\tu8 reserved2[7];\n};\n\nstruct rdma_srq_sge {\n\tstruct regpair addr;\n\t__le32 length;\n\t__le32 l_key;\n};\n\nunion rdma_srq_elm {\n\tstruct rdma_srq_wqe_header header;\n\tstruct rdma_srq_sge sge;\n};\n\n \nstruct rdma_pwm_flags_data {\n\t__le16 icid;  \n\tu8 agg_flags;  \n\tu8 reserved;\n};\n\n \nstruct rdma_pwm_val16_data {\n\t__le16 icid;\n\t__le16 value;\n};\n\nunion rdma_pwm_val16_data_union {\n\tstruct rdma_pwm_val16_data as_struct;\n\t__le32 as_dword;\n};\n\n \nstruct rdma_pwm_val32_data {\n\t__le16 icid;\n\tu8 agg_flags;\n\tu8 params;\n#define RDMA_PWM_VAL32_DATA_AGG_CMD_MASK\t\t0x3\n#define RDMA_PWM_VAL32_DATA_AGG_CMD_SHIFT\t\t0\n#define RDMA_PWM_VAL32_DATA_BYPASS_EN_MASK\t\t0x1\n#define RDMA_PWM_VAL32_DATA_BYPASS_EN_SHIFT\t\t2\n#define RDMA_PWM_VAL32_DATA_CONN_TYPE_IS_IWARP_MASK\t0x1\n#define RDMA_PWM_VAL32_DATA_CONN_TYPE_IS_IWARP_SHIFT\t3\n#define RDMA_PWM_VAL32_DATA_SET_16B_VAL_MASK\t\t0x1\n#define RDMA_PWM_VAL32_DATA_SET_16B_VAL_SHIFT\t\t4\n#define RDMA_PWM_VAL32_DATA_RESERVED_MASK\t\t0x7\n#define RDMA_PWM_VAL32_DATA_RESERVED_SHIFT\t\t5\n\t__le32 value;\n};\n\n \nenum rdma_dif_block_size {\n\tRDMA_DIF_BLOCK_512 = 0,\n\tRDMA_DIF_BLOCK_4096 = 1,\n\tMAX_RDMA_DIF_BLOCK_SIZE\n};\n\n \nenum rdma_dif_crc_seed {\n\tRDMA_DIF_CRC_SEED_0000 = 0,\n\tRDMA_DIF_CRC_SEED_FFFF = 1,\n\tMAX_RDMA_DIF_CRC_SEED\n};\n\n \nstruct rdma_dif_error_result {\n\t__le32 error_intervals;\n\t__le32 dif_error_1st_interval;\n\tu8 flags;\n#define RDMA_DIF_ERROR_RESULT_DIF_ERROR_TYPE_CRC_MASK      0x1\n#define RDMA_DIF_ERROR_RESULT_DIF_ERROR_TYPE_CRC_SHIFT     0\n#define RDMA_DIF_ERROR_RESULT_DIF_ERROR_TYPE_APP_TAG_MASK  0x1\n#define RDMA_DIF_ERROR_RESULT_DIF_ERROR_TYPE_APP_TAG_SHIFT 1\n#define RDMA_DIF_ERROR_RESULT_DIF_ERROR_TYPE_REF_TAG_MASK  0x1\n#define RDMA_DIF_ERROR_RESULT_DIF_ERROR_TYPE_REF_TAG_SHIFT 2\n#define RDMA_DIF_ERROR_RESULT_RESERVED0_MASK               0xF\n#define RDMA_DIF_ERROR_RESULT_RESERVED0_SHIFT              3\n#define RDMA_DIF_ERROR_RESULT_TOGGLE_BIT_MASK              0x1\n#define RDMA_DIF_ERROR_RESULT_TOGGLE_BIT_SHIFT             7\n\tu8 reserved1[55];\n};\n\n \nenum rdma_dif_io_direction_flg {\n\tRDMA_DIF_DIR_RX = 0,\n\tRDMA_DIF_DIR_TX = 1,\n\tMAX_RDMA_DIF_IO_DIRECTION_FLG\n};\n\nstruct rdma_dif_params {\n\t__le32 base_ref_tag;\n\t__le16 app_tag;\n\t__le16 app_tag_mask;\n\t__le16 runt_crc_value;\n\t__le16 flags;\n#define RDMA_DIF_PARAMS_IO_DIRECTION_FLG_MASK    0x1\n#define RDMA_DIF_PARAMS_IO_DIRECTION_FLG_SHIFT   0\n#define RDMA_DIF_PARAMS_BLOCK_SIZE_MASK          0x1\n#define RDMA_DIF_PARAMS_BLOCK_SIZE_SHIFT         1\n#define RDMA_DIF_PARAMS_RUNT_VALID_FLG_MASK      0x1\n#define RDMA_DIF_PARAMS_RUNT_VALID_FLG_SHIFT     2\n#define RDMA_DIF_PARAMS_VALIDATE_CRC_GUARD_MASK  0x1\n#define RDMA_DIF_PARAMS_VALIDATE_CRC_GUARD_SHIFT 3\n#define RDMA_DIF_PARAMS_VALIDATE_REF_TAG_MASK    0x1\n#define RDMA_DIF_PARAMS_VALIDATE_REF_TAG_SHIFT   4\n#define RDMA_DIF_PARAMS_VALIDATE_APP_TAG_MASK    0x1\n#define RDMA_DIF_PARAMS_VALIDATE_APP_TAG_SHIFT   5\n#define RDMA_DIF_PARAMS_CRC_SEED_MASK            0x1\n#define RDMA_DIF_PARAMS_CRC_SEED_SHIFT           6\n#define RDMA_DIF_PARAMS_RX_REF_TAG_CONST_MASK    0x1\n#define RDMA_DIF_PARAMS_RX_REF_TAG_CONST_SHIFT   7\n#define RDMA_DIF_PARAMS_BLOCK_GUARD_TYPE_MASK    0x1\n#define RDMA_DIF_PARAMS_BLOCK_GUARD_TYPE_SHIFT   8\n#define RDMA_DIF_PARAMS_APP_ESCAPE_MASK          0x1\n#define RDMA_DIF_PARAMS_APP_ESCAPE_SHIFT         9\n#define RDMA_DIF_PARAMS_REF_ESCAPE_MASK          0x1\n#define RDMA_DIF_PARAMS_REF_ESCAPE_SHIFT         10\n#define RDMA_DIF_PARAMS_RESERVED4_MASK           0x1F\n#define RDMA_DIF_PARAMS_RESERVED4_SHIFT          11\n\t__le32 reserved5;\n};\n\n\nstruct rdma_sq_atomic_wqe {\n\t__le32 reserved1;\n\t__le32 length;\n\t__le32 xrc_srq;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_ATOMIC_WQE_COMP_FLG_MASK         0x1\n#define RDMA_SQ_ATOMIC_WQE_COMP_FLG_SHIFT        0\n#define RDMA_SQ_ATOMIC_WQE_RD_FENCE_FLG_MASK     0x1\n#define RDMA_SQ_ATOMIC_WQE_RD_FENCE_FLG_SHIFT    1\n#define RDMA_SQ_ATOMIC_WQE_INV_FENCE_FLG_MASK    0x1\n#define RDMA_SQ_ATOMIC_WQE_INV_FENCE_FLG_SHIFT   2\n#define RDMA_SQ_ATOMIC_WQE_SE_FLG_MASK           0x1\n#define RDMA_SQ_ATOMIC_WQE_SE_FLG_SHIFT          3\n#define RDMA_SQ_ATOMIC_WQE_INLINE_FLG_MASK       0x1\n#define RDMA_SQ_ATOMIC_WQE_INLINE_FLG_SHIFT      4\n#define RDMA_SQ_ATOMIC_WQE_DIF_ON_HOST_FLG_MASK  0x1\n#define RDMA_SQ_ATOMIC_WQE_DIF_ON_HOST_FLG_SHIFT 5\n#define RDMA_SQ_ATOMIC_WQE_RESERVED0_MASK        0x3\n#define RDMA_SQ_ATOMIC_WQE_RESERVED0_SHIFT       6\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n\tstruct regpair remote_va;\n\t__le32 r_key;\n\t__le32 reserved2;\n\tstruct regpair cmp_data;\n\tstruct regpair swap_data;\n};\n\n \nstruct rdma_sq_atomic_wqe_1st {\n\t__le32 reserved1;\n\t__le32 length;\n\t__le32 xrc_srq;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_ATOMIC_WQE_1ST_COMP_FLG_MASK       0x1\n#define RDMA_SQ_ATOMIC_WQE_1ST_COMP_FLG_SHIFT      0\n#define RDMA_SQ_ATOMIC_WQE_1ST_RD_FENCE_FLG_MASK   0x1\n#define RDMA_SQ_ATOMIC_WQE_1ST_RD_FENCE_FLG_SHIFT  1\n#define RDMA_SQ_ATOMIC_WQE_1ST_INV_FENCE_FLG_MASK  0x1\n#define RDMA_SQ_ATOMIC_WQE_1ST_INV_FENCE_FLG_SHIFT 2\n#define RDMA_SQ_ATOMIC_WQE_1ST_SE_FLG_MASK         0x1\n#define RDMA_SQ_ATOMIC_WQE_1ST_SE_FLG_SHIFT        3\n#define RDMA_SQ_ATOMIC_WQE_1ST_INLINE_FLG_MASK     0x1\n#define RDMA_SQ_ATOMIC_WQE_1ST_INLINE_FLG_SHIFT    4\n#define RDMA_SQ_ATOMIC_WQE_1ST_RESERVED0_MASK      0x7\n#define RDMA_SQ_ATOMIC_WQE_1ST_RESERVED0_SHIFT     5\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n};\n\n \nstruct rdma_sq_atomic_wqe_2nd {\n\tstruct regpair remote_va;\n\t__le32 r_key;\n\t__le32 reserved2;\n};\n\n \nstruct rdma_sq_atomic_wqe_3rd {\n\tstruct regpair cmp_data;\n\tstruct regpair swap_data;\n};\n\nstruct rdma_sq_bind_wqe {\n\tstruct regpair addr;\n\t__le32 l_key;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_BIND_WQE_COMP_FLG_MASK       0x1\n#define RDMA_SQ_BIND_WQE_COMP_FLG_SHIFT      0\n#define RDMA_SQ_BIND_WQE_RD_FENCE_FLG_MASK   0x1\n#define RDMA_SQ_BIND_WQE_RD_FENCE_FLG_SHIFT  1\n#define RDMA_SQ_BIND_WQE_INV_FENCE_FLG_MASK  0x1\n#define RDMA_SQ_BIND_WQE_INV_FENCE_FLG_SHIFT 2\n#define RDMA_SQ_BIND_WQE_SE_FLG_MASK         0x1\n#define RDMA_SQ_BIND_WQE_SE_FLG_SHIFT        3\n#define RDMA_SQ_BIND_WQE_INLINE_FLG_MASK     0x1\n#define RDMA_SQ_BIND_WQE_INLINE_FLG_SHIFT    4\n#define RDMA_SQ_BIND_WQE_DIF_ON_HOST_FLG_MASK  0x1\n#define RDMA_SQ_BIND_WQE_DIF_ON_HOST_FLG_SHIFT 5\n#define RDMA_SQ_BIND_WQE_RESERVED0_MASK      0x3\n#define RDMA_SQ_BIND_WQE_RESERVED0_SHIFT     6\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n\tu8 bind_ctrl;\n#define RDMA_SQ_BIND_WQE_ZERO_BASED_MASK     0x1\n#define RDMA_SQ_BIND_WQE_ZERO_BASED_SHIFT    0\n#define RDMA_SQ_BIND_WQE_RESERVED1_MASK        0x7F\n#define RDMA_SQ_BIND_WQE_RESERVED1_SHIFT       1\n\tu8 access_ctrl;\n#define RDMA_SQ_BIND_WQE_REMOTE_READ_MASK    0x1\n#define RDMA_SQ_BIND_WQE_REMOTE_READ_SHIFT   0\n#define RDMA_SQ_BIND_WQE_REMOTE_WRITE_MASK   0x1\n#define RDMA_SQ_BIND_WQE_REMOTE_WRITE_SHIFT  1\n#define RDMA_SQ_BIND_WQE_ENABLE_ATOMIC_MASK  0x1\n#define RDMA_SQ_BIND_WQE_ENABLE_ATOMIC_SHIFT 2\n#define RDMA_SQ_BIND_WQE_LOCAL_READ_MASK     0x1\n#define RDMA_SQ_BIND_WQE_LOCAL_READ_SHIFT    3\n#define RDMA_SQ_BIND_WQE_LOCAL_WRITE_MASK    0x1\n#define RDMA_SQ_BIND_WQE_LOCAL_WRITE_SHIFT   4\n#define RDMA_SQ_BIND_WQE_RESERVED2_MASK      0x7\n#define RDMA_SQ_BIND_WQE_RESERVED2_SHIFT     5\n\tu8 reserved3;\n\tu8 length_hi;\n\t__le32 length_lo;\n\t__le32 parent_l_key;\n\t__le32 reserved4;\n\tstruct rdma_dif_params dif_params;\n};\n\n \nstruct rdma_sq_bind_wqe_1st {\n\tstruct regpair addr;\n\t__le32 l_key;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_BIND_WQE_1ST_COMP_FLG_MASK       0x1\n#define RDMA_SQ_BIND_WQE_1ST_COMP_FLG_SHIFT      0\n#define RDMA_SQ_BIND_WQE_1ST_RD_FENCE_FLG_MASK   0x1\n#define RDMA_SQ_BIND_WQE_1ST_RD_FENCE_FLG_SHIFT  1\n#define RDMA_SQ_BIND_WQE_1ST_INV_FENCE_FLG_MASK  0x1\n#define RDMA_SQ_BIND_WQE_1ST_INV_FENCE_FLG_SHIFT 2\n#define RDMA_SQ_BIND_WQE_1ST_SE_FLG_MASK         0x1\n#define RDMA_SQ_BIND_WQE_1ST_SE_FLG_SHIFT        3\n#define RDMA_SQ_BIND_WQE_1ST_INLINE_FLG_MASK     0x1\n#define RDMA_SQ_BIND_WQE_1ST_INLINE_FLG_SHIFT    4\n#define RDMA_SQ_BIND_WQE_1ST_RESERVED0_MASK      0x7\n#define RDMA_SQ_BIND_WQE_1ST_RESERVED0_SHIFT     5\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n};\n\n \nstruct rdma_sq_bind_wqe_2nd {\n\tu8 bind_ctrl;\n#define RDMA_SQ_BIND_WQE_2ND_ZERO_BASED_MASK     0x1\n#define RDMA_SQ_BIND_WQE_2ND_ZERO_BASED_SHIFT    0\n#define RDMA_SQ_BIND_WQE_2ND_RESERVED1_MASK      0x7F\n#define RDMA_SQ_BIND_WQE_2ND_RESERVED1_SHIFT     1\n\tu8 access_ctrl;\n#define RDMA_SQ_BIND_WQE_2ND_REMOTE_READ_MASK    0x1\n#define RDMA_SQ_BIND_WQE_2ND_REMOTE_READ_SHIFT   0\n#define RDMA_SQ_BIND_WQE_2ND_REMOTE_WRITE_MASK   0x1\n#define RDMA_SQ_BIND_WQE_2ND_REMOTE_WRITE_SHIFT  1\n#define RDMA_SQ_BIND_WQE_2ND_ENABLE_ATOMIC_MASK  0x1\n#define RDMA_SQ_BIND_WQE_2ND_ENABLE_ATOMIC_SHIFT 2\n#define RDMA_SQ_BIND_WQE_2ND_LOCAL_READ_MASK     0x1\n#define RDMA_SQ_BIND_WQE_2ND_LOCAL_READ_SHIFT    3\n#define RDMA_SQ_BIND_WQE_2ND_LOCAL_WRITE_MASK    0x1\n#define RDMA_SQ_BIND_WQE_2ND_LOCAL_WRITE_SHIFT   4\n#define RDMA_SQ_BIND_WQE_2ND_RESERVED2_MASK      0x7\n#define RDMA_SQ_BIND_WQE_2ND_RESERVED2_SHIFT     5\n\tu8 reserved3;\n\tu8 length_hi;\n\t__le32 length_lo;\n\t__le32 parent_l_key;\n\t__le32 reserved4;\n};\n\n \nstruct rdma_sq_bind_wqe_3rd {\n\tstruct rdma_dif_params dif_params;\n};\n\n \nstruct rdma_sq_common_wqe {\n\t__le32 reserved1[3];\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_COMMON_WQE_COMP_FLG_MASK       0x1\n#define RDMA_SQ_COMMON_WQE_COMP_FLG_SHIFT      0\n#define RDMA_SQ_COMMON_WQE_RD_FENCE_FLG_MASK   0x1\n#define RDMA_SQ_COMMON_WQE_RD_FENCE_FLG_SHIFT  1\n#define RDMA_SQ_COMMON_WQE_INV_FENCE_FLG_MASK  0x1\n#define RDMA_SQ_COMMON_WQE_INV_FENCE_FLG_SHIFT 2\n#define RDMA_SQ_COMMON_WQE_SE_FLG_MASK         0x1\n#define RDMA_SQ_COMMON_WQE_SE_FLG_SHIFT        3\n#define RDMA_SQ_COMMON_WQE_INLINE_FLG_MASK     0x1\n#define RDMA_SQ_COMMON_WQE_INLINE_FLG_SHIFT    4\n#define RDMA_SQ_COMMON_WQE_RESERVED0_MASK      0x7\n#define RDMA_SQ_COMMON_WQE_RESERVED0_SHIFT     5\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n};\n\nstruct rdma_sq_fmr_wqe {\n\tstruct regpair addr;\n\t__le32 l_key;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_FMR_WQE_COMP_FLG_MASK                0x1\n#define RDMA_SQ_FMR_WQE_COMP_FLG_SHIFT               0\n#define RDMA_SQ_FMR_WQE_RD_FENCE_FLG_MASK            0x1\n#define RDMA_SQ_FMR_WQE_RD_FENCE_FLG_SHIFT           1\n#define RDMA_SQ_FMR_WQE_INV_FENCE_FLG_MASK           0x1\n#define RDMA_SQ_FMR_WQE_INV_FENCE_FLG_SHIFT          2\n#define RDMA_SQ_FMR_WQE_SE_FLG_MASK                  0x1\n#define RDMA_SQ_FMR_WQE_SE_FLG_SHIFT                 3\n#define RDMA_SQ_FMR_WQE_INLINE_FLG_MASK              0x1\n#define RDMA_SQ_FMR_WQE_INLINE_FLG_SHIFT             4\n#define RDMA_SQ_FMR_WQE_DIF_ON_HOST_FLG_MASK         0x1\n#define RDMA_SQ_FMR_WQE_DIF_ON_HOST_FLG_SHIFT        5\n#define RDMA_SQ_FMR_WQE_RESERVED0_MASK               0x3\n#define RDMA_SQ_FMR_WQE_RESERVED0_SHIFT              6\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n\tu8 fmr_ctrl;\n#define RDMA_SQ_FMR_WQE_PAGE_SIZE_LOG_MASK           0x1F\n#define RDMA_SQ_FMR_WQE_PAGE_SIZE_LOG_SHIFT          0\n#define RDMA_SQ_FMR_WQE_ZERO_BASED_MASK              0x1\n#define RDMA_SQ_FMR_WQE_ZERO_BASED_SHIFT             5\n#define RDMA_SQ_FMR_WQE_BIND_EN_MASK                 0x1\n#define RDMA_SQ_FMR_WQE_BIND_EN_SHIFT                6\n#define RDMA_SQ_FMR_WQE_RESERVED1_MASK               0x1\n#define RDMA_SQ_FMR_WQE_RESERVED1_SHIFT              7\n\tu8 access_ctrl;\n#define RDMA_SQ_FMR_WQE_REMOTE_READ_MASK             0x1\n#define RDMA_SQ_FMR_WQE_REMOTE_READ_SHIFT            0\n#define RDMA_SQ_FMR_WQE_REMOTE_WRITE_MASK            0x1\n#define RDMA_SQ_FMR_WQE_REMOTE_WRITE_SHIFT           1\n#define RDMA_SQ_FMR_WQE_ENABLE_ATOMIC_MASK           0x1\n#define RDMA_SQ_FMR_WQE_ENABLE_ATOMIC_SHIFT          2\n#define RDMA_SQ_FMR_WQE_LOCAL_READ_MASK              0x1\n#define RDMA_SQ_FMR_WQE_LOCAL_READ_SHIFT             3\n#define RDMA_SQ_FMR_WQE_LOCAL_WRITE_MASK             0x1\n#define RDMA_SQ_FMR_WQE_LOCAL_WRITE_SHIFT            4\n#define RDMA_SQ_FMR_WQE_RESERVED2_MASK               0x7\n#define RDMA_SQ_FMR_WQE_RESERVED2_SHIFT              5\n\tu8 reserved3;\n\tu8 length_hi;\n\t__le32 length_lo;\n\tstruct regpair pbl_addr;\n};\n\n \nstruct rdma_sq_fmr_wqe_1st {\n\tstruct regpair addr;\n\t__le32 l_key;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_FMR_WQE_1ST_COMP_FLG_MASK         0x1\n#define RDMA_SQ_FMR_WQE_1ST_COMP_FLG_SHIFT        0\n#define RDMA_SQ_FMR_WQE_1ST_RD_FENCE_FLG_MASK     0x1\n#define RDMA_SQ_FMR_WQE_1ST_RD_FENCE_FLG_SHIFT    1\n#define RDMA_SQ_FMR_WQE_1ST_INV_FENCE_FLG_MASK    0x1\n#define RDMA_SQ_FMR_WQE_1ST_INV_FENCE_FLG_SHIFT   2\n#define RDMA_SQ_FMR_WQE_1ST_SE_FLG_MASK           0x1\n#define RDMA_SQ_FMR_WQE_1ST_SE_FLG_SHIFT          3\n#define RDMA_SQ_FMR_WQE_1ST_INLINE_FLG_MASK       0x1\n#define RDMA_SQ_FMR_WQE_1ST_INLINE_FLG_SHIFT      4\n#define RDMA_SQ_FMR_WQE_1ST_DIF_ON_HOST_FLG_MASK  0x1\n#define RDMA_SQ_FMR_WQE_1ST_DIF_ON_HOST_FLG_SHIFT 5\n#define RDMA_SQ_FMR_WQE_1ST_RESERVED0_MASK        0x3\n#define RDMA_SQ_FMR_WQE_1ST_RESERVED0_SHIFT       6\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n};\n\n \nstruct rdma_sq_fmr_wqe_2nd {\n\tu8 fmr_ctrl;\n#define RDMA_SQ_FMR_WQE_2ND_PAGE_SIZE_LOG_MASK  0x1F\n#define RDMA_SQ_FMR_WQE_2ND_PAGE_SIZE_LOG_SHIFT 0\n#define RDMA_SQ_FMR_WQE_2ND_ZERO_BASED_MASK     0x1\n#define RDMA_SQ_FMR_WQE_2ND_ZERO_BASED_SHIFT    5\n#define RDMA_SQ_FMR_WQE_2ND_BIND_EN_MASK        0x1\n#define RDMA_SQ_FMR_WQE_2ND_BIND_EN_SHIFT       6\n#define RDMA_SQ_FMR_WQE_2ND_RESERVED1_MASK      0x1\n#define RDMA_SQ_FMR_WQE_2ND_RESERVED1_SHIFT     7\n\tu8 access_ctrl;\n#define RDMA_SQ_FMR_WQE_2ND_REMOTE_READ_MASK    0x1\n#define RDMA_SQ_FMR_WQE_2ND_REMOTE_READ_SHIFT   0\n#define RDMA_SQ_FMR_WQE_2ND_REMOTE_WRITE_MASK   0x1\n#define RDMA_SQ_FMR_WQE_2ND_REMOTE_WRITE_SHIFT  1\n#define RDMA_SQ_FMR_WQE_2ND_ENABLE_ATOMIC_MASK  0x1\n#define RDMA_SQ_FMR_WQE_2ND_ENABLE_ATOMIC_SHIFT 2\n#define RDMA_SQ_FMR_WQE_2ND_LOCAL_READ_MASK     0x1\n#define RDMA_SQ_FMR_WQE_2ND_LOCAL_READ_SHIFT    3\n#define RDMA_SQ_FMR_WQE_2ND_LOCAL_WRITE_MASK    0x1\n#define RDMA_SQ_FMR_WQE_2ND_LOCAL_WRITE_SHIFT   4\n#define RDMA_SQ_FMR_WQE_2ND_RESERVED2_MASK      0x7\n#define RDMA_SQ_FMR_WQE_2ND_RESERVED2_SHIFT     5\n\tu8 reserved3;\n\tu8 length_hi;\n\t__le32 length_lo;\n\tstruct regpair pbl_addr;\n};\n\n\nstruct rdma_sq_local_inv_wqe {\n\tstruct regpair reserved;\n\t__le32 inv_l_key;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_LOCAL_INV_WQE_COMP_FLG_MASK         0x1\n#define RDMA_SQ_LOCAL_INV_WQE_COMP_FLG_SHIFT        0\n#define RDMA_SQ_LOCAL_INV_WQE_RD_FENCE_FLG_MASK     0x1\n#define RDMA_SQ_LOCAL_INV_WQE_RD_FENCE_FLG_SHIFT    1\n#define RDMA_SQ_LOCAL_INV_WQE_INV_FENCE_FLG_MASK    0x1\n#define RDMA_SQ_LOCAL_INV_WQE_INV_FENCE_FLG_SHIFT   2\n#define RDMA_SQ_LOCAL_INV_WQE_SE_FLG_MASK           0x1\n#define RDMA_SQ_LOCAL_INV_WQE_SE_FLG_SHIFT          3\n#define RDMA_SQ_LOCAL_INV_WQE_INLINE_FLG_MASK       0x1\n#define RDMA_SQ_LOCAL_INV_WQE_INLINE_FLG_SHIFT      4\n#define RDMA_SQ_LOCAL_INV_WQE_DIF_ON_HOST_FLG_MASK  0x1\n#define RDMA_SQ_LOCAL_INV_WQE_DIF_ON_HOST_FLG_SHIFT 5\n#define RDMA_SQ_LOCAL_INV_WQE_RESERVED0_MASK        0x3\n#define RDMA_SQ_LOCAL_INV_WQE_RESERVED0_SHIFT       6\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n};\n\nstruct rdma_sq_rdma_wqe {\n\t__le32 imm_data;\n\t__le32 length;\n\t__le32 xrc_srq;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_RDMA_WQE_COMP_FLG_MASK\t\t0x1\n#define RDMA_SQ_RDMA_WQE_COMP_FLG_SHIFT\t\t0\n#define RDMA_SQ_RDMA_WQE_RD_FENCE_FLG_MASK\t0x1\n#define RDMA_SQ_RDMA_WQE_RD_FENCE_FLG_SHIFT\t1\n#define RDMA_SQ_RDMA_WQE_INV_FENCE_FLG_MASK\t0x1\n#define RDMA_SQ_RDMA_WQE_INV_FENCE_FLG_SHIFT\t2\n#define RDMA_SQ_RDMA_WQE_SE_FLG_MASK\t\t0x1\n#define RDMA_SQ_RDMA_WQE_SE_FLG_SHIFT\t\t3\n#define RDMA_SQ_RDMA_WQE_INLINE_FLG_MASK\t0x1\n#define RDMA_SQ_RDMA_WQE_INLINE_FLG_SHIFT\t4\n#define RDMA_SQ_RDMA_WQE_DIF_ON_HOST_FLG_MASK\t0x1\n#define RDMA_SQ_RDMA_WQE_DIF_ON_HOST_FLG_SHIFT\t5\n#define RDMA_SQ_RDMA_WQE_READ_INV_FLG_MASK\t0x1\n#define RDMA_SQ_RDMA_WQE_READ_INV_FLG_SHIFT\t6\n#define RDMA_SQ_RDMA_WQE_RESERVED1_MASK        0x1\n#define RDMA_SQ_RDMA_WQE_RESERVED1_SHIFT       7\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n\tstruct regpair remote_va;\n\t__le32 r_key;\n\tu8 dif_flags;\n#define RDMA_SQ_RDMA_WQE_DIF_BLOCK_SIZE_MASK            0x1\n#define RDMA_SQ_RDMA_WQE_DIF_BLOCK_SIZE_SHIFT           0\n#define RDMA_SQ_RDMA_WQE_RESERVED2_MASK        0x7F\n#define RDMA_SQ_RDMA_WQE_RESERVED2_SHIFT       1\n\tu8 reserved3[3];\n};\n\n \nstruct rdma_sq_rdma_wqe_1st {\n\t__le32 imm_data;\n\t__le32 length;\n\t__le32 xrc_srq;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_RDMA_WQE_1ST_COMP_FLG_MASK         0x1\n#define RDMA_SQ_RDMA_WQE_1ST_COMP_FLG_SHIFT        0\n#define RDMA_SQ_RDMA_WQE_1ST_RD_FENCE_FLG_MASK     0x1\n#define RDMA_SQ_RDMA_WQE_1ST_RD_FENCE_FLG_SHIFT    1\n#define RDMA_SQ_RDMA_WQE_1ST_INV_FENCE_FLG_MASK    0x1\n#define RDMA_SQ_RDMA_WQE_1ST_INV_FENCE_FLG_SHIFT   2\n#define RDMA_SQ_RDMA_WQE_1ST_SE_FLG_MASK           0x1\n#define RDMA_SQ_RDMA_WQE_1ST_SE_FLG_SHIFT          3\n#define RDMA_SQ_RDMA_WQE_1ST_INLINE_FLG_MASK       0x1\n#define RDMA_SQ_RDMA_WQE_1ST_INLINE_FLG_SHIFT      4\n#define RDMA_SQ_RDMA_WQE_1ST_DIF_ON_HOST_FLG_MASK  0x1\n#define RDMA_SQ_RDMA_WQE_1ST_DIF_ON_HOST_FLG_SHIFT 5\n#define RDMA_SQ_RDMA_WQE_1ST_READ_INV_FLG_MASK     0x1\n#define RDMA_SQ_RDMA_WQE_1ST_READ_INV_FLG_SHIFT    6\n#define RDMA_SQ_RDMA_WQE_1ST_RESERVED0_MASK        0x1\n#define RDMA_SQ_RDMA_WQE_1ST_RESERVED0_SHIFT       7\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n};\n\n \nstruct rdma_sq_rdma_wqe_2nd {\n\tstruct regpair remote_va;\n\t__le32 r_key;\n\tu8 dif_flags;\n#define RDMA_SQ_RDMA_WQE_2ND_DIF_BLOCK_SIZE_MASK         0x1\n#define RDMA_SQ_RDMA_WQE_2ND_DIF_BLOCK_SIZE_SHIFT        0\n#define RDMA_SQ_RDMA_WQE_2ND_DIF_FIRST_SEGMENT_FLG_MASK  0x1\n#define RDMA_SQ_RDMA_WQE_2ND_DIF_FIRST_SEGMENT_FLG_SHIFT 1\n#define RDMA_SQ_RDMA_WQE_2ND_DIF_LAST_SEGMENT_FLG_MASK   0x1\n#define RDMA_SQ_RDMA_WQE_2ND_DIF_LAST_SEGMENT_FLG_SHIFT  2\n#define RDMA_SQ_RDMA_WQE_2ND_RESERVED1_MASK              0x1F\n#define RDMA_SQ_RDMA_WQE_2ND_RESERVED1_SHIFT             3\n\tu8 reserved2[3];\n};\n\n \nenum rdma_sq_req_type {\n\tRDMA_SQ_REQ_TYPE_SEND,\n\tRDMA_SQ_REQ_TYPE_SEND_WITH_IMM,\n\tRDMA_SQ_REQ_TYPE_SEND_WITH_INVALIDATE,\n\tRDMA_SQ_REQ_TYPE_RDMA_WR,\n\tRDMA_SQ_REQ_TYPE_RDMA_WR_WITH_IMM,\n\tRDMA_SQ_REQ_TYPE_RDMA_RD,\n\tRDMA_SQ_REQ_TYPE_ATOMIC_CMP_AND_SWAP,\n\tRDMA_SQ_REQ_TYPE_ATOMIC_ADD,\n\tRDMA_SQ_REQ_TYPE_LOCAL_INVALIDATE,\n\tRDMA_SQ_REQ_TYPE_FAST_MR,\n\tRDMA_SQ_REQ_TYPE_BIND,\n\tRDMA_SQ_REQ_TYPE_INVALID,\n\tMAX_RDMA_SQ_REQ_TYPE\n};\n\nstruct rdma_sq_send_wqe {\n\t__le32 inv_key_or_imm_data;\n\t__le32 length;\n\t__le32 xrc_srq;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_SEND_WQE_COMP_FLG_MASK         0x1\n#define RDMA_SQ_SEND_WQE_COMP_FLG_SHIFT        0\n#define RDMA_SQ_SEND_WQE_RD_FENCE_FLG_MASK     0x1\n#define RDMA_SQ_SEND_WQE_RD_FENCE_FLG_SHIFT    1\n#define RDMA_SQ_SEND_WQE_INV_FENCE_FLG_MASK    0x1\n#define RDMA_SQ_SEND_WQE_INV_FENCE_FLG_SHIFT   2\n#define RDMA_SQ_SEND_WQE_SE_FLG_MASK           0x1\n#define RDMA_SQ_SEND_WQE_SE_FLG_SHIFT          3\n#define RDMA_SQ_SEND_WQE_INLINE_FLG_MASK       0x1\n#define RDMA_SQ_SEND_WQE_INLINE_FLG_SHIFT      4\n#define RDMA_SQ_SEND_WQE_DIF_ON_HOST_FLG_MASK  0x1\n#define RDMA_SQ_SEND_WQE_DIF_ON_HOST_FLG_SHIFT 5\n#define RDMA_SQ_SEND_WQE_RESERVED0_MASK        0x3\n#define RDMA_SQ_SEND_WQE_RESERVED0_SHIFT       6\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n\t__le32 reserved1[4];\n};\n\nstruct rdma_sq_send_wqe_1st {\n\t__le32 inv_key_or_imm_data;\n\t__le32 length;\n\t__le32 xrc_srq;\n\tu8 req_type;\n\tu8 flags;\n#define RDMA_SQ_SEND_WQE_1ST_COMP_FLG_MASK       0x1\n#define RDMA_SQ_SEND_WQE_1ST_COMP_FLG_SHIFT      0\n#define RDMA_SQ_SEND_WQE_1ST_RD_FENCE_FLG_MASK   0x1\n#define RDMA_SQ_SEND_WQE_1ST_RD_FENCE_FLG_SHIFT  1\n#define RDMA_SQ_SEND_WQE_1ST_INV_FENCE_FLG_MASK  0x1\n#define RDMA_SQ_SEND_WQE_1ST_INV_FENCE_FLG_SHIFT 2\n#define RDMA_SQ_SEND_WQE_1ST_SE_FLG_MASK         0x1\n#define RDMA_SQ_SEND_WQE_1ST_SE_FLG_SHIFT        3\n#define RDMA_SQ_SEND_WQE_1ST_INLINE_FLG_MASK     0x1\n#define RDMA_SQ_SEND_WQE_1ST_INLINE_FLG_SHIFT    4\n#define RDMA_SQ_SEND_WQE_1ST_RESERVED0_MASK      0x7\n#define RDMA_SQ_SEND_WQE_1ST_RESERVED0_SHIFT     5\n\tu8 wqe_size;\n\tu8 prev_wqe_size;\n};\n\nstruct rdma_sq_send_wqe_2st {\n\t__le32 reserved1[4];\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}