Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: rc5.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rc5.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rc5"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : rc5
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\amrit\Documents\Xilinx Projects\rc5\rc5Package.vhd" into library work
Parsing package <rc5Package>.
Parsing VHDL file "C:\Users\amrit\Documents\Xilinx Projects\rc5\rc5_encrypt.vhd" into library work
Parsing entity <rc5_encrypt>.
Parsing architecture <Behavioral> of entity <rc5_encrypt>.
Parsing VHDL file "C:\Users\amrit\Documents\Xilinx Projects\rc5\rc5_decryption.vhd" into library work
Parsing entity <rc5_decryption>.
Parsing architecture <Behavioral> of entity <rc5_decryption>.
Parsing VHDL file "C:\Users\amrit\Documents\Xilinx Projects\rc5\key_expansion.vhd" into library work
Parsing entity <key_expansion>.
Parsing architecture <Behavioral> of entity <key_expansion>.
Parsing VHDL file "C:\Users\amrit\Documents\Xilinx Projects\rc5\rc5.vhd" into library work
Parsing entity <rc5>.
Parsing architecture <Behavioral> of entity <rc5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <rc5> (architecture <Behavioral>) from library <work>.

Elaborating entity <key_expansion> (architecture <Behavioral>) from library <work>.

Elaborating entity <rc5_encrypt> (architecture <Behavioral>) from library <work>.

Elaborating entity <rc5_decryption> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rc5>.
    Related source file is "C:\Users\amrit\Documents\Xilinx Projects\rc5\rc5.vhd".
    Found 8-bit register for signal <in1>.
    Found 8-bit register for signal <in2>.
    Found 8-bit register for signal <in3>.
    Found 8-bit register for signal <in4>.
    Found 8-bit register for signal <in5>.
    Found 8-bit register for signal <in6>.
    Found 8-bit register for signal <in7>.
    Found 8-bit register for signal <in8>.
    Found 8-bit register for signal <in9>.
    Found 8-bit register for signal <in10>.
    Found 8-bit register for signal <in11>.
    Found 8-bit register for signal <in12>.
    Found 8-bit register for signal <in13>.
    Found 8-bit register for signal <in14>.
    Found 8-bit register for signal <in15>.
    Found 128-bit register for signal <exp_in>.
    Found 1-bit register for signal <exp_vld>.
    Found 128-bit register for signal <output>.
    Found 64-bit register for signal <encrypt_in>.
    Found 1-bit register for signal <encrypt_vld>.
    Found 64-bit register for signal <decrypt_in>.
    Found 1-bit register for signal <decrypt_vld>.
    Found 17-bit register for signal <counter>.
    Found 3-bit register for signal <cnt>.
    Found 8-bit register for signal <disp>.
    Found 7-bit register for signal <segs>.
    Found 8-bit register for signal <in0>.
    Found 3-bit adder for signal <cnt[2]_GND_6_o_add_75_OUT> created at line 291.
    Found 17-bit adder for signal <counter[16]_GND_6_o_add_77_OUT> created at line 293.
    Found 16x7-bit Read Only RAM for signal <output[3]_GND_6_o_wide_mux_84_OUT>
    Found 16x7-bit Read Only RAM for signal <output[7]_GND_6_o_wide_mux_86_OUT>
    Found 16x7-bit Read Only RAM for signal <output[11]_GND_6_o_wide_mux_88_OUT>
    Found 16x7-bit Read Only RAM for signal <output[15]_GND_6_o_wide_mux_90_OUT>
    Found 16x7-bit Read Only RAM for signal <output[19]_GND_6_o_wide_mux_92_OUT>
    Found 16x7-bit Read Only RAM for signal <output[23]_GND_6_o_wide_mux_94_OUT>
    Found 16x7-bit Read Only RAM for signal <output[27]_GND_6_o_wide_mux_96_OUT>
    Found 16x7-bit Read Only RAM for signal <output[31]_GND_6_o_wide_mux_98_OUT>
    Found 16x7-bit Read Only RAM for signal <output[35]_GND_6_o_wide_mux_117_OUT>
    Found 16x7-bit Read Only RAM for signal <output[39]_GND_6_o_wide_mux_119_OUT>
    Found 16x7-bit Read Only RAM for signal <output[43]_GND_6_o_wide_mux_121_OUT>
    Found 16x7-bit Read Only RAM for signal <output[47]_GND_6_o_wide_mux_123_OUT>
    Found 16x7-bit Read Only RAM for signal <output[51]_GND_6_o_wide_mux_125_OUT>
    Found 16x7-bit Read Only RAM for signal <output[55]_GND_6_o_wide_mux_127_OUT>
    Found 16x7-bit Read Only RAM for signal <output[59]_GND_6_o_wide_mux_129_OUT>
    Found 16x7-bit Read Only RAM for signal <output[63]_GND_6_o_wide_mux_131_OUT>
    Found 16x7-bit Read Only RAM for signal <output[67]_GND_6_o_wide_mux_150_OUT>
    Found 16x7-bit Read Only RAM for signal <output[71]_GND_6_o_wide_mux_152_OUT>
    Found 16x7-bit Read Only RAM for signal <output[75]_GND_6_o_wide_mux_154_OUT>
    Found 16x7-bit Read Only RAM for signal <output[79]_GND_6_o_wide_mux_156_OUT>
    Found 16x7-bit Read Only RAM for signal <output[83]_GND_6_o_wide_mux_158_OUT>
    Found 16x7-bit Read Only RAM for signal <output[87]_GND_6_o_wide_mux_160_OUT>
    Found 16x7-bit Read Only RAM for signal <output[91]_GND_6_o_wide_mux_162_OUT>
    Found 16x7-bit Read Only RAM for signal <output[95]_GND_6_o_wide_mux_164_OUT>
    Found 16x7-bit Read Only RAM for signal <output[99]_GND_6_o_wide_mux_183_OUT>
    Found 16x7-bit Read Only RAM for signal <output[103]_GND_6_o_wide_mux_185_OUT>
    Found 16x7-bit Read Only RAM for signal <output[107]_GND_6_o_wide_mux_187_OUT>
    Found 16x7-bit Read Only RAM for signal <output[111]_GND_6_o_wide_mux_189_OUT>
    Found 16x7-bit Read Only RAM for signal <output[115]_GND_6_o_wide_mux_191_OUT>
    Found 16x7-bit Read Only RAM for signal <output[119]_GND_6_o_wide_mux_193_OUT>
    Found 16x7-bit Read Only RAM for signal <output[123]_GND_6_o_wide_mux_195_OUT>
    Found 16x7-bit Read Only RAM for signal <output[127]_GND_6_o_wide_mux_197_OUT>
    Found 8x8-bit Read Only RAM for signal <disp[7]_PWR_6_o_mux_205_OUT>
    Found 7-bit 8-to-1 multiplexer for signal <segs[6]_output[3]_mux_114_OUT> created at line 301.
    Found 7-bit 8-to-1 multiplexer for signal <segs[6]_output[35]_mux_147_OUT> created at line 336.
    Found 7-bit 8-to-1 multiplexer for signal <segs[6]_output[67]_mux_180_OUT> created at line 370.
    Found 7-bit 8-to-1 multiplexer for signal <segs[6]_output[99]_mux_213_OUT> created at line 405.
    Found 7-bit 4-to-1 multiplexer for signal <segs[6]_segs[6]_mux_221_OUT> created at line 300.
    Summary:
	inferred  33 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 550 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <rc5> synthesized.

Synthesizing Unit <key_expansion>.
    Related source file is "C:\Users\amrit\Documents\Xilinx Projects\rc5\key_expansion.vhd".
    Found 32-bit register for signal <a_reg>.
    Found 32-bit register for signal <b_reg>.
    Found 32-bit register for signal <l_arr<0>>.
    Found 32-bit register for signal <l_arr<1>>.
    Found 32-bit register for signal <l_arr<2>>.
    Found 32-bit register for signal <l_arr<3>>.
    Found 5-bit register for signal <i_cnt>.
    Found 2-bit register for signal <j_cnt>.
    Found 2-bit register for signal <state>.
    Found 7-bit register for signal <k_cnt>.
    Found 32-bit register for signal <s_arr_tmp<1>>.
    Found 32-bit register for signal <s_arr_tmp<2>>.
    Found 32-bit register for signal <s_arr_tmp<3>>.
    Found 32-bit register for signal <s_arr_tmp<4>>.
    Found 32-bit register for signal <s_arr_tmp<5>>.
    Found 32-bit register for signal <s_arr_tmp<6>>.
    Found 32-bit register for signal <s_arr_tmp<7>>.
    Found 32-bit register for signal <s_arr_tmp<8>>.
    Found 32-bit register for signal <s_arr_tmp<9>>.
    Found 32-bit register for signal <s_arr_tmp<10>>.
    Found 32-bit register for signal <s_arr_tmp<11>>.
    Found 32-bit register for signal <s_arr_tmp<12>>.
    Found 32-bit register for signal <s_arr_tmp<13>>.
    Found 32-bit register for signal <s_arr_tmp<14>>.
    Found 32-bit register for signal <s_arr_tmp<15>>.
    Found 32-bit register for signal <s_arr_tmp<16>>.
    Found 32-bit register for signal <s_arr_tmp<17>>.
    Found 32-bit register for signal <s_arr_tmp<18>>.
    Found 32-bit register for signal <s_arr_tmp<19>>.
    Found 32-bit register for signal <s_arr_tmp<20>>.
    Found 32-bit register for signal <s_arr_tmp<21>>.
    Found 32-bit register for signal <s_arr_tmp<22>>.
    Found 32-bit register for signal <s_arr_tmp<23>>.
    Found 32-bit register for signal <s_arr_tmp<24>>.
    Found 32-bit register for signal <s_arr_tmp<25>>.
    Found 32-bit register for signal <s_arr_tmp<0>>.
    Found 32-bit register for signal <skey<0>>.
    Found 32-bit register for signal <skey<1>>.
    Found 32-bit register for signal <skey<2>>.
    Found 32-bit register for signal <skey<3>>.
    Found 32-bit register for signal <skey<4>>.
    Found 32-bit register for signal <skey<5>>.
    Found 32-bit register for signal <skey<6>>.
    Found 32-bit register for signal <skey<7>>.
    Found 32-bit register for signal <skey<8>>.
    Found 32-bit register for signal <skey<9>>.
    Found 32-bit register for signal <skey<10>>.
    Found 32-bit register for signal <skey<11>>.
    Found 32-bit register for signal <skey<12>>.
    Found 32-bit register for signal <skey<13>>.
    Found 32-bit register for signal <skey<14>>.
    Found 32-bit register for signal <skey<15>>.
    Found 32-bit register for signal <skey<16>>.
    Found 32-bit register for signal <skey<17>>.
    Found 32-bit register for signal <skey<18>>.
    Found 32-bit register for signal <skey<19>>.
    Found 32-bit register for signal <skey<20>>.
    Found 32-bit register for signal <skey<21>>.
    Found 32-bit register for signal <skey<22>>.
    Found 32-bit register for signal <skey<23>>.
    Found 32-bit register for signal <skey<24>>.
    Found 32-bit register for signal <skey<25>>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <n0462> created at line 53.
    Found 32-bit adder for signal <a_tmp1> created at line 53.
    Found 32-bit adder for signal <ab_tmp> created at line 57.
    Found 32-bit adder for signal <b_tmp1> created at line 58.
    Found 5-bit adder for signal <i_cnt[4]_GND_7_o_add_22_OUT> created at line 141.
    Found 2-bit adder for signal <j_cnt[1]_GND_7_o_add_28_OUT> created at line 155.
    Found 7-bit adder for signal <k_cnt[6]_GND_7_o_add_34_OUT> created at line 168.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <s_arr_tmp>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 26-to-1 multiplexer for signal <n0459> created at line 53.
    Found 32-bit 4-to-1 multiplexer for signal <n0468> created at line 58.
    Found 32-bit 32-to-1 multiplexer for signal <b_tmp2> created at line 59.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 1870 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <key_expansion> synthesized.

Synthesizing Unit <rc5_encrypt>.
    Related source file is "C:\Users\amrit\Documents\Xilinx Projects\rc5\rc5_encrypt.vhd".
    Found 32-bit register for signal <b_reg>.
    Found 32-bit register for signal <a_reg>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <i_cnt>.
    Found 64-bit register for signal <dout>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <a_pre> created at line 91.
    Found 32-bit adder for signal <a> created at line 92.
    Found 32-bit adder for signal <b_pre> created at line 130.
    Found 32-bit adder for signal <b> created at line 131.
    Found 4-bit adder for signal <i_cnt[3]_GND_9_o_add_27_OUT> created at line 179.
    Found 32-bit 32-to-1 multiplexer for signal <a_rot> created at line 58.
    Found 32-bit 26-to-1 multiplexer for signal <n0157> created at line 92.
    Found 32-bit 32-to-1 multiplexer for signal <b_rot> created at line 96.
    Found 32-bit 26-to-1 multiplexer for signal <n0163> created at line 131.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rc5_encrypt> synthesized.

Synthesizing Unit <rc5_decryption>.
    Related source file is "C:\Users\amrit\Documents\Xilinx Projects\rc5\rc5_decryption.vhd".
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <i_cnt>.
    Found 32-bit register for signal <b_reg>.
    Found 64-bit register for signal <dout>.
    Found 32-bit register for signal <a_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <b_sub> created at line 37.
    Found 32-bit subtractor for signal <a_sub> created at line 32.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_14_OUT<31:0>> created at line 140.
    Found 32-bit subtractor for signal <GND_11_o_GND_11_o_sub_23_OUT<31:0>> created at line 157.
    Found 4-bit subtractor for signal <GND_11_o_GND_11_o_sub_34_OUT<3:0>> created at line 185.
    Found 32-bit 26-to-1 multiplexer for signal <i_cnt[3]_X_9_o_wide_mux_0_OUT> created at line 53.
    Found 32-bit 32-to-1 multiplexer for signal <b_rot> created at line 54.
    Found 32-bit 26-to-1 multiplexer for signal <i_cnt[3]_X_9_o_wide_mux_4_OUT> created at line 91.
    Found 32-bit 32-to-1 multiplexer for signal <a_rot> created at line 93.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rc5_decryption> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 33
 16x7-bit single-port Read Only RAM                    : 32
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 18
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 7
 32-bit subtractor                                     : 4
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 7-bit adder                                           : 1
# Registers                                            : 96
 1-bit register                                        : 3
 128-bit register                                      : 2
 17-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 62
 4-bit register                                        : 2
 5-bit register                                        : 1
 64-bit register                                       : 4
 7-bit register                                        : 2
 8-bit register                                        : 17
# Multiplexers                                         : 37
 128-bit 2-to-1 multiplexer                            : 4
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 12
 32-bit 26-to-1 multiplexer                            : 5
 32-bit 32-to-1 multiplexer                            : 5
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 7-bit 4-to-1 multiplexer                              : 1
 7-bit 8-to-1 multiplexer                              : 4
# FSMs                                                 : 3
# Xors                                                 : 4
 32-bit xor2                                           : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <key_expansion>.
The following registers are absorbed into counter <i_cnt>: 1 register on signal <i_cnt>.
The following registers are absorbed into counter <j_cnt>: 1 register on signal <j_cnt>.
The following registers are absorbed into counter <k_cnt>: 1 register on signal <k_cnt>.
Unit <key_expansion> synthesized (advanced).

Synthesizing (advanced) Unit <rc5>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_output[3]_GND_6_o_wide_mux_84_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[7]_GND_6_o_wide_mux_86_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<7:4>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[11]_GND_6_o_wide_mux_88_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<11:8>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[19]_GND_6_o_wide_mux_92_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<19:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[15]_GND_6_o_wide_mux_90_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<15:12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[23]_GND_6_o_wide_mux_94_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<23:20>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[27]_GND_6_o_wide_mux_96_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<27:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[31]_GND_6_o_wide_mux_98_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<31:28>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[35]_GND_6_o_wide_mux_117_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<35:32>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[39]_GND_6_o_wide_mux_119_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<39:36>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[43]_GND_6_o_wide_mux_121_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<43:40>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[47]_GND_6_o_wide_mux_123_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<47:44>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[55]_GND_6_o_wide_mux_127_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<55:52>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[51]_GND_6_o_wide_mux_125_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<51:48>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[59]_GND_6_o_wide_mux_129_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<59:56>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[63]_GND_6_o_wide_mux_131_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<63:60>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[67]_GND_6_o_wide_mux_150_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<67:64>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[71]_GND_6_o_wide_mux_152_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<71:68>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[75]_GND_6_o_wide_mux_154_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<75:72>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[79]_GND_6_o_wide_mux_156_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<79:76>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[83]_GND_6_o_wide_mux_158_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<83:80>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[91]_GND_6_o_wide_mux_162_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<91:88>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[87]_GND_6_o_wide_mux_160_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<87:84>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[95]_GND_6_o_wide_mux_164_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<95:92>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[99]_GND_6_o_wide_mux_183_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<99:96>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[103]_GND_6_o_wide_mux_185_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<103:100>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[107]_GND_6_o_wide_mux_187_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<107:104>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[111]_GND_6_o_wide_mux_189_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<111:108>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[115]_GND_6_o_wide_mux_191_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<115:112>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[119]_GND_6_o_wide_mux_193_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<119:116>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[127]_GND_6_o_wide_mux_197_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<127:124>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_output[123]_GND_6_o_wide_mux_195_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <output<123:120>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_disp[7]_PWR_6_o_mux_205_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rc5> synthesized (advanced).

Synthesizing (advanced) Unit <rc5_decryption>.
The following registers are absorbed into counter <i_cnt>: 1 register on signal <i_cnt>.
Unit <rc5_decryption> synthesized (advanced).

Synthesizing (advanced) Unit <rc5_encrypt>.
The following registers are absorbed into counter <i_cnt>: 1 register on signal <i_cnt>.
Unit <rc5_encrypt> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 33
 16x7-bit single-port distributed Read Only RAM        : 32
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 11
 32-bit adder                                          : 7
 32-bit subtractor                                     : 4
# Counters                                             : 7
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 2642
 Flip-Flops                                            : 2642
# Multiplexers                                         : 63
 1-bit 26-to-1 multiplexer                             : 32
 128-bit 2-to-1 multiplexer                            : 4
 32-bit 2-to-1 multiplexer                             : 12
 32-bit 26-to-1 multiplexer                            : 4
 32-bit 32-to-1 multiplexer                            : 5
 32-bit 4-to-1 multiplexer                             : 1
 7-bit 4-to-1 multiplexer                              : 1
 7-bit 8-to-1 multiplexer                              : 4
# FSMs                                                 : 3
# Xors                                                 : 4
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <keyExp/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 st_idle     | 00
 st_key_init | 01
 st_key_exp  | 11
 st_ready    | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <encrypt/FSM_1> on signal <state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 st_idle      | 00
 st_pre_round | 01
 st_round_op  | 10
 st_ready     | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <decrypt/FSM_2> on signal <state[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 st_idle       | 00
 st_post_round | 01
 st_round_op   | 10
 st_ready      | 11
---------------------------

Optimizing unit <rc5> ...

Optimizing unit <key_expansion> ...

Optimizing unit <rc5_encrypt> ...

Optimizing unit <rc5_decryption> ...
INFO:Xst:2261 - The FF/Latch <keyExp/k_cnt_0> in Unit <rc5> is equivalent to the following 2 FFs/Latches, which will be removed : <keyExp/j_cnt_0> <keyExp/i_cnt_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rc5, actual ratio is 8.
FlipFlop keyExp/i_cnt_1 has been replicated 1 time(s)
FlipFlop keyExp/k_cnt_0 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2691
 Flip-Flops                                            : 2691

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : rc5.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3406
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 16
#      LUT2                        : 247
#      LUT3                        : 267
#      LUT4                        : 479
#      LUT5                        : 314
#      LUT6                        : 1343
#      MUXCY                       : 326
#      MUXF7                       : 69
#      VCC                         : 1
#      XORCY                       : 337
# FlipFlops/Latches                : 2691
#      FD                          : 15
#      FDC                         : 6
#      FDCE                        : 693
#      FDE                         : 1539
#      FDPE                        : 418
#      FDR                         : 17
#      FDRE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 19
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2691  out of  126800     2%  
 Number of Slice LUTs:                 2672  out of  63400     4%  
    Number used as Logic:              2672  out of  63400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4816
   Number with an unused Flip Flop:    2125  out of   4816    44%  
   Number with an unused LUT:          2144  out of   4816    44%  
   Number of fully used LUT-FF pairs:   547  out of   4816    11%  
   Number of unique control sets:        62

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    210    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2691  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.130ns (Maximum Frequency: 109.527MHz)
   Minimum input arrival time before clock: 1.227ns
   Maximum output required time after clock: 1.341ns
   Maximum combinational path delay: 0.403ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.130ns (frequency: 109.527MHz)
  Total number of paths / destination ports: 6721058550 / 4718
-------------------------------------------------------------------------
Delay:               9.130ns (Levels of Logic = 55)
  Source:            keyExp/s_arr_tmp_8_1 (FF)
  Destination:       keyExp/b_reg_26 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: keyExp/s_arr_tmp_8_1 to keyExp/b_reg_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.361   0.698  keyExp/s_arr_tmp_8_1 (keyExp/s_arr_tmp_8_1)
     LUT6:I0->O            1   0.097   0.556  keyExp/mux11_91 (keyExp/mux11_91)
     LUT6:I2->O            1   0.097   0.000  keyExp/mux11_4 (keyExp/mux11_4)
     MUXF7:I0->O           2   0.277   0.516  keyExp/mux11_2_f7 (keyExp/n0459<1>)
     LUT3:I0->O            1   0.097   0.295  keyExp/Madd_a_tmp11 (keyExp/Madd_a_tmp11)
     LUT4:I3->O            1   0.097   0.000  keyExp/Madd_a_tmp1_lut<0>2 (keyExp/Madd_a_tmp1_lut<0>2)
     MUXCY:S->O            1   0.353   0.000  keyExp/Madd_a_tmp1_cy<0>_1 (keyExp/Madd_a_tmp1_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_2 (keyExp/Madd_a_tmp1_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_3 (keyExp/Madd_a_tmp1_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_4 (keyExp/Madd_a_tmp1_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_5 (keyExp/Madd_a_tmp1_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_6 (keyExp/Madd_a_tmp1_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_7 (keyExp/Madd_a_tmp1_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_8 (keyExp/Madd_a_tmp1_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_9 (keyExp/Madd_a_tmp1_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_10 (keyExp/Madd_a_tmp1_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_11 (keyExp/Madd_a_tmp1_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_12 (keyExp/Madd_a_tmp1_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_13 (keyExp/Madd_a_tmp1_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_14 (keyExp/Madd_a_tmp1_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_15 (keyExp/Madd_a_tmp1_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_16 (keyExp/Madd_a_tmp1_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_17 (keyExp/Madd_a_tmp1_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_18 (keyExp/Madd_a_tmp1_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_19 (keyExp/Madd_a_tmp1_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_20 (keyExp/Madd_a_tmp1_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_21 (keyExp/Madd_a_tmp1_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_22 (keyExp/Madd_a_tmp1_cy<0>23)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_23 (keyExp/Madd_a_tmp1_cy<0>24)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_24 (keyExp/Madd_a_tmp1_cy<0>25)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_25 (keyExp/Madd_a_tmp1_cy<0>26)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_26 (keyExp/Madd_a_tmp1_cy<0>27)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_27 (keyExp/Madd_a_tmp1_cy<0>28)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_28 (keyExp/Madd_a_tmp1_cy<0>29)
     MUXCY:CI->O           0   0.023   0.000  keyExp/Madd_a_tmp1_cy<0>_29 (keyExp/Madd_a_tmp1_cy<0>30)
     XORCY:CI->O          28   0.370   0.401  keyExp/Madd_a_tmp1_xor<0>_30 (keyExp/a_tmp1<31>)
     LUT2:I1->O            1   0.097   0.000  keyExp/Madd_ab_tmp_lut<2> (keyExp/Madd_ab_tmp_lut<2>)
     MUXCY:S->O            1   0.353   0.000  keyExp/Madd_ab_tmp_cy<2> (keyExp/Madd_ab_tmp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_ab_tmp_cy<3> (keyExp/Madd_ab_tmp_cy<3>)
     XORCY:CI->O         161   0.370   0.422  keyExp/Madd_ab_tmp_xor<4> (keyExp/ab_tmp<4>)
     LUT2:I1->O            1   0.097   0.000  keyExp/Madd_b_tmp1_lut<4> (keyExp/Madd_b_tmp1_lut<4>)
     MUXCY:S->O            1   0.353   0.000  keyExp/Madd_b_tmp1_cy<4> (keyExp/Madd_b_tmp1_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_b_tmp1_cy<5> (keyExp/Madd_b_tmp1_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_b_tmp1_cy<6> (keyExp/Madd_b_tmp1_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_b_tmp1_cy<7> (keyExp/Madd_b_tmp1_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_b_tmp1_cy<8> (keyExp/Madd_b_tmp1_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_b_tmp1_cy<9> (keyExp/Madd_b_tmp1_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_b_tmp1_cy<10> (keyExp/Madd_b_tmp1_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_b_tmp1_cy<11> (keyExp/Madd_b_tmp1_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_b_tmp1_cy<12> (keyExp/Madd_b_tmp1_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_b_tmp1_cy<13> (keyExp/Madd_b_tmp1_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  keyExp/Madd_b_tmp1_cy<14> (keyExp/Madd_b_tmp1_cy<14>)
     XORCY:CI->O           4   0.370   0.570  keyExp/Madd_b_tmp1_xor<15> (keyExp/b_tmp1<15>)
     LUT6:I2->O            6   0.097   0.534  keyExp/ab_tmp<1>231 (keyExp/ab_tmp<1>_mmx_out3)
     LUT6:I3->O           10   0.097   0.553  keyExp/ab_tmp<3>91 (keyExp/ab_tmp<3>_mmx_out17)
     LUT5:I2->O            1   0.097   0.000  keyExp/Mmux_b_tmp2210 (keyExp/b_tmp2<10>)
     FDCE:D                    0.008          keyExp/b_reg_10
    ----------------------------------------
    Total                      9.130ns (4.585ns logic, 4.545ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 3383 / 1962
-------------------------------------------------------------------------
Offset:              1.227ns (Levels of Logic = 2)
  Source:            funct<1> (PAD)
  Destination:       exp_vld (FF)
  Destination Clock: CLK rising

  Data Path: funct<1> to exp_vld
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   0.001   0.634  funct_1_IBUF (led_1_OBUF)
     LUT3:I0->O          129   0.097   0.401  Mmux_output[127]_output[127]_mux_66_OUT1291 (Mmux_output[127]_output[127]_mux_66_OUT129)
     FDE:CE                    0.095          exp_vld
    ----------------------------------------
    Total                      1.227ns (0.193ns logic, 1.034ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 19 / 17
-------------------------------------------------------------------------
Offset:              1.341ns (Levels of Logic = 2)
  Source:            decrypt/state_FSM_FFd2 (FF)
  Destination:       led<17> (PAD)
  Source Clock:      CLK rising

  Data Path: decrypt/state_FSM_FFd2 to led<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             69   0.361   0.492  decrypt/state_FSM_FFd2 (decrypt/state_FSM_FFd2)
     LUT2:I0->O           65   0.097   0.391  decrypt/state_do_rdy1 (led_17_OBUF)
     OBUF:I->O                 0.000          led_17_OBUF (led<17>)
    ----------------------------------------
    Total                      1.341ns (0.458ns logic, 0.883ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               0.403ns (Levels of Logic = 2)
  Source:            funct<1> (PAD)
  Destination:       led<1> (PAD)

  Data Path: funct<1> to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   0.001   0.402  funct_1_IBUF (led_1_OBUF)
     OBUF:I->O                 0.000          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      0.403ns (0.001ns logic, 0.402ns route)
                                       (0.2% logic, 99.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.130|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.18 secs
 
--> 

Total memory usage is 433428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   36 (   0 filtered)

