#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication^data_pi~10.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~10.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^data_pi~10.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~10.data[0] (single_port_ram)                       2.764     2.764
data arrival time                                                                                                                     2.764

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.764
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -3.230


#Path 2
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~93.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.a_data[93] (matmul_8x8_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~93.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~93.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.a_data[93] (matmul_8x8_systolic)                       1.863     3.139
data arrival time                                                                                                                    3.139

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.clk[0] (matmul_8x8_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -3.139
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.157


#Path 3
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~82.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.a_data[82] (matmul_8x8_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~82.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~82.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.a_data[82] (matmul_8x8_systolic)                       1.728     3.005
data arrival time                                                                                                                    3.005

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.clk[0] (matmul_8x8_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -3.005
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -3.022


#Path 4
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~73.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~73.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~73.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 5
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~57.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~57.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 6
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~72.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~72.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~72.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 7
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~71.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~71.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~71.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 8
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~70.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~70.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~70.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 9
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~69.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~69.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~69.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 10
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~68.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~68.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~68.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 11
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~67.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~67.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~67.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 12
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~66.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~66.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~66.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 13
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~65.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~65.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~65.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 14
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~64.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~64.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~64.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 15
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 16
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 17
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 18
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~60.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~60.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 19
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 20
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 21
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 22
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~83.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~83.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~83.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 23
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~90.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~90.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~90.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 24
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~127.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
input external delay                                                                                                        0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~127.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                     2.525

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~127.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.525
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.992


#Path 25
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~89.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~89.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~89.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 26
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~88.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~88.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~88.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 27
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~87.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~87.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~87.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 28
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~86.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~86.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~86.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 29
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~85.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~85.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~85.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 30
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~84.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~84.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~84.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 31
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~74.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~74.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~74.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 32
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~82.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~82.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~82.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 33
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~81.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~81.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~81.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 34
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~80.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~80.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~80.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 35
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~79.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~79.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~79.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 36
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~78.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~78.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~78.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 37
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~77.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~77.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~77.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 38
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~76.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~76.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~76.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 39
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~75.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~75.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~75.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 40
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~50.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~50.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 41
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 42
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 43
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 44
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 45
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~49.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~49.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 46
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 47
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 48
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 49
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 50
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~36.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~36.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 51
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 52
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 53
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 54
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 55
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~55.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~55.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 56
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 57
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 58
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~41.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~41.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 59
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 60
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 61
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 62
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 63
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~51.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~51.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 64
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 65
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~54.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~54.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 66
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~53.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~53.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 67
Startpoint: matrix_multiplication^we_b.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^we_b.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.we[0] (single_port_ram)                        2.525     2.525
data arrival time                                                                                                                    2.525

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.525
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.992


#Path 68
Startpoint: matrix_multiplication^data_pi~3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
input external delay                                                                                                       0.000     0.000
matrix_multiplication^data_pi~3.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram)                       2.519     2.519
data arrival time                                                                                                                    2.519

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.509    -0.467
data required time                                                                                                                  -0.467
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.467
data arrival time                                                                                                                   -2.519
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.986


#Path 69
Startpoint: matrix_multiplication^data_pi~112.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~112.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^data_pi~112.inpad[0] (.input)                                                                          0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~112.data[0] (single_port_ram)                       2.450     2.450
data arrival time                                                                                                                      2.450

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~112.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -2.450
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -2.917


#Path 70
Startpoint: matrix_multiplication^addr_pi~5.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^addr_pi_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                       0.000     0.000
clock source latency                                                              0.000     0.000
input external delay                                                              0.000     0.000
matrix_multiplication^addr_pi~5.inpad[0] (.input)                                 0.000     0.000
n2049.in[1] (.names)                                                              2.650     2.650
n2049.out[0] (.names)                                                             0.235     2.885
matrix_multiplication^addr_pi_reg~5_FF_NODE.D[0] (.latch)                         0.000     2.885
data arrival time                                                                           2.885

clock matrix_multiplication^clk (rise edge)                                       0.000     0.000
clock source latency                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                       0.000     0.000
matrix_multiplication^addr_pi_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                 0.000     0.042
cell setup time                                                                  -0.066    -0.024
data required time                                                                         -0.024
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.024
data arrival time                                                                          -2.885
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -2.909


#Path 71
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.b_data[61] (matmul_8x8_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.b_data[61] (matmul_8x8_systolic)                       1.610     2.887
data arrival time                                                                                                                    2.887

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.clk[0] (matmul_8x8_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.887
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.904


#Path 72
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.a_data[3] (matmul_8x8_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.a_data[3] (matmul_8x8_systolic)                       1.608     2.884
data arrival time                                                                                                                   2.884

clock matrix_multiplication^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                               0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.clk[0] (matmul_8x8_systolic)                          0.042     0.042
clock uncertainty                                                                                                         0.000     0.042
cell setup time                                                                                                          -0.060    -0.018
data required time                                                                                                                 -0.018
-----------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                 -0.018
data arrival time                                                                                                                  -2.884
-----------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                   -2.902


#Path 73
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.a_data[29] (matmul_8x8_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.a_data[29] (matmul_8x8_systolic)                       1.592     2.869
data arrival time                                                                                                                    2.869

clock matrix_multiplication^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                0.000     0.000
matrix_multiplication.matmul_8x8_systolic+u_matmul_8x8^c_data_out~0.clk[0] (matmul_8x8_systolic)                           0.042     0.042
clock uncertainty                                                                                                          0.000     0.042
cell setup time                                                                                                           -0.060    -0.018
data required time                                                                                                                  -0.018
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.018
data arrival time                                                                                                                   -2.869
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -2.886


#Path 74
Startpoint: matrix_multiplication^enable_writing_to_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^enable_writing_to_mem_reg_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                   0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
matrix_multiplication^enable_writing_to_mem.inpad[0] (.input)                                 0.000     0.000
n1199.in[1] (.names)                                                                          2.622     2.622
n1199.out[0] (.names)                                                                         0.235     2.857
matrix_multiplication^enable_writing_to_mem_reg_FF_NODE.D[0] (.latch)                         0.000     2.857
data arrival time                                                                                       2.857

clock matrix_multiplication^clk (rise edge)                                                   0.000     0.000
clock source latency                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                   0.000     0.000
matrix_multiplication^enable_writing_to_mem_reg_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                      -2.857
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -2.881


#Path 75
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 76
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~68.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~68.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~68.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 77
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 78
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 79
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~77.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~77.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~77.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 80
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~76.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~76.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~76.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 81
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~75.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~75.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~75.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 82
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~74.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~74.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~74.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 83
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 84
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 85
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~30.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~30.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 86
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 87
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 88
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 89
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 90
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 91
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 92
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~36.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~36.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 93
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 94
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 95
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 96
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 97
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~41.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~41.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 98
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 99
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#Path 100
Startpoint: matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.addr[6] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^b_addr_muxed_reg~6_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.addr[6] (single_port_ram)                       2.244     2.410
data arrival time                                                                                                                     2.410

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -2.410
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -2.877


#End of timing report
