<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › rtl8712 › rtl871x_mp_phy_regdef.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>rtl871x_mp_phy_regdef.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm"> *	Copyright(c) 2008,  RealTEK Technology Inc. All Right Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Module:	__INC_HAL8192SPHYREG_H</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Note:	1. Define PMAC/BB register map</span>
<span class="cm"> *			2. Define RF register map</span>
<span class="cm"> *			3. PMAC/BB register bit mask.</span>
<span class="cm"> *			4. RF reg bit mask.</span>
<span class="cm"> *			5. Other BB/RF relative definition.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Export:	Constants, macro, functions(API), global variables(None).</span>
<span class="cm"> *</span>
<span class="cm"> * Abbrev:</span>
<span class="cm"> *</span>
<span class="cm"> * History:</span>
<span class="cm"> *	Data			Who		Remark</span>
<span class="cm"> *	08/07/2007	MHC		1. Porting from 9x series PHYCFG.h.</span>
<span class="cm"> *						2. Reorganize code architecture.</span>
<span class="cm"> *	09/25/2008	MH		1. Add RL6052 register definition</span>
<span class="cm"> *</span>
<span class="cm"> *****************************************************************************/</span>
<span class="cp">#ifndef __RTL871X_MP_PHY_REGDEF_H</span>
<span class="cp">#define __RTL871X_MP_PHY_REGDEF_H</span>


<span class="cm">/*--------------------------Define Parameters-------------------------------*/</span>

<span class="cm">/*============================================================</span>
<span class="cm"> *       8192S Regsiter offset definition</span>
<span class="cm"> *============================================================</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF</span>
<span class="cm"> * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF</span>
<span class="cm"> * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00</span>
<span class="cm"> * 3. RF register 0x00-2E</span>
<span class="cm"> * 4. Bit Mask for BB/RF register</span>
<span class="cm"> * 5. Other definition for BB/RF R/W</span>
<span class="cm"> *</span>
<span class="cm"> * 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF</span>
<span class="cm"> * 1. Page1(0x100)</span>
<span class="cm"> */</span>
<span class="cp">#define	rPMAC_Reset			0x100</span>
<span class="cp">#define	rPMAC_TxStart			0x104</span>
<span class="cp">#define	rPMAC_TxLegacySIG		0x108</span>
<span class="cp">#define	rPMAC_TxHTSIG1			0x10c</span>
<span class="cp">#define	rPMAC_TxHTSIG2			0x110</span>
<span class="cp">#define	rPMAC_PHYDebug			0x114</span>
<span class="cp">#define	rPMAC_TxPacketNum		0x118</span>
<span class="cp">#define	rPMAC_TxIdle			0x11c</span>
<span class="cp">#define	rPMAC_TxMACHeader0		0x120</span>
<span class="cp">#define	rPMAC_TxMACHeader1		0x124</span>
<span class="cp">#define	rPMAC_TxMACHeader2		0x128</span>
<span class="cp">#define	rPMAC_TxMACHeader3		0x12c</span>
<span class="cp">#define	rPMAC_TxMACHeader4		0x130</span>
<span class="cp">#define	rPMAC_TxMACHeader5		0x134</span>
<span class="cp">#define	rPMAC_TxDataType		0x138</span>
<span class="cp">#define	rPMAC_TxRandomSeed		0x13c</span>
<span class="cp">#define	rPMAC_CCKPLCPPreamble		0x140</span>
<span class="cp">#define	rPMAC_CCKPLCPHeader		0x144</span>
<span class="cp">#define	rPMAC_CCKCRC16			0x148</span>
<span class="cp">#define	rPMAC_OFDMRxCRC32OK		0x170</span>
<span class="cp">#define	rPMAC_OFDMRxCRC32Er		0x174</span>
<span class="cp">#define	rPMAC_OFDMRxParityEr		0x178</span>
<span class="cp">#define	rPMAC_OFDMRxCRC8Er		0x17c</span>
<span class="cp">#define	rPMAC_CCKCRxRC16Er		0x180</span>
<span class="cp">#define	rPMAC_CCKCRxRC32Er		0x184</span>
<span class="cp">#define	rPMAC_CCKCRxRC32OK		0x188</span>
<span class="cp">#define	rPMAC_TxStatus			0x18c</span>

<span class="cm">/*</span>
<span class="cm"> * 2. Page2(0x200)</span>
<span class="cm"> *</span>
<span class="cm"> * The following two definition are only used for USB interface.</span>
<span class="cm"> *#define RF_BB_CMD_ADDR	0x02c0	// RF/BB read/write command address.</span>
<span class="cm"> *#define RF_BB_CMD_DATA	0x02c4	// RF/BB read/write command data.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * 3. Page8(0x800)</span>
<span class="cm"> */</span>
<span class="cp">#define	rFPGA0_RFMOD			0x800	</span><span class="cm">/*RF mode &amp; CCK TxSC RF</span>
<span class="cm">						 * BW Setting?? */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_TxInfo			0x804	</span><span class="cm">/* Status report?? */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_PSDFunction		0x808</span>
<span class="cp">#define	rFPGA0_TxGainStage		0x80c	</span><span class="cm">/* Set TX PWR init gain? */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_RFTiming1		0x810	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_RFTiming2		0x814</span>
<span class="cp">#define	rFPGA0_XA_HSSIParameter1	0x820	</span><span class="cm">/* RF 3 wire register */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_XA_HSSIParameter2	0x824</span>
<span class="cp">#define	rFPGA0_XB_HSSIParameter1	0x828</span>
<span class="cp">#define	rFPGA0_XB_HSSIParameter2	0x82c</span>
<span class="cp">#define	rFPGA0_XC_HSSIParameter1	0x830</span>
<span class="cp">#define	rFPGA0_XC_HSSIParameter2	0x834</span>
<span class="cp">#define	rFPGA0_XD_HSSIParameter1	0x838</span>
<span class="cp">#define	rFPGA0_XD_HSSIParameter2	0x83c</span>
<span class="cp">#define	rFPGA0_XA_LSSIParameter		0x840</span>
<span class="cp">#define	rFPGA0_XB_LSSIParameter		0x844</span>
<span class="cp">#define	rFPGA0_XC_LSSIParameter		0x848</span>
<span class="cp">#define	rFPGA0_XD_LSSIParameter		0x84c</span>

<span class="cp">#define	rFPGA0_RFWakeUpParameter	0x850	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_RFSleepUpParameter	0x854</span>

<span class="cp">#define	rFPGA0_XAB_SwitchControl	0x858	</span><span class="cm">/* RF Channel switch */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_XCD_SwitchControl	0x85c</span>

<span class="cp">#define	rFPGA0_XA_RFInterfaceOE		0x860	</span><span class="cm">/* RF Channel switch */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_XB_RFInterfaceOE		0x864</span>
<span class="cp">#define	rFPGA0_XC_RFInterfaceOE		0x868</span>
<span class="cp">#define	rFPGA0_XD_RFInterfaceOE		0x86c</span>
<span class="cp">#define	rFPGA0_XAB_RFInterfaceSW	0x870	</span><span class="cm">/* RF Interface Software Ctrl */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_XCD_RFInterfaceSW	0x874</span>

<span class="cp">#define	rFPGA0_XAB_RFParameter		0x878	</span><span class="cm">/* RF Parameter */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_XCD_RFParameter		0x87c</span>

<span class="cp">#define	rFPGA0_AnalogParameter1		0x880	</span><span class="cm">/* Crystal cap setting</span>
<span class="cm">						 * RF-R/W protection</span>
<span class="cm">						 * for parameter4?? */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_AnalogParameter2		0x884</span>
<span class="cp">#define	rFPGA0_AnalogParameter3		0x888	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_AnalogParameter4		0x88c</span>

<span class="cp">#define	rFPGA0_XA_LSSIReadBack		0x8a0	</span><span class="cm">/* Tranceiver LSSI Readback */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_XB_LSSIReadBack		0x8a4</span>
<span class="cp">#define	rFPGA0_XC_LSSIReadBack		0x8a8</span>
<span class="cp">#define	rFPGA0_XD_LSSIReadBack		0x8ac</span>

<span class="cp">#define	rFPGA0_PSDReport		0x8b4	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_XAB_RFInterfaceRB	0x8e0	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rFPGA0_XCD_RFInterfaceRB	0x8e4	</span><span class="cm">/* Useless now */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * 4. Page9(0x900)</span>
<span class="cm"> */</span>
<span class="cp">#define	rFPGA1_RFMOD			0x900	</span><span class="cm">/* RF mode &amp; OFDM TxSC */</span><span class="cp"></span>

<span class="cp">#define	rFPGA1_TxBlock			0x904	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rFPGA1_DebugSelect		0x908	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rFPGA1_TxInfo			0x90c	</span><span class="cm">/* Useless now */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * 5. PageA(0xA00)</span>
<span class="cm"> *</span>
<span class="cm"> * Set Control channel to upper or lower.</span>
<span class="cm"> * These settings are required only for 40MHz */</span>
<span class="cp">#define	rCCK0_System			0xa00</span>

<span class="cp">#define	rCCK0_AFESetting		0xa04	</span><span class="cm">/* Disable init gain now */</span><span class="cp"></span>
<span class="cp">#define	rCCK0_CCA			0xa08	</span><span class="cm">/* Disable init gain now */</span><span class="cp"></span>

<span class="cp">#define	rCCK0_RxAGC1			0xa0c</span>
<span class="cm">/* AGC default value, saturation level</span>
<span class="cm"> * Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now.</span>
<span class="cm"> * Not the same as 90 series */</span>
<span class="cp">#define	rCCK0_RxAGC2			0xa10	</span><span class="cm">/* AGC &amp; DAGC */</span><span class="cp"></span>

<span class="cp">#define	rCCK0_RxHP			0xa14</span>

<span class="cp">#define	rCCK0_DSPParameter1		0xa18	</span><span class="cm">/* Timing recovery &amp; Channel</span>
<span class="cm">						 * estimation threshold */</span><span class="cp"></span>
<span class="cp">#define	rCCK0_DSPParameter2		0xa1c	</span><span class="cm">/* SQ threshold */</span><span class="cp"></span>

<span class="cp">#define	rCCK0_TxFilter1			0xa20</span>
<span class="cp">#define	rCCK0_TxFilter2			0xa24</span>
<span class="cp">#define	rCCK0_DebugPort			0xa28	</span><span class="cm">/* debug port and Tx filter3 */</span><span class="cp"></span>
<span class="cp">#define	rCCK0_FalseAlarmReport		0xa2c	</span><span class="cm">/* 0xa2d useless now 0xa30-a4f</span>
<span class="cm">						 * channel report */</span><span class="cp"></span>
<span class="cp">#define	rCCK0_TRSSIReport		0xa50</span>
<span class="cp">#define	rCCK0_RxReport			0xa54   </span><span class="cm">/* 0xa57 */</span><span class="cp"></span>
<span class="cp">#define	rCCK0_FACounterLower		0xa5c   </span><span class="cm">/* 0xa5b */</span><span class="cp"></span>
<span class="cp">#define	rCCK0_FACounterUpper		0xa58   </span><span class="cm">/* 0xa5c */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * 6. PageC(0xC00)</span>
<span class="cm"> */</span>
<span class="cp">#define	rOFDM0_LSTF			0xc00</span>
<span class="cp">#define	rOFDM0_TRxPathEnable		0xc04</span>
<span class="cp">#define	rOFDM0_TRMuxPar			0xc08</span>
<span class="cp">#define	rOFDM0_TRSWIsolation		0xc0c</span>

<span class="cm">/*RxIQ DC offset, Rx digital filter, DC notch filter */</span>
<span class="cp">#define	rOFDM0_XARxAFE			0xc10</span>
<span class="cp">#define	rOFDM0_XARxIQImbalance		0xc14  </span><span class="cm">/* RxIQ imbalance matrix */</span><span class="cp"></span>
<span class="cp">#define	rOFDM0_XBRxAFE			0xc18</span>
<span class="cp">#define	rOFDM0_XBRxIQImbalance		0xc1c</span>
<span class="cp">#define	rOFDM0_XCRxAFE			0xc20</span>
<span class="cp">#define	rOFDM0_XCRxIQImbalance		0xc24</span>
<span class="cp">#define	rOFDM0_XDRxAFE			0xc28</span>
<span class="cp">#define	rOFDM0_XDRxIQImbalance		0xc2c</span>

<span class="cp">#define	rOFDM0_RxDetector1		0xc30  </span><span class="cm">/* PD,BW &amp; SBD DM tune</span>
<span class="cm">						* init gain */</span><span class="cp"></span>
<span class="cp">#define	rOFDM0_RxDetector2		0xc34  </span><span class="cm">/* SBD &amp; Fame Sync. */</span><span class="cp"></span>
<span class="cp">#define	rOFDM0_RxDetector3		0xc38  </span><span class="cm">/* Frame Sync. */</span><span class="cp"></span>
<span class="cp">#define	rOFDM0_RxDetector4		0xc3c  </span><span class="cm">/* PD, SBD, Frame Sync &amp;</span>
<span class="cm">						* Short-GI */</span><span class="cp"></span>

<span class="cp">#define	rOFDM0_RxDSP			0xc40  </span><span class="cm">/* Rx Sync Path */</span><span class="cp"></span>
<span class="cp">#define	rOFDM0_CFOandDAGC		0xc44  </span><span class="cm">/* CFO &amp; DAGC */</span><span class="cp"></span>
<span class="cp">#define	rOFDM0_CCADropThreshold		0xc48 </span><span class="cm">/* CCA Drop threshold */</span><span class="cp"></span>
<span class="cp">#define	rOFDM0_ECCAThreshold		0xc4c </span><span class="cm">/* energy CCA */</span><span class="cp"></span>

<span class="cp">#define	rOFDM0_XAAGCCore1		0xc50	</span><span class="cm">/* DIG */</span><span class="cp"></span>
<span class="cp">#define	rOFDM0_XAAGCCore2		0xc54</span>
<span class="cp">#define	rOFDM0_XBAGCCore1		0xc58</span>
<span class="cp">#define	rOFDM0_XBAGCCore2		0xc5c</span>
<span class="cp">#define	rOFDM0_XCAGCCore1		0xc60</span>
<span class="cp">#define	rOFDM0_XCAGCCore2		0xc64</span>
<span class="cp">#define	rOFDM0_XDAGCCore1		0xc68</span>
<span class="cp">#define	rOFDM0_XDAGCCore2		0xc6c</span>
<span class="cp">#define	rOFDM0_AGCParameter1		0xc70</span>
<span class="cp">#define	rOFDM0_AGCParameter2		0xc74</span>
<span class="cp">#define	rOFDM0_AGCRSSITable		0xc78</span>
<span class="cp">#define	rOFDM0_HTSTFAGC			0xc7c</span>

<span class="cp">#define	rOFDM0_XATxIQImbalance		0xc80	</span><span class="cm">/* TX PWR TRACK and DIG */</span><span class="cp"></span>
<span class="cp">#define	rOFDM0_XATxAFE			0xc84</span>
<span class="cp">#define	rOFDM0_XBTxIQImbalance		0xc88</span>
<span class="cp">#define	rOFDM0_XBTxAFE			0xc8c</span>
<span class="cp">#define	rOFDM0_XCTxIQImbalance		0xc90</span>
<span class="cp">#define	rOFDM0_XCTxAFE			0xc94</span>
<span class="cp">#define	rOFDM0_XDTxIQImbalance		0xc98</span>
<span class="cp">#define	rOFDM0_XDTxAFE			0xc9c</span>

<span class="cp">#define	rOFDM0_RxHPParameter		0xce0</span>
<span class="cp">#define	rOFDM0_TxPseudoNoiseWgt		0xce4</span>
<span class="cp">#define	rOFDM0_FrameSync		0xcf0</span>
<span class="cp">#define	rOFDM0_DFSReport		0xcf4</span>
<span class="cp">#define	rOFDM0_TxCoeff1			0xca4</span>
<span class="cp">#define	rOFDM0_TxCoeff2			0xca8</span>
<span class="cp">#define	rOFDM0_TxCoeff3			0xcac</span>
<span class="cp">#define	rOFDM0_TxCoeff4			0xcb0</span>
<span class="cp">#define	rOFDM0_TxCoeff5			0xcb4</span>
<span class="cp">#define	rOFDM0_TxCoeff6			0xcb8</span>

<span class="cm">/*</span>
<span class="cm"> * 7. PageD(0xD00)</span>
<span class="cm"> */</span>
<span class="cp">#define	rOFDM1_LSTF			0xd00</span>
<span class="cp">#define	rOFDM1_TRxPathEnable		0xd04</span>

<span class="cp">#define	rOFDM1_CFO			0xd08	</span><span class="cm">/* No setting now */</span><span class="cp"></span>
<span class="cp">#define	rOFDM1_CSI1			0xd10</span>
<span class="cp">#define	rOFDM1_SBD			0xd14</span>
<span class="cp">#define	rOFDM1_CSI2			0xd18</span>
<span class="cp">#define	rOFDM1_CFOTracking		0xd2c</span>
<span class="cp">#define	rOFDM1_TRxMesaure1		0xd34</span>
<span class="cp">#define	rOFDM1_IntfDet			0xd3c</span>
<span class="cp">#define	rOFDM1_PseudoNoiseStateAB	0xd50</span>
<span class="cp">#define	rOFDM1_PseudoNoiseStateCD	0xd54</span>
<span class="cp">#define	rOFDM1_RxPseudoNoiseWgt		0xd58</span>

<span class="cp">#define	rOFDM_PHYCounter1		0xda0  </span><span class="cm">/* cca, parity fail */</span><span class="cp"></span>
<span class="cp">#define	rOFDM_PHYCounter2		0xda4  </span><span class="cm">/* rate illegal, crc8 fail */</span><span class="cp"></span>
<span class="cp">#define	rOFDM_PHYCounter3		0xda8  </span><span class="cm">/* MCS not support */</span><span class="cp"></span>
<span class="cp">#define	rOFDM_ShortCFOAB		0xdac  </span><span class="cm">/* No setting now */</span><span class="cp"></span>
<span class="cp">#define	rOFDM_ShortCFOCD		0xdb0</span>
<span class="cp">#define	rOFDM_LongCFOAB			0xdb4</span>
<span class="cp">#define	rOFDM_LongCFOCD			0xdb8</span>
<span class="cp">#define	rOFDM_TailCFOAB			0xdbc</span>
<span class="cp">#define	rOFDM_TailCFOCD			0xdc0</span>
<span class="cp">#define	rOFDM_PWMeasure1		0xdc4</span>
<span class="cp">#define	rOFDM_PWMeasure2		0xdc8</span>
<span class="cp">#define	rOFDM_BWReport			0xdcc</span>
<span class="cp">#define	rOFDM_AGCReport			0xdd0</span>
<span class="cp">#define	rOFDM_RxSNR			0xdd4</span>
<span class="cp">#define	rOFDM_RxEVMCSI			0xdd8</span>
<span class="cp">#define	rOFDM_SIGReport			0xddc</span>

<span class="cm">/*</span>
<span class="cm"> * 8. PageE(0xE00)</span>
<span class="cm"> */</span>
<span class="cp">#define	rTxAGC_Rate18_06		0xe00</span>
<span class="cp">#define	rTxAGC_Rate54_24		0xe04</span>
<span class="cp">#define	rTxAGC_CCK_Mcs32		0xe08</span>
<span class="cp">#define	rTxAGC_Mcs03_Mcs00		0xe10</span>
<span class="cp">#define	rTxAGC_Mcs07_Mcs04		0xe14</span>
<span class="cp">#define	rTxAGC_Mcs11_Mcs08		0xe18</span>
<span class="cp">#define	rTxAGC_Mcs15_Mcs12		0xe1c</span>

<span class="cm">/* Analog- control in RX_WAIT_CCA : REG: EE0</span>
<span class="cm"> * [Analog- Power &amp; Control Register] */</span>
<span class="cp">#define		rRx_Wait_CCCA		0xe70</span>
<span class="cp">#define	rAnapar_Ctrl_BB			0xee0</span>

<span class="cm">/*</span>
<span class="cm"> * 7. RF Register 0x00-0x2E (RF 8256)</span>
<span class="cm"> *    RF-0222D 0x00-3F</span>
<span class="cm"> *</span>
<span class="cm"> * Zebra1</span>
<span class="cm"> */</span>
<span class="cp">#define	rZebra1_HSSIEnable		0x0	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rZebra1_TRxEnable1		0x1</span>
<span class="cp">#define	rZebra1_TRxEnable2		0x2</span>
<span class="cp">#define	rZebra1_AGC			0x4</span>
<span class="cp">#define	rZebra1_ChargePump		0x5</span>
<span class="cp">#define	rZebra1_Channel			0x7	</span><span class="cm">/* RF channel switch */</span><span class="cp"></span>
<span class="cp">#define	rZebra1_TxGain			0x8	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rZebra1_TxLPF			0x9</span>
<span class="cp">#define	rZebra1_RxLPF			0xb</span>
<span class="cp">#define	rZebra1_RxHPFCorner		0xc</span>

<span class="cm">/* Zebra4 */</span>
<span class="cp">#define	rGlobalCtrl			0	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rRTL8256_TxLPF			19</span>
<span class="cp">#define	rRTL8256_RxLPF			11</span>

<span class="cm">/* RTL8258 */</span>
<span class="cp">#define	rRTL8258_TxLPF			0x11	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	rRTL8258_RxLPF			0x13</span>
<span class="cp">#define	rRTL8258_RSSILPF		0xa</span>

<span class="cm">/* RL6052 Register definition */</span>
<span class="cp">#define	RF_AC				0x00</span>
<span class="cp">#define	RF_IQADJ_G1			0x01</span>
<span class="cp">#define	RF_IQADJ_G2			0x02</span>
<span class="cp">#define	RF_POW_TRSW			0x05</span>

<span class="cp">#define	RF_GAIN_RX			0x06</span>
<span class="cp">#define	RF_GAIN_TX			0x07</span>

<span class="cp">#define	RF_TXM_IDAC			0x08</span>
<span class="cp">#define	RF_BS_IQGEN			0x0F</span>

<span class="cp">#define	RF_MODE1			0x10</span>
<span class="cp">#define	RF_MODE2			0x11</span>

<span class="cp">#define	RF_RX_AGC_HP			0x12</span>
<span class="cp">#define	RF_TX_AGC			0x13</span>
<span class="cp">#define	RF_BIAS				0x14</span>
<span class="cp">#define	RF_IPA				0x15</span>
<span class="cp">#define	RF_POW_ABILITY			0x17</span>
<span class="cp">#define	RF_MODE_AG			0x18</span>
<span class="cp">#define	rRfChannel			0x18	</span><span class="cm">/* RF channel and BW switch */</span><span class="cp"></span>
<span class="cp">#define	RF_CHNLBW			0x18	</span><span class="cm">/* RF channel and BW switch */</span><span class="cp"></span>
<span class="cp">#define	RF_TOP				0x19</span>
<span class="cp">#define	RF_RX_G1			0x1A</span>
<span class="cp">#define	RF_RX_G2			0x1B</span>
<span class="cp">#define	RF_RX_BB2			0x1C</span>
<span class="cp">#define	RF_RX_BB1			0x1D</span>

<span class="cp">#define	RF_RCK1				0x1E</span>
<span class="cp">#define	RF_RCK2				0x1F</span>

<span class="cp">#define	RF_TX_G1			0x20</span>
<span class="cp">#define	RF_TX_G2			0x21</span>
<span class="cp">#define	RF_TX_G3			0x22</span>

<span class="cp">#define	RF_TX_BB1			0x23</span>
<span class="cp">#define	RF_T_METER			0x24</span>

<span class="cp">#define	RF_SYN_G1			0x25	</span><span class="cm">/* RF TX Power control */</span><span class="cp"></span>
<span class="cp">#define	RF_SYN_G2			0x26	</span><span class="cm">/* RF TX Power control */</span><span class="cp"></span>
<span class="cp">#define	RF_SYN_G3			0x27	</span><span class="cm">/* RF TX Power control */</span><span class="cp"></span>
<span class="cp">#define	RF_SYN_G4			0x28	</span><span class="cm">/* RF TX Power control */</span><span class="cp"></span>
<span class="cp">#define	RF_SYN_G5			0x29	</span><span class="cm">/* RF TX Power control */</span><span class="cp"></span>
<span class="cp">#define	RF_SYN_G6			0x2A	</span><span class="cm">/* RF TX Power control */</span><span class="cp"></span>
<span class="cp">#define	RF_SYN_G7			0x2B	</span><span class="cm">/* RF TX Power control */</span><span class="cp"></span>
<span class="cp">#define	RF_SYN_G8			0x2C	</span><span class="cm">/* RF TX Power control */</span><span class="cp"></span>

<span class="cp">#define	RF_RCK_OS			0x30	</span><span class="cm">/* RF TX PA control */</span><span class="cp"></span>

<span class="cp">#define	RF_TXPA_G1			0x31	</span><span class="cm">/* RF TX PA control */</span><span class="cp"></span>
<span class="cp">#define	RF_TXPA_G2			0x32	</span><span class="cm">/* RF TX PA control */</span><span class="cp"></span>
<span class="cp">#define	RF_TXPA_G3			0x33	</span><span class="cm">/* RF TX PA control */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Bit Mask</span>
<span class="cm"> *</span>
<span class="cm"> * 1. Page1(0x100) */</span>
<span class="cp">#define	bBBResetB			0x100	</span><span class="cm">/* Useless now? */</span><span class="cp"></span>
<span class="cp">#define	bGlobalResetB			0x200</span>
<span class="cp">#define	bOFDMTxStart			0x4</span>
<span class="cp">#define	bCCKTxStart			0x8</span>
<span class="cp">#define	bCRC32Debug			0x100</span>
<span class="cp">#define	bPMACLoopback			0x10</span>
<span class="cp">#define	bTxLSIG				0xffffff</span>
<span class="cp">#define	bOFDMTxRate			0xf</span>
<span class="cp">#define	bOFDMTxReserved			0x10</span>
<span class="cp">#define	bOFDMTxLength			0x1ffe0</span>
<span class="cp">#define	bOFDMTxParity			0x20000</span>
<span class="cp">#define	bTxHTSIG1			0xffffff</span>
<span class="cp">#define	bTxHTMCSRate			0x7f</span>
<span class="cp">#define	bTxHTBW				0x80</span>
<span class="cp">#define	bTxHTLength			0xffff00</span>
<span class="cp">#define	bTxHTSIG2			0xffffff</span>
<span class="cp">#define	bTxHTSmoothing			0x1</span>
<span class="cp">#define	bTxHTSounding			0x2</span>
<span class="cp">#define	bTxHTReserved			0x4</span>
<span class="cp">#define	bTxHTAggreation			0x8</span>
<span class="cp">#define	bTxHTSTBC			0x30</span>
<span class="cp">#define	bTxHTAdvanceCoding		0x40</span>
<span class="cp">#define	bTxHTShortGI			0x80</span>
<span class="cp">#define	bTxHTNumberHT_LTF		0x300</span>
<span class="cp">#define	bTxHTCRC8			0x3fc00</span>
<span class="cp">#define	bCounterReset			0x10000</span>
<span class="cp">#define	bNumOfOFDMTx			0xffff</span>
<span class="cp">#define	bNumOfCCKTx			0xffff0000</span>
<span class="cp">#define	bTxIdleInterval			0xffff</span>
<span class="cp">#define	bOFDMService			0xffff0000</span>
<span class="cp">#define	bTxMACHeader			0xffffffff</span>
<span class="cp">#define	bTxDataInit			0xff</span>
<span class="cp">#define	bTxHTMode			0x100</span>
<span class="cp">#define	bTxDataType			0x30000</span>
<span class="cp">#define	bTxRandomSeed			0xffffffff</span>
<span class="cp">#define	bCCKTxPreamble			0x1</span>
<span class="cp">#define	bCCKTxSFD			0xffff0000</span>
<span class="cp">#define	bCCKTxSIG			0xff</span>
<span class="cp">#define	bCCKTxService			0xff00</span>
<span class="cp">#define	bCCKLengthExt			0x8000</span>
<span class="cp">#define	bCCKTxLength			0xffff0000</span>
<span class="cp">#define	bCCKTxCRC16			0xffff</span>
<span class="cp">#define	bCCKTxStatus			0x1</span>
<span class="cp">#define	bOFDMTxStatus			0x2</span>
<span class="cp">#define IS_BB_REG_OFFSET_92S(_Offset)	((_Offset &gt;= 0x800) &amp;&amp; \</span>
<span class="cp">					(_Offset &lt;= 0xfff))</span>

<span class="cm">/* 2. Page8(0x800) */</span>
<span class="cp">#define	bRFMOD			0x1	</span><span class="cm">/* Reg 0x800 rFPGA0_RFMOD */</span><span class="cp"></span>
<span class="cp">#define	bJapanMode		0x2</span>
<span class="cp">#define	bCCKTxSC		0x30</span>
<span class="cp">#define	bCCKEn			0x1000000</span>
<span class="cp">#define	bOFDMEn			0x2000000</span>

<span class="cp">#define	bOFDMRxADCPhase         0x10000	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	bOFDMTxDACPhase         0x40000</span>
<span class="cp">#define	bXATxAGC                0x3f</span>
<span class="cp">#define	bXBTxAGC                0xf00	</span><span class="cm">/* Reg 80c rFPGA0_TxGainStage */</span><span class="cp"></span>
<span class="cp">#define	bXCTxAGC                0xf000</span>
<span class="cp">#define	bXDTxAGC                0xf0000</span>

<span class="cp">#define	bPAStart		0xf0000000	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	bTRStart		0x00f00000</span>
<span class="cp">#define	bRFStart		0x0000f000</span>
<span class="cp">#define	bBBStart		0x000000f0</span>
<span class="cp">#define	bBBCCKStart		0x0000000f</span>
<span class="cp">#define	bPAEnd			0xf          </span><span class="cm">/* Reg0x814 */</span><span class="cp"></span>
<span class="cp">#define	bTREnd			0x0f000000</span>
<span class="cp">#define	bRFEnd			0x000f0000</span>
<span class="cp">#define	bCCAMask		0x000000f0   </span><span class="cm">/* T2R */</span><span class="cp"></span>
<span class="cp">#define	bR2RCCAMask		0x00000f00</span>
<span class="cp">#define	bHSSI_R2TDelay		0xf8000000</span>
<span class="cp">#define	bHSSI_T2RDelay		0xf80000</span>
<span class="cp">#define	bContTxHSSI		0x400     </span><span class="cm">/* change gain at continue Tx */</span><span class="cp"></span>
<span class="cp">#define	bIGFromCCK		0x200</span>
<span class="cp">#define	bAGCAddress		0x3f</span>
<span class="cp">#define	bRxHPTx			0x7000</span>
<span class="cp">#define	bRxHPT2R		0x38000</span>
<span class="cp">#define	bRxHPCCKIni		0xc0000</span>
<span class="cp">#define	bAGCTxCode		0xc00000</span>
<span class="cp">#define	bAGCRxCode		0x300000</span>
<span class="cp">#define	b3WireDataLength	0x800	</span><span class="cm">/* Reg 0x820~84f rFPGA0_XA_HSSIParm1 */</span><span class="cp"></span>
<span class="cp">#define	b3WireAddressLength	0x400</span>
<span class="cp">#define	b3WireRFPowerDown	0x1	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	b5GPAPEPolarity		0x40000000</span>
<span class="cp">#define	b2GPAPEPolarity		0x80000000</span>
<span class="cp">#define	bRFSW_TxDefaultAnt	0x3</span>
<span class="cp">#define	bRFSW_TxOptionAnt	0x30</span>
<span class="cp">#define	bRFSW_RxDefaultAnt	0x300</span>
<span class="cp">#define	bRFSW_RxOptionAnt	0x3000</span>
<span class="cp">#define	bRFSI_3WireData		0x1</span>
<span class="cp">#define	bRFSI_3WireClock	0x2</span>
<span class="cp">#define	bRFSI_3WireLoad		0x4</span>
<span class="cp">#define	bRFSI_3WireRW		0x8</span>
<span class="cp">#define	bRFSI_3Wire		0xf</span>
<span class="cp">#define	bRFSI_RFENV		0x10	</span><span class="cm">/* Reg 0x870 rFPGA0_XAB_RFInterfaceSW */</span><span class="cp"></span>
<span class="cp">#define	bRFSI_TRSW		0x20	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	bRFSI_TRSWB		0x40</span>
<span class="cp">#define	bRFSI_ANTSW		0x100</span>
<span class="cp">#define	bRFSI_ANTSWB		0x200</span>
<span class="cp">#define	bRFSI_PAPE		0x400</span>
<span class="cp">#define	bRFSI_PAPE5G		0x800</span>
<span class="cp">#define	bBandSelect		0x1</span>
<span class="cp">#define	bHTSIG2_GI		0x80</span>
<span class="cp">#define	bHTSIG2_Smoothing	0x01</span>
<span class="cp">#define	bHTSIG2_Sounding	0x02</span>
<span class="cp">#define	bHTSIG2_Aggreaton	0x08</span>
<span class="cp">#define	bHTSIG2_STBC		0x30</span>
<span class="cp">#define	bHTSIG2_AdvCoding	0x40</span>
<span class="cp">#define	bHTSIG2_NumOfHTLTF	0x300</span>
<span class="cp">#define	bHTSIG2_CRC8		0x3fc</span>
<span class="cp">#define	bHTSIG1_MCS		0x7f</span>
<span class="cp">#define	bHTSIG1_BandWidth	0x80</span>
<span class="cp">#define	bHTSIG1_HTLength	0xffff</span>
<span class="cp">#define	bLSIG_Rate		0xf</span>
<span class="cp">#define	bLSIG_Reserved		0x10</span>
<span class="cp">#define	bLSIG_Length		0x1fffe</span>
<span class="cp">#define	bLSIG_Parity		0x20</span>
<span class="cp">#define	bCCKRxPhase		0x4</span>
<span class="cp">#define	bLSSIReadAddress	0x7f800000   </span><span class="cm">/* T65 RF */</span><span class="cp"></span>
<span class="cp">#define	bLSSIReadEdge		0x80000000   </span><span class="cm">/* LSSI &quot;Read&quot; edge signal */</span><span class="cp"></span>
<span class="cp">#define	bLSSIReadBackData	0xfffff		</span><span class="cm">/* T65 RF */</span><span class="cp"></span>
<span class="cp">#define	bLSSIReadOKFlag		0x1000	</span><span class="cm">/* Useless now */</span><span class="cp"></span>
<span class="cp">#define	bCCKSampleRate		0x8       </span><span class="cm">/*0: 44MHz, 1:88MHz*/</span><span class="cp"></span>
<span class="cp">#define	bRegulator0Standby	0x1</span>
<span class="cp">#define	bRegulatorPLLStandby	0x2</span>
<span class="cp">#define	bRegulator1Standby	0x4</span>
<span class="cp">#define	bPLLPowerUp		0x8</span>
<span class="cp">#define	bDPLLPowerUp		0x10</span>
<span class="cp">#define	bDA10PowerUp		0x20</span>
<span class="cp">#define	bAD7PowerUp		0x200</span>
<span class="cp">#define	bDA6PowerUp		0x2000</span>
<span class="cp">#define	bXtalPowerUp		0x4000</span>
<span class="cp">#define	b40MDClkPowerUP		0x8000</span>
<span class="cp">#define	bDA6DebugMode		0x20000</span>
<span class="cp">#define	bDA6Swing		0x380000</span>

<span class="cm">/* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */</span>
<span class="cp">#define	bADClkPhase		0x4000000</span>

<span class="cp">#define	b80MClkDelay		0x18000000	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bAFEWatchDogEnable	0x20000000</span>

<span class="cm">/* Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap */</span>
<span class="cp">#define	bXtalCap01		0xc0000000</span>
<span class="cp">#define	bXtalCap23		0x3</span>
<span class="cp">#define	bXtalCap92x		0x0f000000</span>
<span class="cp">#define bXtalCap		0x0f000000</span>
<span class="cp">#define	bIntDifClkEnable	0x400	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bExtSigClkEnable	0x800</span>
<span class="cp">#define	bBandgapMbiasPowerUp	0x10000</span>
<span class="cp">#define	bAD11SHGain		0xc0000</span>
<span class="cp">#define	bAD11InputRange		0x700000</span>
<span class="cp">#define	bAD11OPCurrent		0x3800000</span>
<span class="cp">#define	bIPathLoopback		0x4000000</span>
<span class="cp">#define	bQPathLoopback		0x8000000</span>
<span class="cp">#define	bAFELoopback		0x10000000</span>
<span class="cp">#define	bDA10Swing		0x7e0</span>
<span class="cp">#define	bDA10Reverse		0x800</span>
<span class="cp">#define	bDAClkSource		0x1000</span>
<span class="cp">#define	bAD7InputRange		0x6000</span>
<span class="cp">#define	bAD7Gain		0x38000</span>
<span class="cp">#define	bAD7OutputCMMode	0x40000</span>
<span class="cp">#define	bAD7InputCMMode		0x380000</span>
<span class="cp">#define	bAD7Current		0xc00000</span>
<span class="cp">#define	bRegulatorAdjust	0x7000000</span>
<span class="cp">#define	bAD11PowerUpAtTx	0x1</span>
<span class="cp">#define	bDA10PSAtTx		0x10</span>
<span class="cp">#define	bAD11PowerUpAtRx	0x100</span>
<span class="cp">#define	bDA10PSAtRx		0x1000</span>
<span class="cp">#define	bCCKRxAGCFormat		0x200</span>
<span class="cp">#define	bPSDFFTSamplepPoint	0xc000</span>
<span class="cp">#define	bPSDAverageNum		0x3000</span>
<span class="cp">#define	bIQPathControl		0xc00</span>
<span class="cp">#define	bPSDFreq		0x3ff</span>
<span class="cp">#define	bPSDAntennaPath		0x30</span>
<span class="cp">#define	bPSDIQSwitch		0x40</span>
<span class="cp">#define	bPSDRxTrigger		0x400000</span>
<span class="cp">#define	bPSDTxTrigger		0x80000000</span>
<span class="cp">#define	bPSDSineToneScale	0x7f000000</span>
<span class="cp">#define	bPSDReport		0xffff</span>

<span class="cm">/* 3. Page9(0x900) */</span>
<span class="cp">#define	bOFDMTxSC		0x30000000	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bCCKTxOn		0x1</span>
<span class="cp">#define	bOFDMTxOn		0x2</span>
<span class="cp">#define	bDebugPage		0xfff  </span><span class="cm">/* reset debug page and HWord, LWord */</span><span class="cp"></span>
<span class="cp">#define	bDebugItem		0xff   </span><span class="cm">/* reset debug page and LWord */</span><span class="cp"></span>
<span class="cp">#define	bAntL			0x10</span>
<span class="cp">#define	bAntNonHT		0x100</span>
<span class="cp">#define	bAntHT1			0x1000</span>
<span class="cp">#define	bAntHT2			0x10000</span>
<span class="cp">#define	bAntHT1S1		0x100000</span>
<span class="cp">#define	bAntNonHTS1		0x1000000</span>

<span class="cm">/* 4. PageA(0xA00) */</span>
<span class="cp">#define	bCCKBBMode		0x3	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bCCKTxPowerSaving	0x80</span>
<span class="cp">#define	bCCKRxPowerSaving	0x40</span>

<span class="cp">#define	bCCKSideBand		0x10	</span><span class="cm">/* Reg 0xa00 rCCK0_System 20/40 switch*/</span><span class="cp"></span>
<span class="cp">#define	bCCKScramble		0x8	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bCCKAntDiversity	0x8000</span>
<span class="cp">#define	bCCKCarrierRecovery	0x4000</span>
<span class="cp">#define	bCCKTxRate		0x3000</span>
<span class="cp">#define	bCCKDCCancel		0x0800</span>
<span class="cp">#define	bCCKISICancel		0x0400</span>
<span class="cp">#define	bCCKMatchFilter		0x0200</span>
<span class="cp">#define	bCCKEqualizer		0x0100</span>
<span class="cp">#define	bCCKPreambleDetect	0x800000</span>
<span class="cp">#define	bCCKFastFalseCCA	0x400000</span>
<span class="cp">#define	bCCKChEstStart		0x300000</span>
<span class="cp">#define	bCCKCCACount		0x080000</span>
<span class="cp">#define	bCCKcs_lim		0x070000</span>
<span class="cp">#define	bCCKBistMode		0x80000000</span>
<span class="cp">#define	bCCKCCAMask		0x40000000</span>
<span class="cp">#define	bCCKTxDACPhase		0x4</span>
<span class="cp">#define	bCCKRxADCPhase		0x20000000   </span><span class="cm">/* r_rx_clk */</span><span class="cp"></span>
<span class="cp">#define	bCCKr_cp_mode0		0x0100</span>
<span class="cp">#define	bCCKTxDCOffset		0xf0</span>
<span class="cp">#define	bCCKRxDCOffset		0xf</span>
<span class="cp">#define	bCCKCCAMode		0xc000</span>
<span class="cp">#define	bCCKFalseCS_lim		0x3f00</span>
<span class="cp">#define	bCCKCS_ratio		0xc00000</span>
<span class="cp">#define	bCCKCorgBit_sel		0x300000</span>
<span class="cp">#define	bCCKPD_lim		0x0f0000</span>
<span class="cp">#define	bCCKNewCCA		0x80000000</span>
<span class="cp">#define	bCCKRxHPofIG		0x8000</span>
<span class="cp">#define	bCCKRxIG		0x7f00</span>
<span class="cp">#define	bCCKLNAPolarity		0x800000</span>
<span class="cp">#define	bCCKRx1stGain		0x7f0000</span>
<span class="cp">#define	bCCKRFExtend		0x20000000 </span><span class="cm">/* CCK Rx inital gain polarity */</span><span class="cp"></span>
<span class="cp">#define	bCCKRxAGCSatLevel	0x1f000000</span>
<span class="cp">#define	bCCKRxAGCSatCount       0xe0</span>
<span class="cp">#define	bCCKRxRFSettle          0x1f       </span><span class="cm">/* AGCsamp_dly */</span><span class="cp"></span>
<span class="cp">#define	bCCKFixedRxAGC          0x8000</span>
<span class="cp">#define	bCCKAntennaPolarity     0x2000</span>
<span class="cp">#define	bCCKTxFilterType        0x0c00</span>
<span class="cp">#define	bCCKRxAGCReportType	0x0300</span>
<span class="cp">#define	bCCKRxDAGCEn            0x80000000</span>
<span class="cp">#define	bCCKRxDAGCPeriod        0x20000000</span>
<span class="cp">#define	bCCKRxDAGCSatLevel	0x1f000000</span>
<span class="cp">#define	bCCKTimingRecovery      0x800000</span>
<span class="cp">#define	bCCKTxC0                0x3f0000</span>
<span class="cp">#define	bCCKTxC1                0x3f000000</span>
<span class="cp">#define	bCCKTxC2                0x3f</span>
<span class="cp">#define	bCCKTxC3                0x3f00</span>
<span class="cp">#define	bCCKTxC4                0x3f0000</span>
<span class="cp">#define	bCCKTxC5		0x3f000000</span>
<span class="cp">#define	bCCKTxC6		0x3f</span>
<span class="cp">#define	bCCKTxC7		0x3f00</span>
<span class="cp">#define	bCCKDebugPort		0xff0000</span>
<span class="cp">#define	bCCKDACDebug		0x0f000000</span>
<span class="cp">#define	bCCKFalseAlarmEnable	0x8000</span>
<span class="cp">#define	bCCKFalseAlarmRead	0x4000</span>
<span class="cp">#define	bCCKTRSSI		0x7f</span>
<span class="cp">#define	bCCKRxAGCReport		0xfe</span>
<span class="cp">#define	bCCKRxReport_AntSel	0x80000000</span>
<span class="cp">#define	bCCKRxReport_MFOff	0x40000000</span>
<span class="cp">#define	bCCKRxRxReport_SQLoss	0x20000000</span>
<span class="cp">#define	bCCKRxReport_Pktloss	0x10000000</span>
<span class="cp">#define	bCCKRxReport_Lockedbit	0x08000000</span>
<span class="cp">#define	bCCKRxReport_RateError	0x04000000</span>
<span class="cp">#define	bCCKRxReport_RxRate	0x03000000</span>
<span class="cp">#define	bCCKRxFACounterLower	0xff</span>
<span class="cp">#define	bCCKRxFACounterUpper	0xff000000</span>
<span class="cp">#define	bCCKRxHPAGCStart	0xe000</span>
<span class="cp">#define	bCCKRxHPAGCFinal	0x1c00</span>
<span class="cp">#define	bCCKRxFalseAlarmEnable	0x8000</span>
<span class="cp">#define	bCCKFACounterFreeze	0x4000</span>
<span class="cp">#define	bCCKTxPathSel		0x10000000</span>
<span class="cp">#define	bCCKDefaultRxPath	0xc000000</span>
<span class="cp">#define	bCCKOptionRxPath	0x3000000</span>

<span class="cm">/* 5. PageC(0xC00) */</span>
<span class="cp">#define	bNumOfSTF		0x3	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bShift_L                0xc0</span>
<span class="cp">#define	bGI_TH			0xc</span>
<span class="cp">#define	bRxPathA		0x1</span>
<span class="cp">#define	bRxPathB		0x2</span>
<span class="cp">#define	bRxPathC		0x4</span>
<span class="cp">#define	bRxPathD		0x8</span>
<span class="cp">#define	bTxPathA		0x1</span>
<span class="cp">#define	bTxPathB		0x2</span>
<span class="cp">#define	bTxPathC		0x4</span>
<span class="cp">#define	bTxPathD		0x8</span>
<span class="cp">#define	bTRSSIFreq		0x200</span>
<span class="cp">#define	bADCBackoff		0x3000</span>
<span class="cp">#define	bDFIRBackoff		0xc000</span>
<span class="cp">#define	bTRSSILatchPhase	0x10000</span>
<span class="cp">#define	bRxIDCOffset		0xff</span>
<span class="cp">#define	bRxQDCOffset		0xff00</span>
<span class="cp">#define	bRxDFIRMode		0x1800000</span>
<span class="cp">#define	bRxDCNFType		0xe000000</span>
<span class="cp">#define	bRXIQImb_A		0x3ff</span>
<span class="cp">#define	bRXIQImb_B		0xfc00</span>
<span class="cp">#define	bRXIQImb_C		0x3f0000</span>
<span class="cp">#define	bRXIQImb_D		0xffc00000</span>
<span class="cp">#define	bDC_dc_Notch		0x60000</span>
<span class="cp">#define	bRxNBINotch		0x1f000000</span>
<span class="cp">#define	bPD_TH			0xf</span>
<span class="cp">#define	bPD_TH_Opt2		0xc000</span>
<span class="cp">#define	bPWED_TH		0x700</span>
<span class="cp">#define	bIfMF_Win_L		0x800</span>
<span class="cp">#define	bPD_Option		0x1000</span>
<span class="cp">#define	bMF_Win_L		0xe000</span>
<span class="cp">#define	bBW_Search_L		0x30000</span>
<span class="cp">#define	bwin_enh_L		0xc0000</span>
<span class="cp">#define	bBW_TH			0x700000</span>
<span class="cp">#define	bED_TH2			0x3800000</span>
<span class="cp">#define	bBW_option		0x4000000</span>
<span class="cp">#define	bRatio_TH		0x18000000</span>
<span class="cp">#define	bWindow_L		0xe0000000</span>
<span class="cp">#define	bSBD_Option		0x1</span>
<span class="cp">#define	bFrame_TH		0x1c</span>
<span class="cp">#define	bFS_Option		0x60</span>
<span class="cp">#define	bDC_Slope_check		0x80</span>
<span class="cp">#define	bFGuard_Counter_DC_L	0xe00</span>
<span class="cp">#define	bFrame_Weight_Short	0x7000</span>
<span class="cp">#define	bSub_Tune		0xe00000</span>
<span class="cp">#define	bFrame_DC_Length	0xe000000</span>
<span class="cp">#define	bSBD_start_offset	0x30000000</span>
<span class="cp">#define	bFrame_TH_2		0x7</span>
<span class="cp">#define	bFrame_GI2_TH		0x38</span>
<span class="cp">#define	bGI2_Sync_en		0x40</span>
<span class="cp">#define	bSarch_Short_Early	0x300</span>
<span class="cp">#define	bSarch_Short_Late	0xc00</span>
<span class="cp">#define	bSarch_GI2_Late		0x70000</span>
<span class="cp">#define	bCFOAntSum		0x1</span>
<span class="cp">#define	bCFOAcc			0x2</span>
<span class="cp">#define	bCFOStartOffset		0xc</span>
<span class="cp">#define	bCFOLookBack		0x70</span>
<span class="cp">#define	bCFOSumWeight		0x80</span>
<span class="cp">#define	bDAGCEnable		0x10000</span>
<span class="cp">#define	bTXIQImb_A		0x3ff</span>
<span class="cp">#define	bTXIQImb_B		0xfc00</span>
<span class="cp">#define	bTXIQImb_C		0x3f0000</span>
<span class="cp">#define	bTXIQImb_D		0xffc00000</span>
<span class="cp">#define	bTxIDCOffset		0xff</span>
<span class="cp">#define	bTxQDCOffset		0xff00</span>
<span class="cp">#define	bTxDFIRMode		0x10000</span>
<span class="cp">#define	bTxPesudoNoiseOn	0x4000000</span>
<span class="cp">#define	bTxPesudoNoise_A	0xff</span>
<span class="cp">#define	bTxPesudoNoise_B	0xff00</span>
<span class="cp">#define	bTxPesudoNoise_C	0xff0000</span>
<span class="cp">#define	bTxPesudoNoise_D	0xff000000</span>
<span class="cp">#define	bCCADropOption		0x20000</span>
<span class="cp">#define	bCCADropThres		0xfff00000</span>
<span class="cp">#define	bEDCCA_H		0xf</span>
<span class="cp">#define	bEDCCA_L		0xf0</span>
<span class="cp">#define	bLambda_ED              0x300</span>
<span class="cp">#define	bRxInitialGain          0x7f</span>
<span class="cp">#define	bRxAntDivEn             0x80</span>
<span class="cp">#define	bRxAGCAddressForLNA     0x7f00</span>
<span class="cp">#define	bRxHighPowerFlow        0x8000</span>
<span class="cp">#define	bRxAGCFreezeThres       0xc0000</span>
<span class="cp">#define	bRxFreezeStep_AGC1      0x300000</span>
<span class="cp">#define	bRxFreezeStep_AGC2      0xc00000</span>
<span class="cp">#define	bRxFreezeStep_AGC3      0x3000000</span>
<span class="cp">#define	bRxFreezeStep_AGC0      0xc000000</span>
<span class="cp">#define	bRxRssi_Cmp_En          0x10000000</span>
<span class="cp">#define	bRxQuickAGCEn           0x20000000</span>
<span class="cp">#define	bRxAGCFreezeThresMode   0x40000000</span>
<span class="cp">#define	bRxOverFlowCheckType    0x80000000</span>
<span class="cp">#define	bRxAGCShift             0x7f</span>
<span class="cp">#define	bTRSW_Tri_Only          0x80</span>
<span class="cp">#define	bPowerThres             0x300</span>
<span class="cp">#define	bRxAGCEn                0x1</span>
<span class="cp">#define	bRxAGCTogetherEn        0x2</span>
<span class="cp">#define	bRxAGCMin               0x4</span>
<span class="cp">#define	bRxHP_Ini               0x7</span>
<span class="cp">#define	bRxHP_TRLNA             0x70</span>
<span class="cp">#define	bRxHP_RSSI              0x700</span>
<span class="cp">#define	bRxHP_BBP1              0x7000</span>
<span class="cp">#define	bRxHP_BBP2              0x70000</span>
<span class="cp">#define	bRxHP_BBP3              0x700000</span>
<span class="cp">#define	bRSSI_H                 0x7f0000     </span><span class="cm">/* the threshold for high power */</span><span class="cp"></span>
<span class="cp">#define	bRSSI_Gen               0x7f000000   </span><span class="cm">/* the threshold for ant divers */</span><span class="cp"></span>
<span class="cp">#define	bRxSettle_TRSW          0x7</span>
<span class="cp">#define	bRxSettle_LNA           0x38</span>
<span class="cp">#define	bRxSettle_RSSI          0x1c0</span>
<span class="cp">#define	bRxSettle_BBP           0xe00</span>
<span class="cp">#define	bRxSettle_RxHP          0x7000</span>
<span class="cp">#define	bRxSettle_AntSW_RSSI    0x38000</span>
<span class="cp">#define	bRxSettle_AntSW         0xc0000</span>
<span class="cp">#define	bRxProcessTime_DAGC     0x300000</span>
<span class="cp">#define	bRxSettle_HSSI          0x400000</span>
<span class="cp">#define	bRxProcessTime_BBPPW    0x800000</span>
<span class="cp">#define	bRxAntennaPowerShift    0x3000000</span>
<span class="cp">#define	bRSSITableSelect        0xc000000</span>
<span class="cp">#define	bRxHP_Final             0x7000000</span>
<span class="cp">#define	bRxHTSettle_BBP         0x7</span>
<span class="cp">#define	bRxHTSettle_HSSI        0x8</span>
<span class="cp">#define	bRxHTSettle_RxHP        0x70</span>
<span class="cp">#define	bRxHTSettle_BBPPW       0x80</span>
<span class="cp">#define	bRxHTSettle_Idle        0x300</span>
<span class="cp">#define	bRxHTSettle_Reserved    0x1c00</span>
<span class="cp">#define	bRxHTRxHPEn             0x8000</span>
<span class="cp">#define	bRxHTAGCFreezeThres     0x30000</span>
<span class="cp">#define	bRxHTAGCTogetherEn      0x40000</span>
<span class="cp">#define	bRxHTAGCMin             0x80000</span>
<span class="cp">#define	bRxHTAGCEn              0x100000</span>
<span class="cp">#define	bRxHTDAGCEn             0x200000</span>
<span class="cp">#define	bRxHTRxHP_BBP           0x1c00000</span>
<span class="cp">#define	bRxHTRxHP_Final         0xe0000000</span>
<span class="cp">#define	bRxPWRatioTH            0x3</span>
<span class="cp">#define	bRxPWRatioEn            0x4</span>
<span class="cp">#define	bRxMFHold               0x3800</span>
<span class="cp">#define	bRxPD_Delay_TH1         0x38</span>
<span class="cp">#define	bRxPD_Delay_TH2         0x1c0</span>
<span class="cp">#define	bRxPD_DC_COUNT_MAX      0x600</span>
<span class="cp">#define	bRxPD_Delay_TH          0x8000</span>
<span class="cp">#define	bRxProcess_Delay        0xf0000</span>
<span class="cp">#define	bRxSearchrange_GI2_Early 0x700000</span>
<span class="cp">#define	bRxFrame_Guard_Counter_L 0x3800000</span>
<span class="cp">#define	bRxSGI_Guard_L          0xc000000</span>
<span class="cp">#define	bRxSGI_Search_L         0x30000000</span>
<span class="cp">#define	bRxSGI_TH               0xc0000000</span>
<span class="cp">#define	bDFSCnt0                0xff</span>
<span class="cp">#define	bDFSCnt1                0xff00</span>
<span class="cp">#define	bDFSFlag                0xf0000</span>
<span class="cp">#define	bMFWeightSum            0x300000</span>
<span class="cp">#define	bMinIdxTH               0x7f000000</span>
<span class="cp">#define	bDAFormat               0x40000</span>
<span class="cp">#define	bTxChEmuEnable          0x01000000</span>
<span class="cp">#define	bTRSWIsolation_A        0x7f</span>
<span class="cp">#define	bTRSWIsolation_B        0x7f00</span>
<span class="cp">#define	bTRSWIsolation_C        0x7f0000</span>
<span class="cp">#define	bTRSWIsolation_D        0x7f000000</span>
<span class="cp">#define	bExtLNAGain             0x7c00</span>

<span class="cm">/* 6. PageE(0xE00) */</span>
<span class="cp">#define	bSTBCEn                 0x4	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bAntennaMapping         0x10</span>
<span class="cp">#define	bNss                    0x20</span>
<span class="cp">#define	bCFOAntSumD             0x200</span>
<span class="cp">#define	bPHYCounterReset        0x8000000</span>
<span class="cp">#define	bCFOReportGet           0x4000000</span>
<span class="cp">#define	bOFDMContinueTx         0x10000000</span>
<span class="cp">#define	bOFDMSingleCarrier      0x20000000</span>
<span class="cp">#define	bOFDMSingleTone         0x40000000</span>
<span class="cp">#define	bHTDetect               0x100</span>
<span class="cp">#define	bCFOEn                  0x10000</span>
<span class="cp">#define	bCFOValue               0xfff00000</span>
<span class="cp">#define	bSigTone_Re             0x3f</span>
<span class="cp">#define	bSigTone_Im             0x7f00</span>
<span class="cp">#define	bCounter_CCA            0xffff</span>
<span class="cp">#define	bCounter_ParityFail     0xffff0000</span>
<span class="cp">#define	bCounter_RateIllegal    0xffff</span>
<span class="cp">#define	bCounter_CRC8Fail       0xffff0000</span>
<span class="cp">#define	bCounter_MCSNoSupport   0xffff</span>
<span class="cp">#define	bCounter_FastSync       0xffff</span>
<span class="cp">#define	bShortCFO               0xfff</span>
<span class="cp">#define	bShortCFOTLength        12   </span><span class="cm">/* total */</span><span class="cp"></span>
<span class="cp">#define	bShortCFOFLength        11   </span><span class="cm">/* fraction */</span><span class="cp"></span>
<span class="cp">#define	bLongCFO                0x7ff</span>
<span class="cp">#define	bLongCFOTLength         11</span>
<span class="cp">#define	bLongCFOFLength         11</span>
<span class="cp">#define	bTailCFO                0x1fff</span>
<span class="cp">#define	bTailCFOTLength         13</span>
<span class="cp">#define	bTailCFOFLength         12</span>
<span class="cp">#define	bmax_en_pwdB            0xffff</span>
<span class="cp">#define	bCC_power_dB            0xffff0000</span>
<span class="cp">#define	bnoise_pwdB             0xffff</span>
<span class="cp">#define	bPowerMeasTLength       10</span>
<span class="cp">#define	bPowerMeasFLength       3</span>
<span class="cp">#define	bRx_HT_BW               0x1</span>
<span class="cp">#define	bRxSC                   0x6</span>
<span class="cp">#define	bRx_HT                  0x8</span>
<span class="cp">#define	bNB_intf_det_on         0x1</span>
<span class="cp">#define	bIntf_win_len_cfg       0x30</span>
<span class="cp">#define	bNB_Intf_TH_cfg         0x1c0</span>
<span class="cp">#define	bRFGain                 0x3f</span>
<span class="cp">#define	bTableSel               0x40</span>
<span class="cp">#define	bTRSW                   0x80</span>
<span class="cp">#define	bRxSNR_A                0xff</span>
<span class="cp">#define	bRxSNR_B                0xff00</span>
<span class="cp">#define	bRxSNR_C                0xff0000</span>
<span class="cp">#define	bRxSNR_D                0xff000000</span>
<span class="cp">#define	bSNREVMTLength          8</span>
<span class="cp">#define	bSNREVMFLength          1</span>
<span class="cp">#define	bCSI1st                 0xff</span>
<span class="cp">#define	bCSI2nd                 0xff00</span>
<span class="cp">#define	bRxEVM1st               0xff0000</span>
<span class="cp">#define	bRxEVM2nd               0xff000000</span>
<span class="cp">#define	bSIGEVM                 0xff</span>
<span class="cp">#define	bPWDB                   0xff00</span>
<span class="cp">#define	bSGIEN                  0x10000</span>

<span class="cp">#define	bSFactorQAM1            0xf	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bSFactorQAM2            0xf0</span>
<span class="cp">#define	bSFactorQAM3            0xf00</span>
<span class="cp">#define	bSFactorQAM4            0xf000</span>
<span class="cp">#define	bSFactorQAM5            0xf0000</span>
<span class="cp">#define	bSFactorQAM6            0xf0000</span>
<span class="cp">#define	bSFactorQAM7            0xf00000</span>
<span class="cp">#define	bSFactorQAM8            0xf000000</span>
<span class="cp">#define	bSFactorQAM9            0xf0000000</span>
<span class="cp">#define	bCSIScheme              0x100000</span>

<span class="cp">#define	bNoiseLvlTopSet         0x3	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bChSmooth               0x4</span>
<span class="cp">#define	bChSmoothCfg1           0x38</span>
<span class="cp">#define	bChSmoothCfg2           0x1c0</span>
<span class="cp">#define	bChSmoothCfg3           0xe00</span>
<span class="cp">#define	bChSmoothCfg4           0x7000</span>
<span class="cp">#define	bMRCMode                0x800000</span>
<span class="cp">#define	bTHEVMCfg               0x7000000</span>

<span class="cp">#define	bLoopFitType            0x1	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bUpdCFO                 0x40</span>
<span class="cp">#define	bUpdCFOOffData          0x80</span>
<span class="cp">#define	bAdvUpdCFO              0x100</span>
<span class="cp">#define	bAdvTimeCtrl            0x800</span>
<span class="cp">#define	bUpdClko                0x1000</span>
<span class="cp">#define	bFC                     0x6000</span>
<span class="cp">#define	bTrackingMode           0x8000</span>
<span class="cp">#define	bPhCmpEnable            0x10000</span>
<span class="cp">#define	bUpdClkoLTF             0x20000</span>
<span class="cp">#define	bComChCFO               0x40000</span>
<span class="cp">#define	bCSIEstiMode            0x80000</span>
<span class="cp">#define	bAdvUpdEqz              0x100000</span>
<span class="cp">#define	bUChCfg                 0x7000000</span>
<span class="cp">#define	bUpdEqz			0x8000000</span>

<span class="cp">#define	bTxAGCRate18_06		0x7f7f7f7f	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bTxAGCRate54_24		0x7f7f7f7f</span>
<span class="cp">#define	bTxAGCRateMCS32		0x7f</span>
<span class="cp">#define	bTxAGCRateCCK		0x7f00</span>
<span class="cp">#define	bTxAGCRateMCS3_MCS0	0x7f7f7f7f</span>
<span class="cp">#define	bTxAGCRateMCS7_MCS4	0x7f7f7f7f</span>
<span class="cp">#define	bTxAGCRateMCS11_MCS8	0x7f7f7f7f</span>
<span class="cp">#define	bTxAGCRateMCS15_MCS12	0x7f7f7f7f</span>

<span class="cm">/* Rx Pseduo noise */</span>
<span class="cp">#define	bRxPesudoNoiseOn         0x20000000	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bRxPesudoNoise_A         0xff</span>
<span class="cp">#define	bRxPesudoNoise_B         0xff00</span>
<span class="cp">#define	bRxPesudoNoise_C         0xff0000</span>
<span class="cp">#define	bRxPesudoNoise_D         0xff000000</span>
<span class="cp">#define	bPesudoNoiseState_A      0xffff</span>
<span class="cp">#define	bPesudoNoiseState_B      0xffff0000</span>
<span class="cp">#define	bPesudoNoiseState_C      0xffff</span>
<span class="cp">#define	bPesudoNoiseState_D      0xffff0000</span>

<span class="cm">/* 7. RF Register</span>
<span class="cm"> * Zebra1 */</span>
<span class="cp">#define	bZebra1_HSSIEnable        0x8		</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bZebra1_TRxControl        0xc00</span>
<span class="cp">#define	bZebra1_TRxGainSetting    0x07f</span>
<span class="cp">#define	bZebra1_RxCorner          0xc00</span>
<span class="cp">#define	bZebra1_TxChargePump      0x38</span>
<span class="cp">#define	bZebra1_RxChargePump      0x7</span>
<span class="cp">#define	bZebra1_ChannelNum        0xf80</span>
<span class="cp">#define	bZebra1_TxLPFBW           0x400</span>
<span class="cp">#define	bZebra1_RxLPFBW           0x600</span>

<span class="cm">/*Zebra4 */</span>
<span class="cp">#define	bRTL8256RegModeCtrl1      0x100	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bRTL8256RegModeCtrl0      0x40</span>
<span class="cp">#define	bRTL8256_TxLPFBW          0x18</span>
<span class="cp">#define	bRTL8256_RxLPFBW          0x600</span>

<span class="cm">/* RTL8258 */</span>
<span class="cp">#define	bRTL8258_TxLPFBW          0xc	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bRTL8258_RxLPFBW          0xc00</span>
<span class="cp">#define	bRTL8258_RSSILPFBW        0xc0</span>

<span class="cm">/*</span>
<span class="cm"> * Other Definition</span>
<span class="cm"> */</span>

<span class="cm">/* byte endable for sb_write */</span>
<span class="cp">#define	bByte0                    0x1	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bByte1                    0x2</span>
<span class="cp">#define	bByte2                    0x4</span>
<span class="cp">#define	bByte3                    0x8</span>
<span class="cp">#define	bWord0                    0x3</span>
<span class="cp">#define	bWord1                    0xc</span>
<span class="cp">#define	bDWord                    0xf</span>

<span class="cm">/* for PutRegsetting &amp; GetRegSetting BitMask */</span>
<span class="cp">#define	bMaskByte0                0xff	</span><span class="cm">/* Reg 0xc50 rOFDM0_XAAGCCore~0xC6f */</span><span class="cp"></span>
<span class="cp">#define	bMaskByte1                0xff00</span>
<span class="cp">#define	bMaskByte2                0xff0000</span>
<span class="cp">#define	bMaskByte3                0xff000000</span>
<span class="cp">#define	bMaskHWord                0xffff0000</span>
<span class="cp">#define	bMaskLWord                0x0000ffff</span>
<span class="cp">#define	bMaskDWord                0xffffffff</span>

<span class="cm">/* for PutRFRegsetting &amp; GetRFRegSetting BitMask */</span>
<span class="cp">#define	bRFRegOffsetMask	0xfffff</span>
<span class="cp">#define	bEnable                   0x1	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bDisable                  0x0</span>

<span class="cp">#define	LeftAntenna               0x0	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	RightAntenna              0x1</span>

<span class="cp">#define	tCheckTxStatus            500   </span><span class="cm">/* 500ms Useless */</span><span class="cp"></span>
<span class="cp">#define	tUpdateRxCounter          100   </span><span class="cm">/* 100ms */</span><span class="cp"></span>

<span class="cp">#define	rateCCK     0	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	rateOFDM    1</span>
<span class="cp">#define	rateHT      2</span>

<span class="cm">/* define Register-End */</span>
<span class="cp">#define	bPMAC_End       0x1ff	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bFPGAPHY0_End   0x8ff</span>
<span class="cp">#define	bFPGAPHY1_End   0x9ff</span>
<span class="cp">#define	bCCKPHY0_End    0xaff</span>
<span class="cp">#define	bOFDMPHY0_End   0xcff</span>
<span class="cp">#define	bOFDMPHY1_End   0xdff</span>

<span class="cp">#define	bPMACControl	0x0	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	bWMACControl	0x1</span>
<span class="cp">#define	bWNICControl	0x2</span>

<span class="cp">#define	ANTENNA_A	0x1	</span><span class="cm">/* Useless */</span><span class="cp"></span>
<span class="cp">#define	ANTENNA_B	0x2</span>
<span class="cp">#define	ANTENNA_AB	0x3	</span><span class="cm">/* ANTENNA_A |ANTENNA_B */</span><span class="cp"></span>

<span class="cp">#define	ANTENNA_C	0x4</span>
<span class="cp">#define	ANTENNA_D	0x8</span>


<span class="cm">/* accept all physical address */</span>
<span class="cp">#define RCR_AAP		BIT(0)</span>
<span class="cp">#define RCR_APM		BIT(1)		</span><span class="cm">/* accept physical match */</span><span class="cp"></span>
<span class="cp">#define RCR_AM		BIT(2)		</span><span class="cm">/* accept multicast */</span><span class="cp"></span>
<span class="cp">#define RCR_AB		BIT(3)		</span><span class="cm">/* accept broadcast */</span><span class="cp"></span>
<span class="cp">#define RCR_ACRC32	BIT(5)		</span><span class="cm">/* accept error packet */</span><span class="cp"></span>
<span class="cp">#define RCR_9356SEL	BIT(6)</span>
<span class="cp">#define RCR_AICV	BIT(12)		</span><span class="cm">/* Accept ICV error packet */</span><span class="cp"></span>
<span class="cp">#define RCR_RXFTH0	(BIT(13)|BIT(14)|BIT(15))	</span><span class="cm">/* Rx FIFO threshold */</span><span class="cp"></span>
<span class="cp">#define RCR_ADF		BIT(18)		</span><span class="cm">/* Accept Data(frame type) frame */</span><span class="cp"></span>
<span class="cp">#define RCR_ACF		BIT(19)		</span><span class="cm">/* Accept control frame */</span><span class="cp"></span>
<span class="cp">#define RCR_AMF		BIT(20)		</span><span class="cm">/* Accept management frame */</span><span class="cp"></span>
<span class="cp">#define RCR_ADD3	BIT(21)</span>
<span class="cp">#define RCR_APWRMGT	BIT(22)		</span><span class="cm">/* Accept power management packet */</span><span class="cp"></span>
<span class="cp">#define RCR_CBSSID	BIT(23)		</span><span class="cm">/* Accept BSSID match packet */</span><span class="cp"></span>
<span class="cp">#define RCR_ENMARP	BIT(28)		</span><span class="cm">/* enable mac auto reset phy */</span><span class="cp"></span>
<span class="cp">#define RCR_EnCS1	BIT(29)		</span><span class="cm">/* enable carrier sense method 1 */</span><span class="cp"></span>
<span class="cp">#define RCR_EnCS2	BIT(30)		</span><span class="cm">/* enable carrier sense method 2 */</span><span class="cp"></span>
<span class="cm">/* Rx Early mode is performed for packet size greater than 1536 */</span>
<span class="cp">#define RCR_OnlyErlPkt	BIT(31)</span>

<span class="cm">/*--------------------------Define Parameters-------------------------------*/</span>


<span class="cp">#endif	</span><span class="cm">/*__INC_HAL8192SPHYREG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
