Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Aug 24 18:26:04 2023
| Host         : jvaldivieso running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file steel_spx_timing_summary_routed.rpt -pb steel_spx_timing_summary_routed.pb -rpx steel_spx_timing_summary_routed.rpx -warn_on_violation
| Design       : steel_spx
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                          Violations  
---------  ----------------  -----------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell          1000        
SYNTH-15   Warning           Byte wide write enable not inferred  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3195)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7037)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3195)
---------------------------
 There are 3195 register/latch pins with no clock driven by root clock pin: clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7037)
---------------------------------------------------
 There are 7037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clk50mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     4.482    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     4.938 f  clk50mhz_reg/Q
                         net (fo=2, routed)           0.753     5.691    clk50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.815 r  clk50mhz_i_1/O
                         net (fo=1, routed)           0.000     5.815    clk50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.213    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
                         clock pessimism              0.270    14.482    
                         clock uncertainty           -0.035    14.447    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.476    clk50mhz_reg
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk50mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.539    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 f  clk50mhz_reg/Q
                         net (fo=2, routed)           0.285     1.965    clk50mhz
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.010 r  clk50mhz_i_1/O
                         net (fo=1, routed)           0.000     2.010    clk50mhz_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.895    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk50mhz_reg/C
                         clock pessimism             -0.356     1.539    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.630    clk50mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk50mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk50mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk50mhz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk50mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk50mhz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7038 Endpoints
Min Delay          7038 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[14].Q_fp_reg[14][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.045ns  (logic 4.532ns (13.715%)  route 28.513ns (86.285%))
  Logic Levels:           11  (LUT2=1 LUT3=3 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 f  dual_port_ram_instance/ram_reg_2_3/DOBDO[0]
                         net (fo=16, routed)          1.171     3.625    riscv_steel_core_instance/csr_file_instance/port0_data_out[20]
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.152     3.777 f  riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[2]_i_1/O
                         net (fo=119, routed)         9.486    13.263    riscv_steel_core_instance/csr_file_instance/ram_reg_3_3_0[2]
    SLICE_X31Y125        LUT2 (Prop_lut2_I1_O)        0.326    13.589 r  riscv_steel_core_instance/csr_file_instance/g0_b0__31_i_16/O
                         net (fo=256, routed)         7.717    21.307    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_1_in[1]
    SLICE_X9Y112         LUT6 (Prop_lut6_I3_O)        0.124    21.431 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][30]_i_6/O
                         net (fo=5, routed)           1.263    22.694    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_0_in[126]
    SLICE_X7Y119         LUT3 (Prop_lut3_I1_O)        0.124    22.818 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][3]_i_18/O
                         net (fo=16, routed)          1.753    24.571    riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/genblk2[3].Q_fp[3][28]_i_6
    SLICE_X25Y120        MUXF7 (Prop_muxf7_S_O)       0.296    24.867 r  riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/sbox_inferred__14/genblk2[9].Q_fp_reg[9][29]_i_32/O
                         net (fo=2, routed)           0.950    25.817    riscv_steel_core_instance/csr_file_instance/genblk2[3].Q_fp[3][4]_i_3_2
    SLICE_X29Y120        LUT6 (Prop_lut6_I3_O)        0.298    26.115 r  riscv_steel_core_instance/csr_file_instance/genblk2[3].Q_fp[3][12]_i_4/O
                         net (fo=2, routed)           1.322    27.437    riscv_steel_core_instance/csr_file_instance/genblk2[3].Q_fp[3][12]_i_4_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I2_O)        0.124    27.561 r  riscv_steel_core_instance/csr_file_instance/genblk2[3].Q_fp[3][4]_i_3/O
                         net (fo=4, routed)           2.275    29.836    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/new_block_10479_out[4]
    SLICE_X48Y107        LUT3 (Prop_lut3_I1_O)        0.152    29.988 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][4]_i_5/O
                         net (fo=3, routed)           1.194    31.181    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/mix_1[100]
    SLICE_X46Y98         LUT5 (Prop_lut5_I2_O)        0.332    31.513 r  riscv_steel_core_instance/csr_file_instance/genblk2[14].Q_fp[14][4]_i_2/O
                         net (fo=1, routed)           0.680    32.193    riscv_steel_core_instance/csr_file_instance/new_block_1[196]
    SLICE_X46Y98         LUT3 (Prop_lut3_I2_O)        0.150    32.343 r  riscv_steel_core_instance/csr_file_instance/genblk2[14].Q_fp[14][4]_i_1/O
                         net (fo=1, routed)           0.702    33.045    riscv_steel_core_instance/register_file_instance/genblk2[14].Q_fp_reg[14][31]_0[4]
    SLICE_X48Y98         FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[14].Q_fp_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.846ns  (logic 4.278ns (13.024%)  route 28.568ns (86.976%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 f  dual_port_ram_instance/ram_reg_2_3/DOBDO[0]
                         net (fo=16, routed)          1.171     3.625    riscv_steel_core_instance/csr_file_instance/port0_data_out[20]
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.152     3.777 f  riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[2]_i_1/O
                         net (fo=119, routed)         9.486    13.263    riscv_steel_core_instance/csr_file_instance/ram_reg_3_3_0[2]
    SLICE_X31Y125        LUT2 (Prop_lut2_I1_O)        0.326    13.589 r  riscv_steel_core_instance/csr_file_instance/g0_b0__31_i_16/O
                         net (fo=256, routed)         8.392    21.982    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_1_in[1]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    22.106 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][15]_i_7/O
                         net (fo=5, routed)           1.504    23.610    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_0_in[15]
    SLICE_X7Y117         LUT3 (Prop_lut3_I1_O)        0.124    23.734 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][8]_i_11/O
                         net (fo=8, routed)           1.998    25.732    riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/genblk2[10].Q_fp[10][20]_i_12
    SLICE_X38Y106        MUXF8 (Prop_muxf8_S_O)       0.283    26.015 r  riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/sbox_inferred__0/genblk2[10].Q_fp_reg[10][8]_i_8/O
                         net (fo=18, routed)          2.383    28.398    riscv_steel_core_instance/csr_file_instance/new_b_wire[15]
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.319    28.717 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][12]_i_9/O
                         net (fo=1, routed)           1.144    29.861    riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][12]_i_9_n_0
    SLICE_X35Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.985 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][12]_i_6/O
                         net (fo=4, routed)           1.157    31.142    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/mix_1[76]
    SLICE_X49Y109        LUT5 (Prop_lut5_I4_O)        0.124    31.266 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][12]_i_5/O
                         net (fo=1, routed)           0.658    31.924    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/p_0_in[76]
    SLICE_X48Y109        LUT4 (Prop_lut4_I3_O)        0.124    32.048 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][12]_i_2/O
                         net (fo=1, routed)           0.674    32.722    riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][12]_i_2_n_0
    SLICE_X48Y109        LUT5 (Prop_lut5_I2_O)        0.124    32.846 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][12]_i_1/O
                         net (fo=1, routed)           0.000    32.846    riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][31]_0[12]
    SLICE_X48Y109        FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.689ns  (logic 4.154ns (12.708%)  route 28.535ns (87.292%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 f  dual_port_ram_instance/ram_reg_2_3/DOBDO[0]
                         net (fo=16, routed)          1.171     3.625    riscv_steel_core_instance/csr_file_instance/port0_data_out[20]
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.152     3.777 f  riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[2]_i_1/O
                         net (fo=119, routed)         9.486    13.263    riscv_steel_core_instance/csr_file_instance/ram_reg_3_3_0[2]
    SLICE_X31Y125        LUT2 (Prop_lut2_I1_O)        0.326    13.589 r  riscv_steel_core_instance/csr_file_instance/g0_b0__31_i_16/O
                         net (fo=256, routed)         8.392    21.982    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_1_in[1]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    22.106 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][15]_i_7/O
                         net (fo=5, routed)           1.504    23.610    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_0_in[15]
    SLICE_X7Y117         LUT3 (Prop_lut3_I1_O)        0.124    23.734 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][8]_i_11/O
                         net (fo=8, routed)           1.998    25.732    riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/genblk2[10].Q_fp[10][20]_i_12
    SLICE_X38Y106        MUXF8 (Prop_muxf8_S_O)       0.283    26.015 r  riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/sbox_inferred__0/genblk2[10].Q_fp_reg[10][8]_i_8/O
                         net (fo=18, routed)          2.557    28.573    riscv_steel_core_instance/csr_file_instance/new_b_wire[15]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.319    28.892 r  riscv_steel_core_instance/csr_file_instance/genblk2[12].Q_fp[12][16]_i_4/O
                         net (fo=6, routed)           2.340    31.232    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/new_block_10473_out[0]
    SLICE_X6Y124         LUT6 (Prop_lut6_I4_O)        0.124    31.356 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][16]_i_5/O
                         net (fo=1, routed)           0.438    31.794    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/p_0_in[80]
    SLICE_X5Y125         LUT4 (Prop_lut4_I3_O)        0.124    31.918 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][16]_i_2/O
                         net (fo=1, routed)           0.647    32.565    riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][16]_i_2_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I2_O)        0.124    32.689 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][16]_i_1/O
                         net (fo=1, routed)           0.000    32.689    riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][31]_0[16]
    SLICE_X4Y126         FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.642ns  (logic 4.495ns (13.771%)  route 28.147ns (86.229%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 f  dual_port_ram_instance/ram_reg_2_3/DOBDO[0]
                         net (fo=16, routed)          1.171     3.625    riscv_steel_core_instance/csr_file_instance/port0_data_out[20]
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.152     3.777 f  riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[2]_i_1/O
                         net (fo=119, routed)         9.486    13.263    riscv_steel_core_instance/csr_file_instance/ram_reg_3_3_0[2]
    SLICE_X31Y125        LUT2 (Prop_lut2_I1_O)        0.326    13.589 r  riscv_steel_core_instance/csr_file_instance/g0_b0__31_i_16/O
                         net (fo=256, routed)         8.392    21.982    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_1_in[1]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    22.106 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][15]_i_7/O
                         net (fo=5, routed)           1.504    23.610    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_0_in[15]
    SLICE_X7Y117         LUT3 (Prop_lut3_I1_O)        0.124    23.734 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][8]_i_11/O
                         net (fo=8, routed)           1.839    25.574    riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/genblk2[10].Q_fp[10][20]_i_12
    SLICE_X39Y107        MUXF8 (Prop_muxf8_S_O)       0.273    25.847 r  riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/sbox_inferred__0/genblk2[10].Q_fp_reg[10][3]_i_11/O
                         net (fo=8, routed)           1.761    27.608    riscv_steel_core_instance/csr_file_instance/new_b_wire[11]
    SLICE_X36Y115        LUT2 (Prop_lut2_I1_O)        0.344    27.952 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][27]_i_13/O
                         net (fo=3, routed)           1.340    29.292    riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][27]_i_13_n_0
    SLICE_X28Y123        LUT6 (Prop_lut6_I2_O)        0.326    29.618 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][27]_i_6/O
                         net (fo=5, routed)           1.246    30.864    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/mix_1[91]
    SLICE_X17Y125        LUT5 (Prop_lut5_I4_O)        0.124    30.988 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][27]_i_5/O
                         net (fo=1, routed)           0.433    31.422    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/p_0_in[91]
    SLICE_X17Y125        LUT4 (Prop_lut4_I3_O)        0.124    31.546 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][27]_i_2/O
                         net (fo=1, routed)           0.972    32.518    riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][27]_i_2_n_0
    SLICE_X12Y127        LUT5 (Prop_lut5_I2_O)        0.124    32.642 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][27]_i_1/O
                         net (fo=1, routed)           0.000    32.642    riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][31]_0[27]
    SLICE_X12Y127        FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.374ns  (logic 4.265ns (13.174%)  route 28.109ns (86.826%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 f  dual_port_ram_instance/ram_reg_2_3/DOBDO[0]
                         net (fo=16, routed)          1.171     3.625    riscv_steel_core_instance/csr_file_instance/port0_data_out[20]
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.152     3.777 f  riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[2]_i_1/O
                         net (fo=119, routed)         9.486    13.263    riscv_steel_core_instance/csr_file_instance/ram_reg_3_3_0[2]
    SLICE_X31Y125        LUT2 (Prop_lut2_I1_O)        0.326    13.589 r  riscv_steel_core_instance/csr_file_instance/g0_b0__31_i_16/O
                         net (fo=256, routed)         8.392    21.982    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_1_in[1]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    22.106 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][15]_i_7/O
                         net (fo=5, routed)           1.504    23.610    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_0_in[15]
    SLICE_X7Y117         LUT3 (Prop_lut3_I1_O)        0.124    23.734 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][8]_i_11/O
                         net (fo=8, routed)           1.839    25.574    riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/genblk2[10].Q_fp[10][20]_i_12
    SLICE_X39Y107        MUXF8 (Prop_muxf8_S_O)       0.273    25.847 r  riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/sbox_inferred__0/genblk2[10].Q_fp_reg[10][3]_i_11/O
                         net (fo=8, routed)           1.986    27.833    riscv_steel_core_instance/csr_file_instance/new_b_wire[11]
    SLICE_X33Y122        LUT4 (Prop_lut4_I2_O)        0.316    28.149 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][19]_i_9/O
                         net (fo=1, routed)           0.665    28.814    riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][19]_i_9_n_0
    SLICE_X33Y122        LUT6 (Prop_lut6_I1_O)        0.124    28.938 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][19]_i_6/O
                         net (fo=5, routed)           1.815    30.753    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/mix_1[83]
    SLICE_X18Y127        LUT5 (Prop_lut5_I4_O)        0.124    30.877 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][19]_i_5/O
                         net (fo=1, routed)           0.158    31.035    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/p_0_in[83]
    SLICE_X18Y127        LUT4 (Prop_lut4_I3_O)        0.124    31.159 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][19]_i_2/O
                         net (fo=1, routed)           1.091    32.250    riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][19]_i_2_n_0
    SLICE_X12Y127        LUT5 (Prop_lut5_I2_O)        0.124    32.374 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][19]_i_1/O
                         net (fo=1, routed)           0.000    32.374    riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][31]_0[19]
    SLICE_X12Y127        FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.324ns  (logic 4.265ns (13.195%)  route 28.059ns (86.805%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 f  dual_port_ram_instance/ram_reg_2_3/DOBDO[0]
                         net (fo=16, routed)          1.171     3.625    riscv_steel_core_instance/csr_file_instance/port0_data_out[20]
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.152     3.777 f  riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[2]_i_1/O
                         net (fo=119, routed)         9.486    13.263    riscv_steel_core_instance/csr_file_instance/ram_reg_3_3_0[2]
    SLICE_X31Y125        LUT2 (Prop_lut2_I1_O)        0.326    13.589 r  riscv_steel_core_instance/csr_file_instance/g0_b0__31_i_16/O
                         net (fo=256, routed)         8.392    21.982    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_1_in[1]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    22.106 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][15]_i_7/O
                         net (fo=5, routed)           1.504    23.610    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_0_in[15]
    SLICE_X7Y117         LUT3 (Prop_lut3_I1_O)        0.124    23.734 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][8]_i_11/O
                         net (fo=8, routed)           1.998    25.732    riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/genblk2[10].Q_fp[10][20]_i_12
    SLICE_X39Y106        MUXF8 (Prop_muxf8_S_O)       0.273    26.005 r  riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/sbox_inferred__0/genblk2[10].Q_fp_reg[10][1]_i_10/O
                         net (fo=6, routed)           1.839    27.845    riscv_steel_core_instance/csr_file_instance/new_b_wire[9]
    SLICE_X29Y117        LUT2 (Prop_lut2_I1_O)        0.316    28.161 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][25]_i_12/O
                         net (fo=3, routed)           0.650    28.811    riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][25]_i_12_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I2_O)        0.124    28.935 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][25]_i_6/O
                         net (fo=4, routed)           1.871    30.806    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/mix_1[89]
    SLICE_X8Y125         LUT5 (Prop_lut5_I4_O)        0.124    30.930 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][25]_i_5/O
                         net (fo=1, routed)           0.466    31.396    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/p_0_in[89]
    SLICE_X8Y125         LUT4 (Prop_lut4_I3_O)        0.124    31.520 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][25]_i_2/O
                         net (fo=1, routed)           0.680    32.200    riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][25]_i_2_n_0
    SLICE_X8Y125         LUT5 (Prop_lut5_I2_O)        0.124    32.324 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][25]_i_1/O
                         net (fo=1, routed)           0.000    32.324    riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][31]_0[25]
    SLICE_X8Y125         FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[10].Q_fp_reg[10][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[4].Q_fp_reg[4][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.285ns  (logic 4.154ns (12.867%)  route 28.131ns (87.133%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 f  dual_port_ram_instance/ram_reg_2_3/DOBDO[0]
                         net (fo=16, routed)          1.171     3.625    riscv_steel_core_instance/csr_file_instance/port0_data_out[20]
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.152     3.777 f  riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[2]_i_1/O
                         net (fo=119, routed)         9.486    13.263    riscv_steel_core_instance/csr_file_instance/ram_reg_3_3_0[2]
    SLICE_X31Y125        LUT2 (Prop_lut2_I1_O)        0.326    13.589 r  riscv_steel_core_instance/csr_file_instance/g0_b0__31_i_16/O
                         net (fo=256, routed)         8.392    21.982    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_1_in[1]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    22.106 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][15]_i_7/O
                         net (fo=5, routed)           1.504    23.610    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_0_in[15]
    SLICE_X7Y117         LUT3 (Prop_lut3_I1_O)        0.124    23.734 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][8]_i_11/O
                         net (fo=8, routed)           1.998    25.732    riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/genblk2[10].Q_fp[10][20]_i_12
    SLICE_X38Y106        MUXF8 (Prop_muxf8_S_O)       0.283    26.015 r  riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/sbox_inferred__0/genblk2[10].Q_fp_reg[10][8]_i_8/O
                         net (fo=18, routed)          2.383    28.398    riscv_steel_core_instance/csr_file_instance/new_b_wire[15]
    SLICE_X34Y121        LUT4 (Prop_lut4_I0_O)        0.319    28.717 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][12]_i_9/O
                         net (fo=1, routed)           1.144    29.861    riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][12]_i_9_n_0
    SLICE_X35Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.985 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][12]_i_6/O
                         net (fo=4, routed)           1.452    31.437    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/mix_1[76]
    SLICE_X49Y111        LUT4 (Prop_lut4_I2_O)        0.124    31.561 r  riscv_steel_core_instance/csr_file_instance/genblk2[4].Q_fp[4][12]_i_2/O
                         net (fo=1, routed)           0.600    32.161    riscv_steel_core_instance/csr_file_instance/genblk2[4].Q_fp[4][12]_i_2_n_0
    SLICE_X50Y111        LUT6 (Prop_lut6_I1_O)        0.124    32.285 r  riscv_steel_core_instance/csr_file_instance/genblk2[4].Q_fp[4][12]_i_1/O
                         net (fo=1, routed)           0.000    32.285    riscv_steel_core_instance/register_file_instance/genblk2[4].Q_fp_reg[4][31]_0[12]
    SLICE_X50Y111        FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[4].Q_fp_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[12].Q_fp_reg[12][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.235ns  (logic 4.030ns (12.502%)  route 28.205ns (87.498%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 f  dual_port_ram_instance/ram_reg_2_3/DOBDO[0]
                         net (fo=16, routed)          1.171     3.625    riscv_steel_core_instance/csr_file_instance/port0_data_out[20]
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.152     3.777 f  riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[2]_i_1/O
                         net (fo=119, routed)         9.486    13.263    riscv_steel_core_instance/csr_file_instance/ram_reg_3_3_0[2]
    SLICE_X31Y125        LUT2 (Prop_lut2_I1_O)        0.326    13.589 r  riscv_steel_core_instance/csr_file_instance/g0_b0__31_i_16/O
                         net (fo=256, routed)         8.392    21.982    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_1_in[1]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    22.106 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][15]_i_7/O
                         net (fo=5, routed)           1.504    23.610    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_0_in[15]
    SLICE_X7Y117         LUT3 (Prop_lut3_I1_O)        0.124    23.734 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][8]_i_11/O
                         net (fo=8, routed)           1.998    25.732    riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/genblk2[10].Q_fp[10][20]_i_12
    SLICE_X38Y106        MUXF8 (Prop_muxf8_S_O)       0.283    26.015 r  riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/sbox_inferred__0/genblk2[10].Q_fp_reg[10][8]_i_8/O
                         net (fo=18, routed)          2.557    28.573    riscv_steel_core_instance/csr_file_instance/new_b_wire[15]
    SLICE_X34Y121        LUT6 (Prop_lut6_I4_O)        0.319    28.892 r  riscv_steel_core_instance/csr_file_instance/genblk2[12].Q_fp[12][16]_i_4/O
                         net (fo=6, routed)           2.421    31.313    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/new_block_10473_out[0]
    SLICE_X0Y126         LUT4 (Prop_lut4_I0_O)        0.124    31.437 r  riscv_steel_core_instance/csr_file_instance/genblk2[12].Q_fp[12][16]_i_2/O
                         net (fo=1, routed)           0.674    32.111    riscv_steel_core_instance/csr_file_instance/genblk2[12].Q_fp[12][16]_i_2_n_0
    SLICE_X0Y126         LUT5 (Prop_lut5_I2_O)        0.124    32.235 r  riscv_steel_core_instance/csr_file_instance/genblk2[12].Q_fp[12][16]_i_1/O
                         net (fo=1, routed)           0.000    32.235    riscv_steel_core_instance/register_file_instance/genblk2[12].Q_fp_reg[12][31]_0[16]
    SLICE_X0Y126         FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[12].Q_fp_reg[12][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[9].Q_fp_reg[9][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.098ns  (logic 4.811ns (14.988%)  route 27.287ns (85.012%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT5=3 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 f  dual_port_ram_instance/ram_reg_2_3/DOBDO[0]
                         net (fo=16, routed)          1.171     3.625    riscv_steel_core_instance/csr_file_instance/port0_data_out[20]
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.152     3.777 f  riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[2]_i_1/O
                         net (fo=119, routed)         9.486    13.263    riscv_steel_core_instance/csr_file_instance/ram_reg_3_3_0[2]
    SLICE_X31Y125        LUT2 (Prop_lut2_I1_O)        0.326    13.589 r  riscv_steel_core_instance/csr_file_instance/g0_b0__31_i_16/O
                         net (fo=256, routed)         6.639    20.228    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_1_in[1]
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.124    20.352 r  riscv_steel_core_instance/csr_file_instance/g0_b0__61_i_8/O
                         net (fo=5, routed)           2.026    22.378    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_0_in[241]
    SLICE_X9Y124         LUT3 (Prop_lut3_I1_O)        0.152    22.530 r  riscv_steel_core_instance/csr_file_instance/g0_b0__61_i_2/O
                         net (fo=32, routed)          2.119    24.649    riscv_steel_core_instance/csr_file_instance/g0_b0__61_i_2_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I1_O)        0.326    24.975 r  riscv_steel_core_instance/csr_file_instance/g3_b7__61/O
                         net (fo=1, routed)           0.000    24.975    riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/genblk2[4].Q_fp[4][28]_i_6_3
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I1_O)      0.217    25.192 r  riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/sbox_inferred__29/genblk2[9].Q_fp_reg[9][31]_i_28/O
                         net (fo=4, routed)           0.821    26.014    riscv_steel_core_instance/csr_file_instance/genblk2[4].Q_fp[4][28]_i_4_1
    SLICE_X33Y119        LUT5 (Prop_lut5_I4_O)        0.299    26.313 r  riscv_steel_core_instance/csr_file_instance/genblk2[4].Q_fp[4][28]_i_6/O
                         net (fo=2, routed)           1.024    27.337    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_264_in[4]
    SLICE_X30Y116        LUT6 (Prop_lut6_I3_O)        0.124    27.461 r  riscv_steel_core_instance/csr_file_instance/genblk2[4].Q_fp[4][28]_i_4/O
                         net (fo=4, routed)           1.688    29.149    riscv_steel_core_instance/csr_file_instance/genblk2[4].Q_fp[4][28]_i_4_n_0
    SLICE_X12Y123        LUT3 (Prop_lut3_I1_O)        0.153    29.302 r  riscv_steel_core_instance/csr_file_instance/genblk2[9].Q_fp[9][28]_i_4/O
                         net (fo=3, routed)           0.708    30.009    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/mix_1[156]
    SLICE_X12Y123        LUT5 (Prop_lut5_I2_O)        0.331    30.340 r  riscv_steel_core_instance/csr_file_instance/genblk2[9].Q_fp[9][28]_i_2/O
                         net (fo=1, routed)           0.846    31.187    riscv_steel_core_instance/csr_file_instance/new_block_1[60]
    SLICE_X12Y125        LUT3 (Prop_lut3_I2_O)        0.153    31.340 r  riscv_steel_core_instance/csr_file_instance/genblk2[9].Q_fp[9][28]_i_1/O
                         net (fo=1, routed)           0.758    32.098    riscv_steel_core_instance/register_file_instance/genblk2[9].Q_fp_reg[9][31]_0[28]
    SLICE_X9Y127         FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[9].Q_fp_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[4].Q_fp_reg[4][20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.061ns  (logic 4.616ns (14.397%)  route 27.445ns (85.603%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1                     0.000     0.000 r  dual_port_ram_instance/ram_reg_2_3/CLKBWRCLK
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 f  dual_port_ram_instance/ram_reg_2_3/DOBDO[0]
                         net (fo=16, routed)          1.171     3.625    riscv_steel_core_instance/csr_file_instance/port0_data_out[20]
    SLICE_X55Y79         LUT5 (Prop_lut5_I0_O)        0.152     3.777 f  riscv_steel_core_instance/csr_file_instance/instruction_csr_address_stage3[2]_i_1/O
                         net (fo=119, routed)         9.486    13.263    riscv_steel_core_instance/csr_file_instance/ram_reg_3_3_0[2]
    SLICE_X31Y125        LUT2 (Prop_lut2_I1_O)        0.326    13.589 r  riscv_steel_core_instance/csr_file_instance/g0_b0__31_i_16/O
                         net (fo=256, routed)         8.392    21.982    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_1_in[1]
    SLICE_X10Y111        LUT6 (Prop_lut6_I2_O)        0.124    22.106 r  riscv_steel_core_instance/csr_file_instance/genblk2[8].Q_fp[8][15]_i_7/O
                         net (fo=5, routed)           1.504    23.610    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_0_in[15]
    SLICE_X7Y117         LUT3 (Prop_lut3_I1_O)        0.124    23.734 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][8]_i_11/O
                         net (fo=8, routed)           1.998    25.732    riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/genblk2[10].Q_fp[10][20]_i_12
    SLICE_X38Y106        MUXF8 (Prop_muxf8_S_O)       0.283    26.015 r  riscv_steel_core_instance/module_haraka_instance/haraka_core_intance/sbytes_inst_2/sbox_inferred__0/genblk2[10].Q_fp_reg[10][8]_i_8/O
                         net (fo=18, routed)          2.383    28.398    riscv_steel_core_instance/csr_file_instance/new_b_wire[15]
    SLICE_X34Y121        LUT2 (Prop_lut2_I1_O)        0.341    28.739 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][20]_i_12/O
                         net (fo=1, routed)           0.797    29.536    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/haraka_core_intance/p_230_in[4]
    SLICE_X34Y122        LUT6 (Prop_lut6_I3_O)        0.328    29.864 r  riscv_steel_core_instance/csr_file_instance/genblk2[10].Q_fp[10][20]_i_6/O
                         net (fo=4, routed)           1.045    30.909    riscv_steel_core_instance/csr_file_instance/module_haraka_instance/mix_1[84]
    SLICE_X31Y125        LUT4 (Prop_lut4_I2_O)        0.152    31.061 r  riscv_steel_core_instance/csr_file_instance/genblk2[4].Q_fp[4][20]_i_2/O
                         net (fo=1, routed)           0.669    31.729    riscv_steel_core_instance/csr_file_instance/genblk2[4].Q_fp[4][20]_i_2_n_0
    SLICE_X31Y125        LUT6 (Prop_lut6_I1_O)        0.332    32.061 r  riscv_steel_core_instance/csr_file_instance/genblk2[4].Q_fp[4][20]_i_1/O
                         net (fo=1, routed)           0.000    32.061    riscv_steel_core_instance/register_file_instance/genblk2[4].Q_fp_reg[4][31]_0[20]
    SLICE_X31Y125        FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[4].Q_fp_reg[4][20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_steel_core_instance/register_file_instance/genblk2[4].Q_fp_reg[4][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/module_haraka_instance/forward_2_reg[129]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.858%)  route 0.076ns (35.142%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE                         0.000     0.000 r  riscv_steel_core_instance/register_file_instance/genblk2[4].Q_fp_reg[4][1]/C
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/register_file_instance/genblk2[4].Q_fp_reg[4][1]/Q
                         net (fo=3, routed)           0.076     0.217    riscv_steel_core_instance/module_haraka_instance/D[129]
    SLICE_X37Y99         FDRE                                         r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[129]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_reg[9]/C
                            (rising edge-triggered cell FDSE)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.141ns (63.351%)  route 0.082ns (36.649%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDSE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_reg[9]/C
    SLICE_X53Y76         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  riscv_steel_core_instance/program_counter_reg[9]/Q
                         net (fo=3, routed)           0.082     0.223    riscv_steel_core_instance/program_counter[9]
    SLICE_X53Y76         FDSE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/register_file_instance/genblk2[12].Q_fp_reg[12][28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/module_haraka_instance/forward_1_reg[156]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.164ns (71.469%)  route 0.065ns (28.531%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE                         0.000     0.000 r  riscv_steel_core_instance/register_file_instance/genblk2[12].Q_fp_reg[12][28]/C
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  riscv_steel_core_instance/register_file_instance/genblk2[12].Q_fp_reg[12][28]/Q
                         net (fo=34, routed)          0.065     0.229    riscv_steel_core_instance/module_haraka_instance/block_top_1[156]
    SLICE_X13Y125        FDRE                                         r  riscv_steel_core_instance/module_haraka_instance/forward_1_reg[156]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/program_counter_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.164ns (70.255%)  route 0.069ns (29.745%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDSE                         0.000     0.000 r  riscv_steel_core_instance/program_counter_reg[2]/C
    SLICE_X52Y74         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  riscv_steel_core_instance/program_counter_reg[2]/Q
                         net (fo=4, routed)           0.069     0.233    riscv_steel_core_instance/program_counter[2]
    SLICE_X52Y74         FDSE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/register_file_instance/genblk2[13].Q_fp_reg[13][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/module_haraka_instance/forward_1_reg[171]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE                         0.000     0.000 r  riscv_steel_core_instance/register_file_instance/genblk2[13].Q_fp_reg[13][11]/C
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/register_file_instance/genblk2[13].Q_fp_reg[13][11]/Q
                         net (fo=34, routed)          0.098     0.239    riscv_steel_core_instance/module_haraka_instance/block_top_1[171]
    SLICE_X49Y103        FDRE                                         r  riscv_steel_core_instance/module_haraka_instance/forward_1_reg[171]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/module_haraka_instance/forward_2_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[0].Q_fp_reg[0][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE                         0.000     0.000 r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[28]/C
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[28]/Q
                         net (fo=1, routed)           0.054     0.195    riscv_steel_core_instance/csr_file_instance/genblk2[7].Q_fp_reg[7][31]_0[28]
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  riscv_steel_core_instance/csr_file_instance/genblk2[0].Q_fp[0][28]_i_1/O
                         net (fo=1, routed)           0.000     0.240    riscv_steel_core_instance/register_file_instance/genblk2[0].Q_fp_reg[0][31]_0[28]
    SLICE_X14Y127        FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[0].Q_fp_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/module_haraka_instance/forward_2_reg[38]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[1].Q_fp_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE                         0.000     0.000 r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[38]/C
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[38]/Q
                         net (fo=1, routed)           0.054     0.195    riscv_steel_core_instance/csr_file_instance/genblk2[7].Q_fp_reg[7][31]_0[38]
    SLICE_X46Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  riscv_steel_core_instance/csr_file_instance/genblk2[1].Q_fp[1][6]_i_1/O
                         net (fo=1, routed)           0.000     0.240    riscv_steel_core_instance/register_file_instance/genblk2[1].Q_fp_reg[1][31]_0[6]
    SLICE_X46Y97         FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[1].Q_fp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/module_haraka_instance/forward_2_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[0].Q_fp_reg[0][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDRE                         0.000     0.000 r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[30]/C
    SLICE_X11Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[30]/Q
                         net (fo=1, routed)           0.056     0.197    riscv_steel_core_instance/csr_file_instance/genblk2[7].Q_fp_reg[7][31]_0[30]
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.045     0.242 r  riscv_steel_core_instance/csr_file_instance/genblk2[0].Q_fp[0][30]_i_1/O
                         net (fo=1, routed)           0.000     0.242    riscv_steel_core_instance/register_file_instance/genblk2[0].Q_fp_reg[0][31]_0[30]
    SLICE_X10Y120        FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[0].Q_fp_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/module_haraka_instance/forward_2_reg[86]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[2].Q_fp_reg[2][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE                         0.000     0.000 r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[86]/C
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[86]/Q
                         net (fo=1, routed)           0.056     0.197    riscv_steel_core_instance/csr_file_instance/genblk2[7].Q_fp_reg[7][31]_0[86]
    SLICE_X10Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.242 r  riscv_steel_core_instance/csr_file_instance/genblk2[2].Q_fp[2][22]_i_1/O
                         net (fo=1, routed)           0.000     0.242    riscv_steel_core_instance/register_file_instance/genblk2[2].Q_fp_reg[2][31]_0[22]
    SLICE_X10Y121        FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[2].Q_fp_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/module_haraka_instance/forward_2_reg[119]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscv_steel_core_instance/register_file_instance/genblk2[3].Q_fp_reg[3][23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE                         0.000     0.000 r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[119]/C
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscv_steel_core_instance/module_haraka_instance/forward_2_reg[119]/Q
                         net (fo=1, routed)           0.056     0.197    riscv_steel_core_instance/csr_file_instance/genblk2[7].Q_fp_reg[7][31]_0[119]
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.045     0.242 r  riscv_steel_core_instance/csr_file_instance/genblk2[3].Q_fp[3][23]_i_1/O
                         net (fo=1, routed)           0.000     0.242    riscv_steel_core_instance/register_file_instance/genblk2[3].Q_fp_reg[3][31]_0[23]
    SLICE_X8Y126         FDRE                                         r  riscv_steel_core_instance/register_file_instance/genblk2[3].Q_fp_reg[3][23]/D
  -------------------------------------------------------------------    -------------------





