Azzalini, A. 2005. The skew-normal distribution and related multivariate families. Board Found. Scandinavian J. Stat. 32, 159--188.
Barthelmann, V., Novak, E., and Ritter, K. 2000. High dimensional polynomial interpolation on sparse grids. Adv. Comput. Math. 12, 4, 273--288.
S. Bhardwaj , S. Vrudhula , A. Goel, A Unified Approach for Full Chip Statistical Timing and Leakage Analysis of Nanoscale Circuits Considering Intradie Process Variations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1812-1825, October 2008[doi>10.1109/TCAD.2008.927671]
Bienacel, J., Barge, D., Bidaud, M., Emonet, N., Roy, D., Vishnubhotla, L., Pouilloux, I., and Barla, K. 2004. Anticipation of nitrided oxides electrical thickness based on XPS measurement. Mater. Sci. Semiconduct. Process. 7, 4--6, 181--183.
S. A. Bota , M. Rosales , J. L. Rosello , J. Segura , A. Keshavarzi, WITHIN DIE THERMAL GRADIENT IMPACT ON CLOCK-SKEW: ANEW TYPE OF DELAY-FAULT MECHANISM, Proceedings of the International Test Conference on International Test Conference, p.1276-1284, October 26-28, 2004
Ashutosh Chakraborty , Karthik Duraisami , Ashoka Sathanur , Prassanna Sithambaram , Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Dynamic thermal clock skew compensation using tunable delay buffers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.6, p.639-649, June 2008[doi>10.1109/TVLSI.2008.2000248]
Hongliang Chang , Sachin S. Sapatnekar, Prediction of leakage power under process uncertainties, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.12-es, April 2007[doi>10.1145/1230800.1230804]
Chang, H. C., Huang, P. Y., Li, T. J., and Lee, Y. M. 2010. Statistical electro-thermal analysis with high compatibility of leakage power models. In Proceedings of the IEEE International SOC Conference. 139--144.
Lerong Cheng , P. Gupta , C. J. Spanos , Kun Qian , Lei He, Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.3, p.388-401, March 2011[doi>10.1109/TCAD.2010.2089568]
Brian Cline , Kaviraj Chopra , David Blaauw , Yu Cao, Analysis and modeling of CD variation for statistical static timing, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233514]
Mingzhi Gao , Zuochang Ye , Dajie Zeng , Yan Wang , Zhiping Yu, Robust spatial correlation extraction with limited sample via L1-norm penalty, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.677-682, January 25-28, 2011, Yokohama, Japan
Kian Haghdad , Mohab Anis, Power yield analysis under process and temperature variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.10, p.1794-1803, October 2012[doi>10.1109/TVLSI.2011.2163535]
Han, Y. and Koren, I. 2007. Simulated annealing based temperature aware floorplanning. J. Low Power Electron. 3, 2, 141--155.
Pei-Yu Huang , Yu-Min Lee, Full-chip thermal analysis for the early design stage via generalized integral transforms, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.5, p.613-626, May 2009[doi>10.1109/TVLSI.2008.2006043]
Huang, P. Y., Lee, Y. M., and Pan, C. W. 2012. On-chip statistical hot-spot estimation using mixed-mesh statistical polynomial expression generating and skew-normal based moment matching techniques. In Proceedings of the Asia and South Pacific Design Automation Conference. 603--608.
Pei-Yu Huan , Jia-Hong Wu , Yu-Min Lee, Stochastic thermal simulation considering spatial correlated within-die process variations, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
ITRS. 2010. International technology roadmap for semiconductors. http://www.itrs.net/.
J. Jaffari , M. Anis, Statistical Thermal Profile Considering Process Variations: Analysis and Applications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.6, p.1027-1040, June 2008[doi>10.1109/TCAD.2008.923251]
Kumar, R. and Kursun, V. 2006. Reversed temperature-dependent propagationdelay characteristics in nanometer CMOS circuits. IEEE Trans. Circ. Syst. Express Briefs 53, 10, 1078--1082.
Lallement, F., Duriee, B., Grouillet, A., Amaud, F., Tavel, B., Wacquant, F., Stalk, P., Woo, M., Erokhin, Y., Scheuer, J., Gadet, L., Weeman, J., Distaso, D., and Lenoblee, D. 2004. Ultra-low cost and high performance 65nm CMOS device fabricated with plasma doping. In Proceedings of the Symposium on VLSl Technology Digest of Technical Papers. 178--179.
Xin Li , Jiayong Le , P. Gopalakrishnan , L. T. Pileggi, Asymptotic probability extraction for non-normal distributions of circuit performance, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.2-9, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382533]
Liu, C., Chen, R. X., Tan, J., Fan, S., Fan, J., and Makki, K. 2008. Thermal aware clock synthesis considering stochastic variation and correlations. In Proceedings of the International Symposium on Circuits and Systems. 1204--1207.
Frank Liu, A general framework for spatial correlation modeling in VLSI design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278684]
Pang, L. T. and Nikolic, B. 2009. Measurements and analysis of process variability in 90 nm CMOS. IEEE J. Solid-State Circ. 44, 5, 1655--1663.
Phillips, G. M. 2003. Interpolation and Approximation by Polynomial. Springer-Verlag, Berlin Heidelberg.
D. Raphaeli, Distribution of noncentral indefinite quadratic forms in complex normal variables, IEEE Transactions on Information Theory, v.42 n.3, p.1002-1007, May 1996[doi>10.1109/18.490565]
Sherief Reda , Ryan Cochran , Abdullah Nazma Nowroz, Improved Thermal Tracking for Processors Using Hard and Soft Sensor Allocation Techniques, IEEE Transactions on Computers, v.60 n.6, p.841-851, June 2011[doi>10.1109/TC.2011.45]
Christoph Schwab , Radu Alexandru Todor, Karhunen-Loève approximation of random fields by generalized fast multipole methods, Journal of Computational Physics, v.217 n.1, p.100-122, 1 September 2006[doi>10.1016/j.jcp.2006.01.048]
Ruijing Shen , Sheldon X. -D. Tan , Ning Mi , Yici Cai, Statistical modeling and analysis of chip-level leakage power by spectral stochastic method, Integration, the VLSI Journal, v.43 n.1, p.156-165, January, 2010[doi>10.1016/j.vlsi.2009.09.003]
Ruijing Shen , Sheldon X.-D. Tan , Jinjun Xiong, A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837394]
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]
Smolyak, S. A. 1963. Quadrature and interpolation formulas for tensor products of certain classes of functions. Soviet Math. Doklady 4, 240--243.
Tsai, J. L., Chen, C. C. P., Chen, G., Goplen, B., Qian, H., Zhan, Y., Kang, S. M., Wong, M. D. F., and Sapatnekar, S. S. 2006. Temperature-aware placement for SOCs. Proc. IEEE 94, 8, 1502--1518.
Bogdan Tutuianu , Florentin Dartu , Lawrence Pileggi, An explicit RC-circuit delay approximation based on the first three moments of the impulse response, Proceedings of the 33rd annual Design Automation Conference, p.611-616, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240634]
Vassighi, A. and Sachdev, M. 2006. Thermal runaway in integrated circuits. IEEE Trans. Device Mater. Reliab. 6, 2, 300--305.
Ting-Yuan Wang , Charlie Chung-Ping Chen, Thermal-ADI: a linear-time chip-level dynamic thermal-simulation algorithm based on alternating-direction-implicit (ADI) method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.691-700, August 2003[doi>10.1109/TVLSI.2003.812372]
Y. Yang , Z. Gu , C. Zhu , R. P. Dick , L. Shang, ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.1, p.86-99, January 2007[doi>10.1109/TCAD.2006.882589]
Shih-An Yu , Pei-Yu Huang , Yu-Min Lee, A multiple supply voltage based power reduction method in 3-D ICs considering process variations and thermal effects, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Dongxiao Zhang , Zhiming Lu, An efficient, high-order perturbation approach for flow in random porous media via Karhunen-Loève and polynomial expansions, Journal of Computational Physics, v.194 n.2, p.773-794, March 2004[doi>10.1016/j.jcp.2003.09.015]
