==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.899ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/kernel/kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from src/kernel/kernel.cpp:1:
In file included from src/kernel/kernel.cpp:9:
src/kernel/optimizer.h:15:37: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_fixed<16, 4, AP_RND, AP_SAT> lr = 0.01;
                                    ^
src/kernel/optimizer.h:16:44: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_fixed<16, 4, AP_RND, AP_SAT> decayrate = 0.99;
                                           ^
src/kernel/optimizer.h:17:40: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 ap_fixed<16, 4, AP_RND, AP_SAT> delta = 0.000001;
                                       ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 959.398 ; gain = 529.223 ; free physical = 21981 ; free virtual = 76991
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 959.398 ; gain = 529.223 ; free physical = 21981 ; free virtual = 76991
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1031.207 ; gain = 601.031 ; free physical = 21763 ; free virtual = 76802
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'LSTM::forward' (src/kernel/cnn.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'LSTM::backward' (src/kernel/cnn.h:218) automatically.
WARNING: [SYNCHK 200-23] src/kernel/optimizer.h:65: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1157.414 ; gain = 727.238 ; free physical = 21676 ; free virtual = 76728
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/cnn.h:35) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (src/kernel/cnn.h:40) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (src/kernel/cnn.h:52) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' (src/kernel/cnn.h:64) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' (src/kernel/cnn.h:135) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' (src/kernel/cnn.h:141) in function 'LSTM::forward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/cnn.h:184) in function 'LSTM::backward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4.1' (src/kernel/cnn.h:246) in function 'LSTM::backward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' (src/kernel/cnn.h:275) in function 'LSTM::backward' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/cnn.h:522) in function 'cnn::predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (src/kernel/cnn.h:543) in function 'cnn::predict' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/cnn.h:610) in function 'cnn::gradient' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (src/kernel/cnn.h:618) in function 'cnn::gradient' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (src/kernel/cnn.h:639) in function 'cnn::gradient' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/optimizer.h:21) in function 'rmsprop::update' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/optimizer.h:49) in function 'rmsprop::updateb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (src/kernel/cnn.h:398) in function 'kerneldl' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (src/kernel/cnn.h:447) in function 'kerneldl' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-57' (src/kernel/kernel.cpp:662) in function 'kerneldl' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-58' (src/kernel/kernel.cpp:682) in function 'kerneldl' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-59' (src/kernel/kernel.cpp:708) in function 'kerneldl' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-60' (src/kernel/kernel.cpp:750) in function 'kerneldl' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'LSTM::forward' (src/kernel/cnn.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'LSTM::backward' (src/kernel/cnn.h:218) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/optimizer.h:55:4) to (src/kernel/optimizer.h:49:28) in function 'rmsprop::updateb'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/optimizer.h:27:4) to (src/kernel/optimizer.h:21:28) in function 'rmsprop::update'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/kernel.cpp:583:5) to (src/kernel/kernel.cpp:582:29) in function 'kerneldl'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/kernel.cpp:601:5) to (src/kernel/kernel.cpp:600:29) in function 'kerneldl'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/kernel.cpp:613:5) to (src/kernel/kernel.cpp:612:29) in function 'kerneldl'... converting 32 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/kernel.cpp:621:5) to (src/kernel/kernel.cpp:620:29) in function 'kerneldl'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:108:8) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:83:10) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185:19) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:66:5) to (src/kernel/cnn.h:66:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:67:13) to (src/kernel/cnn.h:67:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:69:13) to (src/kernel/cnn.h:69:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:70:13) to (src/kernel/cnn.h:70:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:72:13) to (src/kernel/cnn.h:72:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:73:13) to (src/kernel/cnn.h:73:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:75:13) to (src/kernel/cnn.h:75:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:76:13) to (src/kernel/cnn.h:76:13) in function 'LSTM::forward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:80:4) to (src/kernel/cnn.h:80:4) in function 'LSTM::forward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:81:4) to (src/kernel/cnn.h:81:4) in function 'LSTM::forward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:82:4) to (src/kernel/cnn.h:82:4) in function 'LSTM::forward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:83:4) to (src/kernel/cnn.h:83:4) in function 'LSTM::forward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:88:4) to (src/kernel/cnn.h:87:27) in function 'LSTM::forward'... converting 216 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:197:18) to (src/kernel/cnn.h:198:4) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:199:18) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:208:4) to (src/kernel/cnn.h:207:31) in function 'LSTM::backward'... converting 77 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:249:5) to (src/kernel/cnn.h:249:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:250:26) to (src/kernel/cnn.h:250:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:251:26) to (src/kernel/cnn.h:251:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:252:26) to (src/kernel/cnn.h:252:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:254:26) to (src/kernel/cnn.h:254:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:255:26) to (src/kernel/cnn.h:255:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:256:26) to (src/kernel/cnn.h:256:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:257:26) to (src/kernel/cnn.h:257:26) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:261:4) to (src/kernel/cnn.h:261:4) in function 'LSTM::backward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:262:4) to (src/kernel/cnn.h:262:4) in function 'LSTM::backward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:263:4) to (src/kernel/cnn.h:263:4) in function 'LSTM::backward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:264:4) to (src/kernel/cnn.h:264:4) in function 'LSTM::backward'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:278:5) to (src/kernel/cnn.h:278:86) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel/cnn.h:283:14) to (src/kernel/cnn.h:283:78) in function 'LSTM::backward'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'LSTM::backward' (src/kernel/cnn.h:158)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1301.090 ; gain = 870.914 ; free physical = 21527 ; free virtual = 76597
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-4' (src/kernel/cnn.h:62:16) in function 'LSTM::forward' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'two' (src/kernel/cnn.h:244:4) in function 'LSTM::backward' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'three' (src/kernel/cnn.h:274:4) in function 'LSTM::backward'.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxf_.V' as a bitwidth mismatch was detected between port 'wxf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:710:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxf_.V' as a bitwidth mismatch was detected between port 'wxf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:327:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxg_.V' as a bitwidth mismatch was detected between port 'wxg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:711:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxg_.V' as a bitwidth mismatch was detected between port 'wxg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:332:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxi_.V' as a bitwidth mismatch was detected between port 'wxi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:712:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxi_.V' as a bitwidth mismatch was detected between port 'wxi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:337:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxo_.V' as a bitwidth mismatch was detected between port 'wxo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:713:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxo_.V' as a bitwidth mismatch was detected between port 'wxo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:342:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whf_.V' as a bitwidth mismatch was detected between port 'whf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:714:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whf_.V' as a bitwidth mismatch was detected between port 'whf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:347:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whg_.V' as a bitwidth mismatch was detected between port 'whg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:715:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whg_.V' as a bitwidth mismatch was detected between port 'whg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:352:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whi_.V' as a bitwidth mismatch was detected between port 'whi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:716:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whi_.V' as a bitwidth mismatch was detected between port 'whi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:357:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'who_.V' as a bitwidth mismatch was detected between port 'who_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:717:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'who_.V' as a bitwidth mismatch was detected between port 'who_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:362:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxf2_.V' as a bitwidth mismatch was detected between port 'wxf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:718:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxf2_.V' as a bitwidth mismatch was detected between port 'wxf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:367:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxg2_.V' as a bitwidth mismatch was detected between port 'wxg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:719:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxg2_.V' as a bitwidth mismatch was detected between port 'wxg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:372:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxi2_.V' as a bitwidth mismatch was detected between port 'wxi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:720:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxi2_.V' as a bitwidth mismatch was detected between port 'wxi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:377:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxo2_.V' as a bitwidth mismatch was detected between port 'wxo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:721:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'wxo2_.V' as a bitwidth mismatch was detected between port 'wxo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:382:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whf2_.V' as a bitwidth mismatch was detected between port 'whf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:722:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whf2_.V' as a bitwidth mismatch was detected between port 'whf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:387:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whg2_.V' as a bitwidth mismatch was detected between port 'whg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:723:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whg2_.V' as a bitwidth mismatch was detected between port 'whg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:392:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whi2_.V' as a bitwidth mismatch was detected between port 'whi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:724:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'whi2_.V' as a bitwidth mismatch was detected between port 'whi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:397:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'who2_.V' as a bitwidth mismatch was detected between port 'who2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:725:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'who2_.V' as a bitwidth mismatch was detected between port 'who2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:402:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bf_.V' as a bitwidth mismatch was detected between port 'bf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:752:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bf_.V' as a bitwidth mismatch was detected between port 'bf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:494:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bg_.V' as a bitwidth mismatch was detected between port 'bg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:753:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bg_.V' as a bitwidth mismatch was detected between port 'bg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:499:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bi_.V' as a bitwidth mismatch was detected between port 'bi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:754:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bi_.V' as a bitwidth mismatch was detected between port 'bi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:504:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bo_.V' as a bitwidth mismatch was detected between port 'bo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:755:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bo_.V' as a bitwidth mismatch was detected between port 'bo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:509:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bf2_.V' as a bitwidth mismatch was detected between port 'bf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:756:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bf2_.V' as a bitwidth mismatch was detected between port 'bf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:514:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bg2_.V' as a bitwidth mismatch was detected between port 'bg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:757:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bg2_.V' as a bitwidth mismatch was detected between port 'bg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:519:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bi2_.V' as a bitwidth mismatch was detected between port 'bi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:758:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bi2_.V' as a bitwidth mismatch was detected between port 'bi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:524:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bo2_.V' as a bitwidth mismatch was detected between port 'bo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:759:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'bo2_.V' as a bitwidth mismatch was detected between port 'bo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:529:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxf_.V' as a bitwidth mismatch was detected between port 'h_wxf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:727:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxf_.V' as a bitwidth mismatch was detected between port 'h_wxf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:408:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxg_.V' as a bitwidth mismatch was detected between port 'h_wxg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:728:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxg_.V' as a bitwidth mismatch was detected between port 'h_wxg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:413:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxi_.V' as a bitwidth mismatch was detected between port 'h_wxi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:729:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxi_.V' as a bitwidth mismatch was detected between port 'h_wxi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:418:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxo_.V' as a bitwidth mismatch was detected between port 'h_wxo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:730:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxo_.V' as a bitwidth mismatch was detected between port 'h_wxo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:423:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whf_.V' as a bitwidth mismatch was detected between port 'h_whf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:731:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whf_.V' as a bitwidth mismatch was detected between port 'h_whf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:428:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whg_.V' as a bitwidth mismatch was detected between port 'h_whg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:732:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whg_.V' as a bitwidth mismatch was detected between port 'h_whg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:433:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whi_.V' as a bitwidth mismatch was detected between port 'h_whi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:733:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whi_.V' as a bitwidth mismatch was detected between port 'h_whi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:438:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_who_.V' as a bitwidth mismatch was detected between port 'h_who_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:734:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_who_.V' as a bitwidth mismatch was detected between port 'h_who_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:443:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxf2_.V' as a bitwidth mismatch was detected between port 'h_wxf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:735:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxf2_.V' as a bitwidth mismatch was detected between port 'h_wxf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:448:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxg2_.V' as a bitwidth mismatch was detected between port 'h_wxg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:736:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxg2_.V' as a bitwidth mismatch was detected between port 'h_wxg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:453:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxi2_.V' as a bitwidth mismatch was detected between port 'h_wxi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:737:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxi2_.V' as a bitwidth mismatch was detected between port 'h_wxi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:458:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxo2_.V' as a bitwidth mismatch was detected between port 'h_wxo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:738:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_wxo2_.V' as a bitwidth mismatch was detected between port 'h_wxo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:463:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whf2_.V' as a bitwidth mismatch was detected between port 'h_whf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:739:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whf2_.V' as a bitwidth mismatch was detected between port 'h_whf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:468:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whg2_.V' as a bitwidth mismatch was detected between port 'h_whg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:740:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whg2_.V' as a bitwidth mismatch was detected between port 'h_whg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:473:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whi2_.V' as a bitwidth mismatch was detected between port 'h_whi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:741:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_whi2_.V' as a bitwidth mismatch was detected between port 'h_whi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:478:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_who2_.V' as a bitwidth mismatch was detected between port 'h_who2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:742:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_who2_.V' as a bitwidth mismatch was detected between port 'h_who2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:483:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bf_.V' as a bitwidth mismatch was detected between port 'h_bf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:761:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bf_.V' as a bitwidth mismatch was detected between port 'h_bf_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:535:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bg_.V' as a bitwidth mismatch was detected between port 'h_bg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:762:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bg_.V' as a bitwidth mismatch was detected between port 'h_bg_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:540:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bi_.V' as a bitwidth mismatch was detected between port 'h_bi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:763:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bi_.V' as a bitwidth mismatch was detected between port 'h_bi_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:545:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bo_.V' as a bitwidth mismatch was detected between port 'h_bo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:764:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bo_.V' as a bitwidth mismatch was detected between port 'h_bo_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:550:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bf2_.V' as a bitwidth mismatch was detected between port 'h_bf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:765:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bf2_.V' as a bitwidth mismatch was detected between port 'h_bf2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:555:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bg2_.V' as a bitwidth mismatch was detected between port 'h_bg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:766:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bg2_.V' as a bitwidth mismatch was detected between port 'h_bg2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:560:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bi2_.V' as a bitwidth mismatch was detected between port 'h_bi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:767:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bi2_.V' as a bitwidth mismatch was detected between port 'h_bi2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:565:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bo2_.V' as a bitwidth mismatch was detected between port 'h_bo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:768:4). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'h_bo2_.V' as a bitwidth mismatch was detected between port 'h_bo2_.V' and its bundle 'gmem' (16 vs. 32)(src/kernel/kernel.cpp:570:2). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [XFORM 203-631] Renaming function 'rmsprop::updateb' to 'updateb' (src/kernel/optimizer.h:46)
WARNING: [XFORM 203-631] Renaming function 'rmsprop::update' to 'update' (src/kernel/optimizer.h:18)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185)
WARNING: [XFORM 203-631] Renaming function 'cnn::predict' to 'predict' (src/kernel/cnn.h:481)
WARNING: [XFORM 203-631] Renaming function 'cnn::gradient' to 'gradient' (src/kernel/cnn.h:568)
WARNING: [XFORM 203-631] Renaming function 'LSTM::forward' to 'forward' (src/kernel/cnn.h:27)
WARNING: [XFORM 203-631] Renaming function 'LSTM::backward' to 'backward' (src/kernel/cnn.h:158)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 24000 on port 'gmem' (src/kernel/kernel.cpp:585:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 48000 on port 'gmem' (src/kernel/kernel.cpp:615:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 24000 on port 'gmem' (src/kernel/kernel.cpp:623:21). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 48000 on port 'gmem' (src/kernel/kernel.cpp:603:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'h.V' (src/kernel/optimizer.h:60:19)
INFO: [HLS 200-472] Inferring partial write operation for 'params.V' (src/kernel/optimizer.h:68:34)
INFO: [HLS 200-472] Inferring partial write operation for 'h.V' (src/kernel/optimizer.h:32:19)
INFO: [HLS 200-472] Inferring partial write operation for 'params.V' (src/kernel/optimizer.h:40:34)
INFO: [HLS 200-472] Inferring partial write operation for 'h_next.V' (src/kernel/cnn.h:524:4)
INFO: [HLS 200-472] Inferring partial write operation for 'c_next.V' (src/kernel/cnn.h:525:4)
INFO: [HLS 200-472] Inferring partial write operation for 'h_next.V' (src/kernel/cnn.h:545:4)
INFO: [HLS 200-472] Inferring partial write operation for 'c_next.V' (src/kernel/cnn.h:546:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxf.V' (src/kernel/cnn.h:406:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxg.V' (src/kernel/cnn.h:407:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxi.V' (src/kernel/cnn.h:408:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxo.V' (src/kernel/cnn.h:409:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxf2.V' (src/kernel/cnn.h:416:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxg2.V' (src/kernel/cnn.h:417:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxi2.V' (src/kernel/cnn.h:418:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxo2.V' (src/kernel/cnn.h:419:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhf.V' (src/kernel/cnn.h:427:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhg.V' (src/kernel/cnn.h:428:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhi.V' (src/kernel/cnn.h:429:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswho.V' (src/kernel/cnn.h:430:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhf2.V' (src/kernel/cnn.h:437:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhg2.V' (src/kernel/cnn.h:438:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhi2.V' (src/kernel/cnn.h:439:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswho2.V' (src/kernel/cnn.h:440:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbf.V' (src/kernel/cnn.h:455:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbg.V' (src/kernel/cnn.h:456:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbi.V' (src/kernel/cnn.h:457:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbo.V' (src/kernel/cnn.h:458:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbf2.V' (src/kernel/cnn.h:465:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbg2.V' (src/kernel/cnn.h:466:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbi2.V' (src/kernel/cnn.h:467:4)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbo2.V' (src/kernel/cnn.h:468:4)
INFO: [HLS 200-472] Inferring partial write operation for 'wxf.V' (src/kernel/kernel.cpp:327:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxg.V' (src/kernel/kernel.cpp:332:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxi.V' (src/kernel/kernel.cpp:337:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxo.V' (src/kernel/kernel.cpp:342:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whf.V' (src/kernel/kernel.cpp:347:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whg.V' (src/kernel/kernel.cpp:352:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whi.V' (src/kernel/kernel.cpp:357:2)
INFO: [HLS 200-472] Inferring partial write operation for 'who.V' (src/kernel/kernel.cpp:362:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxf2.V' (src/kernel/kernel.cpp:367:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxg2.V' (src/kernel/kernel.cpp:372:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxi2.V' (src/kernel/kernel.cpp:377:2)
INFO: [HLS 200-472] Inferring partial write operation for 'wxo2.V' (src/kernel/kernel.cpp:382:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whf2.V' (src/kernel/kernel.cpp:387:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whg2.V' (src/kernel/kernel.cpp:392:2)
INFO: [HLS 200-472] Inferring partial write operation for 'whi2.V' (src/kernel/kernel.cpp:397:2)
INFO: [HLS 200-472] Inferring partial write operation for 'who2.V' (src/kernel/kernel.cpp:402:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxf.V' (src/kernel/kernel.cpp:408:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxg.V' (src/kernel/kernel.cpp:413:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxi.V' (src/kernel/kernel.cpp:418:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxo.V' (src/kernel/kernel.cpp:423:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whf.V' (src/kernel/kernel.cpp:428:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whg.V' (src/kernel/kernel.cpp:433:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whi.V' (src/kernel/kernel.cpp:438:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_who.V' (src/kernel/kernel.cpp:443:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxf2.V' (src/kernel/kernel.cpp:448:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxg2.V' (src/kernel/kernel.cpp:453:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxi2.V' (src/kernel/kernel.cpp:458:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_wxo2.V' (src/kernel/kernel.cpp:463:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whf2.V' (src/kernel/kernel.cpp:468:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whg2.V' (src/kernel/kernel.cpp:473:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_whi2.V' (src/kernel/kernel.cpp:478:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_who2.V' (src/kernel/kernel.cpp:483:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bf.V' (src/kernel/kernel.cpp:494:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bg.V' (src/kernel/kernel.cpp:499:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bi.V' (src/kernel/kernel.cpp:504:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bo.V' (src/kernel/kernel.cpp:509:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bf2.V' (src/kernel/kernel.cpp:514:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bg2.V' (src/kernel/kernel.cpp:519:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bi2.V' (src/kernel/kernel.cpp:524:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bo2.V' (src/kernel/kernel.cpp:529:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bf.V' (src/kernel/kernel.cpp:535:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bg.V' (src/kernel/kernel.cpp:540:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bi.V' (src/kernel/kernel.cpp:545:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bo.V' (src/kernel/kernel.cpp:550:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bf2.V' (src/kernel/kernel.cpp:555:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bg2.V' (src/kernel/kernel.cpp:560:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bi2.V' (src/kernel/kernel.cpp:565:2)
INFO: [HLS 200-472] Inferring partial write operation for 'h_bo2.V' (src/kernel/kernel.cpp:570:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bufferx.V' (src/kernel/kernel.cpp:585:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buffery.V' (src/kernel/kernel.cpp:595:2)
INFO: [HLS 200-472] Inferring partial write operation for 'bufferd.V' (src/kernel/kernel.cpp:615:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxf.V' (src/kernel/kernel.cpp:664:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxg.V' (src/kernel/kernel.cpp:665:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxi.V' (src/kernel/kernel.cpp:666:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxo.V' (src/kernel/kernel.cpp:667:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhf.V' (src/kernel/kernel.cpp:668:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhg.V' (src/kernel/kernel.cpp:669:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhi.V' (src/kernel/kernel.cpp:670:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswho.V' (src/kernel/kernel.cpp:671:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxf2.V' (src/kernel/kernel.cpp:672:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxg2.V' (src/kernel/kernel.cpp:673:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxi2.V' (src/kernel/kernel.cpp:674:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswxo2.V' (src/kernel/kernel.cpp:675:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhf2.V' (src/kernel/kernel.cpp:676:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhg2.V' (src/kernel/kernel.cpp:677:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswhi2.V' (src/kernel/kernel.cpp:678:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradswho2.V' (src/kernel/kernel.cpp:679:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbf.V' (src/kernel/kernel.cpp:684:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbg.V' (src/kernel/kernel.cpp:685:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbi.V' (src/kernel/kernel.cpp:686:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbo.V' (src/kernel/kernel.cpp:687:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbf2.V' (src/kernel/kernel.cpp:688:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbg2.V' (src/kernel/kernel.cpp:689:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbi2.V' (src/kernel/kernel.cpp:690:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.gradsbo2.V' (src/kernel/kernel.cpp:691:6)
INFO: [HLS 200-472] Inferring partial write operation for 'cnn.hs.V' (src/kernel/cnn.h:612:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dout.V' (src/kernel/cnn.h:613:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dc.V' (src/kernel/cnn.h:620:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:621:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dc.V' (src/kernel/cnn.h:641:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:642:4)
INFO: [HLS 200-472] Inferring partial write operation for 'in.V' (src/kernel/cnn.h:37:5)
INFO: [HLS 200-472] Inferring partial write operation for 'in.V' (src/kernel/cnn.h:43:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c_prev.V' (src/kernel/cnn.h:54:4)
INFO: [HLS 200-472] Inferring partial write operation for 'h_prev.V' (src/kernel/cnn.h:55:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:56:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:57:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:58:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:59:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:66:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:66:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:66:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:67:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:67:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:67:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:69:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:69:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:69:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:70:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:70:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:70:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:72:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:72:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:72:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:73:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:75:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:75:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:75:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:76:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:76:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:76:13)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:80:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:80:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:80:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:81:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:81:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:81:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:82:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:96:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:98:11)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:101:20)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:104:20)
INFO: [HLS 200-472] Inferring partial write operation for 'c_next.V' (src/kernel/cnn.h:110:33)
INFO: [HLS 200-472] Inferring partial write operation for 'h_next.V' (src/kernel/cnn.h:117:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:120:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:121:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:122:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:123:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:124:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:125:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:126:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.cache.V' (src/kernel/cnn.h:127:4)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (src/kernel/cnn.h:137:5)
INFO: [HLS 200-472] Inferring partial write operation for 'y.V' (src/kernel/cnn.h:144:5)
INFO: [HLS 200-472] Inferring partial write operation for 'x.V' (src/kernel/cnn.h:186:4)
INFO: [HLS 200-472] Inferring partial write operation for 'h_prev.V' (src/kernel/cnn.h:187:4)
INFO: [HLS 200-472] Inferring partial write operation for 'c_prev.V' (src/kernel/cnn.h:188:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.i.V' (src/kernel/cnn.h:189:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.f.V' (src/kernel/cnn.h:190:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.g.V' (src/kernel/cnn.h:191:4)
INFO: [HLS 200-472] Inferring partial write operation for 'LSTM.o.V' (src/kernel/cnn.h:192:4)
INFO: [HLS 200-472] Inferring partial write operation for 'c_next.V' (src/kernel/cnn.h:193:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dh_next.V' (src/kernel/cnn.h:197:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dh_next.V' (src/kernel/cnn.h:199:18)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:202:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dc_next.V' (src/kernel/cnn.h:226:17)
INFO: [HLS 200-472] Inferring partial write operation for 'di.V' (src/kernel/cnn.h:229:33)
INFO: [HLS 200-472] Inferring partial write operation for 'df.V' (src/kernel/cnn.h:231:40)
INFO: [HLS 200-472] Inferring partial write operation for 'do_.V' (src/kernel/cnn.h:235:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dg.V' (src/kernel/cnn.h:238:28)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxf.V' (src/kernel/cnn.h:249:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxf.V' (src/kernel/cnn.h:249:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxf.V' (src/kernel/cnn.h:249:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxg.V' (src/kernel/cnn.h:250:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxg.V' (src/kernel/cnn.h:250:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxg.V' (src/kernel/cnn.h:250:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxi.V' (src/kernel/cnn.h:251:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxi.V' (src/kernel/cnn.h:251:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxi.V' (src/kernel/cnn.h:251:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxo.V' (src/kernel/cnn.h:252:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxo.V' (src/kernel/cnn.h:252:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswxo.V' (src/kernel/cnn.h:252:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhf.V' (src/kernel/cnn.h:254:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhf.V' (src/kernel/cnn.h:254:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhf.V' (src/kernel/cnn.h:254:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhg.V' (src/kernel/cnn.h:255:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhg.V' (src/kernel/cnn.h:255:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhg.V' (src/kernel/cnn.h:255:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhi.V' (src/kernel/cnn.h:256:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhi.V' (src/kernel/cnn.h:256:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswhi.V' (src/kernel/cnn.h:256:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswho.V' (src/kernel/cnn.h:257:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswho.V' (src/kernel/cnn.h:257:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradswho.V' (src/kernel/cnn.h:257:26)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbf.V' (src/kernel/cnn.h:261:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbf.V' (src/kernel/cnn.h:261:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbf.V' (src/kernel/cnn.h:261:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbg.V' (src/kernel/cnn.h:262:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbg.V' (src/kernel/cnn.h:262:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbg.V' (src/kernel/cnn.h:262:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbi.V' (src/kernel/cnn.h:263:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbi.V' (src/kernel/cnn.h:263:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbi.V' (src/kernel/cnn.h:263:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbo.V' (src/kernel/cnn.h:264:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbo.V' (src/kernel/cnn.h:264:4)
INFO: [HLS 200-472] Inferring partial write operation for 'gradsbo.V' (src/kernel/cnn.h:264:4)
INFO: [HLS 200-472] Inferring partial write operation for 'dout.V' (src/kernel/cnn.h:278:86)
INFO: [HLS 200-472] Inferring partial write operation for 'dout.V' (src/kernel/cnn.h:278:86)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:283:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:283:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dh.V' (src/kernel/cnn.h:283:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dout.V' (src/kernel/cnn.h:278:86)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1359.402 ; gain = 929.227 ; free physical = 21386 ; free virtual = 76463
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kerneldl' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_53) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 114.63 seconds; current allocated memory: 604.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 605.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 97.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 605.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 606.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_102) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('LSTM_cache_V_load_2', src/kernel/cnn.h:188) on array 'LSTM_cache_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'LSTM_cache_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'one'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 129.
INFO: [SCHED 204-61] Pipelining loop 'two.1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('gradswxf_V_addr_write_ln249', src/kernel/cnn.h:249) of constant 32768 on array 'gradswxf_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'gradswxf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'three_L'.
WARNING: [SCHED 204-68] The II Violation in module 'backward' (Loop: three_L): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('dout_V_addr_write_ln278', src/kernel/cnn.h:278) of variable '__Val2__', src/kernel/cnn.h:278 on array 'dout_V' and 'load' operation ('__Val2__', src/kernel/cnn.h:278) on array 'dout_V'.
WARNING: [SCHED 204-68] The II Violation in module 'backward' (Loop: three_L): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('dout_V_addr_write_ln278', src/kernel/cnn.h:278) of variable '__Val2__', src/kernel/cnn.h:278 on array 'dout_V' and 'load' operation ('__Val2__', src/kernel/cnn.h:278) on array 'dout_V'.
WARNING: [SCHED 204-68] The II Violation in module 'backward' (Loop: three_L): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('dout_V_addr_write_ln278', src/kernel/cnn.h:278) of constant 32768 on array 'dout_V' and 'load' operation ('__Val2__', src/kernel/cnn.h:278) on array 'dout_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 610.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 617.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 618.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 619.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 89.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 620.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 622.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 88.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 623.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 625.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4.1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('LSTM_f_V_addr_3_write_ln66', src/kernel/cnn.h:66) of constant 32768 on array 'LSTM_f_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'LSTM_f_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('LSTM_cache_V_addr_2_write_ln122', src/kernel/cnn.h:122) of variable 'c_prev_V_load', src/kernel/cnn.h:110 on array 'LSTM_cache_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'LSTM_cache_V'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 228.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 631.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 640.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 641.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 642.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kerneldl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 18'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 19'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 20'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 21'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 23'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 24'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 25'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 27'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 28'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 29'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 30'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 31'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 32'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 34'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 35'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 36'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 37'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 38'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 39'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 40'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 41'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 42'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 43'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 44'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 45'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 46'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 47'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 48'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 49'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 50'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Loop 54'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 55'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 56'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 57'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 51'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 52'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 53'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 58'.
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 58): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:710) and bus request on port 'gmem' (src/kernel/kernel.cpp:710).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 58): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:710) and bus request on port 'gmem' (src/kernel/kernel.cpp:710).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 58): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:710) and bus request on port 'gmem' (src/kernel/kernel.cpp:710).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 58): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:710) and bus request on port 'gmem' (src/kernel/kernel.cpp:710).
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (src/kernel/kernel.cpp:730) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 481.
INFO: [SCHED 204-61] Pipelining loop 'Loop 59'.
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 59): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:752) and bus request on port 'gmem' (src/kernel/kernel.cpp:752).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 59): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:752) and bus request on port 'gmem' (src/kernel/kernel.cpp:752).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 59): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:752) and bus request on port 'gmem' (src/kernel/kernel.cpp:752).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 59): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:752) and bus request on port 'gmem' (src/kernel/kernel.cpp:752).
WARNING: [SCHED 204-68] The II Violation in module 'kerneldl' (Loop: Loop 59): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between bus access on port 'gmem' (src/kernel/kernel.cpp:752) and bus request on port 'gmem' (src/kernel/kernel.cpp:752).
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (src/kernel/kernel.cpp:768) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 241.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.11 seconds; current allocated memory: 653.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxf_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxg_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxi_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxo_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxf2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxg2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxi2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswxo2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhf_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhg_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhi_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswho_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhf2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhg2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswhi2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'z_gradswho2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxf_V_68' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxg_V_69' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxi_V_70' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxo_V_71' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whf_V_72' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whg_V_73' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whi_V_74' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'who_V_75' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxf2_V_76' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxg2_V_77' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxi2_V_78' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'wxo2_V_79' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whf2_V_80' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whg2_V_81' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'whi2_V_82' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'who2_V_83' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.98 seconds; current allocated memory: 682.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mac_muladd_16ns_16s_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_36ns_43ns_79_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_44ns_49ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_72ns_13s_84_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 8.77 seconds; current allocated memory: 692.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_tanh_double_s' is 7107 from HDL expression: ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dadd_64ns_64ns_64_8_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dcmp_64ns_64ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_ddiv_64ns_64ns_64_31_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dsub_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 700.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'backward' is 9657 from HDL expression: (1'b0 == ap_block_pp1_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mac_mulsub_16s_16s_26ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_16s_32s_48_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_17s_48s_62_5_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_32s_32s_62_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_16s_16s_32_4_1': 22 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 712.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gradient' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gradient'.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 738.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dsqrt_64ns_64ns_64_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_13ns_16s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_23s_16s_39_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_7ns_16s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_sdiv_36s_16s_36_40_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 744.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dsqrt_64ns_64ns_64_30_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_13ns_16s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_23s_16s_39_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_7ns_16s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_sdiv_36s_16s_36_40_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateb'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 753.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'forward' is 5055 from HDL expression: ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_ddiv_64ns_64ns_64_31_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_dexp_64ns_64ns_64_30_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fdiv_32ns_32ns_32_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fpext_32ns_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kerneldl_mul_mul_16s_16s_32_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 772.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
INFO: [HLS 200-111]  Elapsed time: 4.71 seconds; current allocated memory: 805.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kerneldl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/datax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/datay' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/dout' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/buffer_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/model' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxf_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxg_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxi_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxo_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whf_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whg_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whi_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/who_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxg2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxi2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/wxo2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whg2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/whi2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/who2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bf_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bg_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bi_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bo_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bf2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bg2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bi2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kerneldl/bo2_V' to 's_axilite & ap_none'.
