==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'forward_prop/src/forward_prop.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:528:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:529:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:531:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:532:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:534:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:535:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:537:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:538:15)
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file forward_prop/src/forward_prop.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.83 seconds. CPU system time: 1.18 seconds. Elapsed time: 23.45 seconds; current allocated memory: 224.816 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:472:33)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:426:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_389_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:389:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_390_3' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:390:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_394_4' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:394:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_395_5' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:395:22)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:278:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:281:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:13)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:148:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:152:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_1' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)
INFO: [HLS 214-186] Unrolling loop 'kernels' (forward_prop/src/forward_prop.cpp:426:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (forward_prop/src/forward_prop.cpp:412:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_389_2' (forward_prop/src/forward_prop.cpp:389:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:380:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_390_3' (forward_prop/src/forward_prop.cpp:390:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:380:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_394_4' (forward_prop/src/forward_prop.cpp:394:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:380:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_395_5' (forward_prop/src/forward_prop.cpp:395:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:380:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_1' (forward_prop/src/forward_prop.cpp:299:20) in function 'conv2d_sum_mc_wrapper<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:298:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:278:11) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 64 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:281:12) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:282:13) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_389_2' (forward_prop/src/forward_prop.cpp:389:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:380:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_390_3' (forward_prop/src/forward_prop.cpp:390:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:380:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_394_4' (forward_prop/src/forward_prop.cpp:394:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:380:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_395_5' (forward_prop/src/forward_prop.cpp:395:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:380:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:148:11) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:152:12) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:153:13) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (forward_prop/src/forward_prop.hpp:94:20) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (forward_prop/src/forward_prop.hpp:95:21) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:447:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:57:10)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:190:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:414:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_padded_window_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-248] Applying array_partition to 'in_channel_map_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:561:78)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:555:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:636:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:597:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:611:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_padded_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:571:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:570:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_0' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_1' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_2' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_3' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_4' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_5' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_6' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_7' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_8' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_9' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_10' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_11' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_12' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_13' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_14' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_15' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_16' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_17' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_18' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_19' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_20' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_21' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_22' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_23' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_24' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_25' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_26' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_27' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_28' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_29' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_30' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_31' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:612:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_0' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_1' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_2' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_3' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_4' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_5' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_6' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_7' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_8' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_9' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_10' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_11' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_12' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_13' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_14' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_15' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_16' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_17' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_18' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_19' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_20' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_21' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_22' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_23' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_24' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_25' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_26' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_27' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_28' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_29' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_30' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_31' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:613:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'accel::dense_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:422:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE13dense_weights': Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:534:0)
INFO: [HLS 214-115] Multiple burst reads of length 18 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:34:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:37:19)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:40:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.a3a3f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'void conv2d_aggregate_channels<14u, 14u, 32u, 64u>(float*, hls::stream<float, 0>*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.68 seconds. CPU system time: 0.86 seconds. Elapsed time: 11.83 seconds; current allocated memory: 232.594 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 232.594 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.96 seconds; current allocated memory: 259.711 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.52 seconds; current allocated memory: 288.297 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_490_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_494_2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_497_3' (forward_prop/src/forward_prop.cpp:497) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_4' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_503_5' (forward_prop/src/forward_prop.cpp:503) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_506_6' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_449_1' (forward_prop/src/forward_prop.cpp:449) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'calc_sums_and_max' (forward_prop/src/forward_prop.cpp:454) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'calc_exp_sum' (forward_prop/src/forward_prop.cpp:468) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'feature_map' (forward_prop/src/forward_prop.cpp:473) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (forward_prop/src/forward_prop.cpp:22) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (forward_prop/src/forward_prop.cpp:25) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (forward_prop/src/forward_prop.cpp:28) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_4' (forward_prop/src/forward_prop.cpp:31) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (forward_prop/src/forward_prop.cpp:34) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_6' (forward_prop/src/forward_prop.cpp:37) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_7' (forward_prop/src/forward_prop.cpp:40) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_8' (forward_prop/src/forward_prop.cpp:43) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_c' (forward_prop/src/forward_prop.cpp:246) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_x' (forward_prop/src/forward_prop.cpp:113) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (forward_prop/src/forward_prop.cpp:414) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_2' (forward_prop/src/forward_prop.cpp:347) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_345_2' (forward_prop/src/forward_prop.cpp:347) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'channel' (forward_prop/src/forward_prop.cpp:201) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pixel' (forward_prop/src/forward_prop.cpp:66) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (forward_prop/src/forward_prop.cpp:317) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'calc_sums_and_max' (forward_prop/src/forward_prop.cpp:454) in function 'softmax<10u, 128u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_c' (forward_prop/src/forward_prop.cpp:246) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_x' (forward_prop/src/forward_prop.cpp:113) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_345_2' (forward_prop/src/forward_prop.cpp:347) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_345_2' (forward_prop/src/forward_prop.cpp:347) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel' (forward_prop/src/forward_prop.cpp:201) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel' (forward_prop/src/forward_prop.cpp:66) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter' (forward_prop/src/forward_prop.cpp:317) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_459_2' (forward_prop/src/forward_prop.cpp:452) in function 'softmax<10u, 128u>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:248) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:249) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:115) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:116) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_352_3' (forward_prop/src/forward_prop.cpp:352) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_353_4' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_352_3' (forward_prop/src/forward_prop.cpp:352) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_353_4' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:210) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:212) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:78) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:80) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'in_c' (forward_prop/src/forward_prop.cpp:319) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:60) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:348) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:348) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:348) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:246) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:348) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:348) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:348) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_2' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_3' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_4' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_5' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_6' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_7' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_8' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_9' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_10' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_11' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_12' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_13' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.14' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.15' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.16' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.17' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.18' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.19' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.20' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.21' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.22' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.23' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.24' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.25' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.26' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.27' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.3' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.4' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.5' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.6' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.7' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.8' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.9' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.10' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.11' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.12' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.13' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (forward_prop/src/forward_prop.cpp:510:1), detected/extracted 17 process function(s): 
	 'entry_proc'
	 'save_variables_locally'
	 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>'
	 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'
	 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'
	 'conv2d_sum_mc_wrapper<float, 14u, 14u, 32u, 3u, 3u, 64u>'
	 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'
	 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'
	 'maxp2d<3136u, 2u, 2u>'
	 'dense<128u, 3136u>'
	 'softmax<10u, 128u>'
	 'write_gmem'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:347:10) to (forward_prop/src/forward_prop.cpp:361:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:364:10) to (forward_prop/src/forward_prop.cpp:343:20) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:347:10) to (forward_prop/src/forward_prop.cpp:361:37) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:364:10) to (forward_prop/src/forward_prop.cpp:343:20) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' (forward_prop/src/forward_prop.cpp:134:12)...288 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' (forward_prop/src/forward_prop.cpp:145:11)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.59 seconds; current allocated memory: 350.625 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'in_x' (forward_prop/src/forward_prop.cpp:243:28) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:242:26) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:110:26) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_343_1' (forward_prop/src/forward_prop.cpp:343:38) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_343_1' (forward_prop/src/forward_prop.cpp:343:38) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'pixel' (forward_prop/src/forward_prop.cpp:199:28) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:316:29) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:169:29) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (forward_prop/src/forward_prop.cpp:450:15)
INFO: [HLS 200-472] Inferring partial write operation for 'sum' (forward_prop/src/forward_prop.cpp:461:16)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_weights' (forward_prop/src/forward_prop.cpp:23:24)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_biases' (forward_prop/src/forward_prop.cpp:26:23)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_weights' (forward_prop/src/forward_prop.cpp:29:24)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_biases' (forward_prop/src/forward_prop.cpp:32:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_weights' (forward_prop/src/forward_prop.cpp:35:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_biases' (forward_prop/src/forward_prop.cpp:38:19)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (forward_prop/src/forward_prop.cpp:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_biases' (forward_prop/src/forward_prop.cpp:44:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:350:43)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:350:43)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][1]' (forward_prop/src/forward_prop.cpp:213:58)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][2]' (forward_prop/src/forward_prop.cpp:216:63)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[0]' (forward_prop/src/forward_prop.cpp:221:41)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[1]' (forward_prop/src/forward_prop.cpp:223:51)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.56 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.69 seconds; current allocated memory: 787.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' to 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>_Pipeline_inputs' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' to 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' to 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc_wrapper<float, 14u, 14u, 32u, 3u, 3u, 64u>' to 'conv2d_sum_mc_wrapper_float_14u_14u_32u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' to 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' to 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<3136u, 2u, 2u>' to 'maxp2d_3136u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_VITIS_LOOP_449_1' to 'softmax_10u_128u_Pipeline_VITIS_LOOP_449_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_sums_and_max' to 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_exp_sum' to 'softmax_10u_128u_Pipeline_calc_exp_sum'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_feature_map' to 'softmax_10u_128u_Pipeline_feature_map'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>' to 'softmax_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 793.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 793.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 794.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 794.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 794.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 794.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 795.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 795.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 795.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 796.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 796.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 796.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 796.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 796.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 796.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_43_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_43_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 797.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 797.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 798.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 1.81 seconds; current allocated memory: 800.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 804.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 804.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 804.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 804.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 74, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.53 seconds; current allocated memory: 820.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 820.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0 seconds. Elapsed time: 2.2 seconds; current allocated memory: 820.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 820.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 820.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 820.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_343_1_VITIS_LOOP_345_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_343_1_VITIS_LOOP_345_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 820.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 820.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_381_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_381_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 821.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 821.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel_channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 822.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 822.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x_in_c'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x_in_c'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 826.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 826.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.24 seconds; current allocated memory: 871.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.02 seconds; current allocated memory: 871.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.09 seconds; current allocated memory: 871.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0 seconds. Elapsed time: 3.1 seconds; current allocated memory: 871.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_wrapper_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.56 seconds; current allocated memory: 871.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 871.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 871.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 871.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_343_1_VITIS_LOOP_345_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_343_1_VITIS_LOOP_345_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 871.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 871.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_3136u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_381_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_381_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 871.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 871.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 871.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 882.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 15, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.75 seconds. CPU system time: 0 seconds. Elapsed time: 2.75 seconds; current allocated memory: 886.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 886.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 887.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 887.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 890.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 890.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_VITIS_LOOP_449_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_449_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_449_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 891.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 891.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_calc_sums_and_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_sums_and_max'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10u_128u_Pipeline_calc_sums_and_max' (loop 'calc_sums_and_max'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('sum_addr_write_ln461', forward_prop/src/forward_prop.cpp:461) of variable 'softmax_max_2_9_i', forward_prop/src/forward_prop.cpp:461 on array 'sum' and 'load' operation ('sum_load_9', forward_prop/src/forward_prop.cpp:461) on array 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10u_128u_Pipeline_calc_sums_and_max' (loop 'calc_sums_and_max'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('sum_addr_write_ln461', forward_prop/src/forward_prop.cpp:461) of variable 'softmax_max_2_9_i', forward_prop/src/forward_prop.cpp:461 on array 'sum' and 'load' operation ('sum_load_9', forward_prop/src/forward_prop.cpp:461) on array 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10u_128u_Pipeline_calc_sums_and_max' (loop 'calc_sums_and_max'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('sum_addr_write_ln461', forward_prop/src/forward_prop.cpp:461) of variable 'softmax_max_2_9_i', forward_prop/src/forward_prop.cpp:461 on array 'sum' and 'load' operation ('sum_load_9', forward_prop/src/forward_prop.cpp:461) on array 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10u_128u_Pipeline_calc_sums_and_max' (loop 'calc_sums_and_max'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('sum_addr_write_ln461', forward_prop/src/forward_prop.cpp:461) of variable 'softmax_max_2_9_i', forward_prop/src/forward_prop.cpp:461 on array 'sum' and 'load' operation ('sum_load_9', forward_prop/src/forward_prop.cpp:461) on array 'sum'.
WARNING: [HLS 200-885] The II Violation in module 'softmax_10u_128u_Pipeline_calc_sums_and_max' (loop 'calc_sums_and_max'): Unable to schedule 'store' operation ('sum_addr_5_write_ln461', forward_prop/src/forward_prop.cpp:461) of variable 'softmax_max_2_4_i', forward_prop/src/forward_prop.cpp:461 on array 'sum' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 18, loop 'calc_sums_and_max'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 892.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 892.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_calc_exp_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_exp_sum'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10u_128u_Pipeline_calc_exp_sum' (loop 'calc_exp_sum'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('softmax_sum_write_ln469', forward_prop/src/forward_prop.cpp:469) of variable 'softmax_sum', forward_prop/src/forward_prop.cpp:470 on local variable 'softmax_sum' and 'load' operation ('softmax_sum_load', forward_prop/src/forward_prop.cpp:470) on local variable 'softmax_sum'.
WARNING: [HLS 200-880] The II Violation in module 'softmax_10u_128u_Pipeline_calc_exp_sum' (loop 'calc_exp_sum'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('softmax_sum_write_ln469', forward_prop/src/forward_prop.cpp:469) of variable 'softmax_sum', forward_prop/src/forward_prop.cpp:470 on local variable 'softmax_sum' and 'load' operation ('softmax_sum_load', forward_prop/src/forward_prop.cpp:470) on local variable 'softmax_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 14, loop 'calc_exp_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 893.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 893.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_map'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'feature_map'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 893.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 893.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 894.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 894.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'VITIS_LOOP_490_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 894.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 894.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_494_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_494_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_494_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_497_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_497_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_497_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 895.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_500_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_500_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 895.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_503_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_503_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_503_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 895.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_506_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_506_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_506_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 896.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 896.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 896.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 896.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_biases (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_32_weights (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_32_biases (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_64_weights (from save_variables_locally_U0 to conv2d_sum_mc_wrapper_float_14u_14u_32u_3u_3u_64u_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_64_biases (from save_variables_locally_U0 to conv2d_aggregate_channels_14u_14u_32u_64u_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_1 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_2 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_3 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_4 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_5 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_6 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_7 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_biases (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 897.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 898.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.98 seconds; current allocated memory: 898.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 899.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_25_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 900.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3' pipeline 'VITIS_LOOP_28_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_28_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 902.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_31_4' pipeline 'VITIS_LOOP_31_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_31_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_31_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 903.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_34_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_34_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 904.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_37_6' pipeline 'VITIS_LOOP_37_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_37_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 906.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_40_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_40_7' pipeline 'VITIS_LOOP_40_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_40_7/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_40_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 907.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_43_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_43_8' pipeline 'VITIS_LOOP_43_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_43_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 910.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 919.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' pipeline 'pixel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2832_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 923.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' pipeline 'in_y_in_x' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 929.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs', because the estimated Stream Port Number is 27, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 937.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.16 seconds; current allocated memory: 959.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' pipeline 'inputs_filter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 971.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_343_1_VITIS_LOOP_345_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 971.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_381_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 975.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' pipeline 'pixel_channel' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAMvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAMwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAMxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAMyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAMzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAMAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAMBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAMCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementIfE' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mux_1432_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 978.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' pipeline 'in_y_in_x_in_c' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 985.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 1004.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.22 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_wrapper_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_wrapper_float_14u_14u_32u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.09 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' pipeline 'inputs_filter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' pipeline 'VITIS_LOOP_343_1_VITIS_LOOP_345_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_3136u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_3136u_2u_2u_s' pipeline 'VITIS_LOOP_381_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_3136u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1288_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_VITIS_LOOP_449_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_VITIS_LOOP_449_1' pipeline 'VITIS_LOOP_449_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_VITIS_LOOP_449_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_calc_sums_and_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_calc_sums_and_max' pipeline 'calc_sums_and_max' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_calc_exp_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_calc_exp_sum' pipeline 'calc_exp_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_calc_exp_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_feature_map' pipeline 'feature_map' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_feature_map'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_490_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_490_1' pipeline 'VITIS_LOOP_490_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_490_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_494_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_494_2' pipeline 'VITIS_LOOP_494_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_494_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_497_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_497_3' pipeline 'VITIS_LOOP_497_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_497_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_500_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_500_4' pipeline 'VITIS_LOOP_500_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_500_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_503_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_503_5' pipeline 'VITIS_LOOP_503_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_503_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_506_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_506_6' pipeline 'VITIS_LOOP_506_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_506_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'gmem_conv2d_32_weights', 'gmem_conv2d_32_biases', 'gmem_conv2d_64_weights', 'gmem_conv2d_64_biases', 'gmem_dense_weights', 'gmem_dense_biases', 'gmem_softmax_weights', 'gmem_softmax_biases', 'gmem_softmax_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.160 GB.
INFO: [RTMG 210-278] Implementing memory 'accel_create_window_stream_maxp2d_28u_28u_32u_2u_2u_s_line_buffer_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accel_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_10u_128u_s_sum_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accel_softmax_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_softmax_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_64_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_64_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_dense_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_dense_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO accel_dense_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_dense_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_softmax_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_padded_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kernel_sums_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_activations_stream_U(accel_fifo_w1_d25088_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_window_stream_U(accel_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_feature_map_stream_U(accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_activations_window_stream_U(accel_fifo_w4_d6272_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_0_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_1_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_2_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_3_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_4_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_5_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_6_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_7_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_8_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_9_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_10_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_11_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_12_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_13_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_14_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_15_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_16_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_17_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_18_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_19_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_20_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_21_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_22_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_23_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_24_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_25_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_26_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_27_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_28_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_29_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_30_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_31_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_0_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_1_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_2_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_3_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_4_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_5_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_6_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_7_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_8_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_9_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_10_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_11_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_12_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_13_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_14_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_15_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_16_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_17_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_18_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_19_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_20_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_21_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_22_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_23_U(accel_fifo_w32_d3_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'forward_prop/src/forward_prop.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:534:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:535:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:537:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:538:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:540:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:541:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:543:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:544:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (forward_prop/src/forward_prop.cpp:299:9)
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file forward_prop/src/forward_prop.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.55 seconds. CPU system time: 1.23 seconds. Elapsed time: 26.38 seconds; current allocated memory: 225.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:478:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_464_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:464:21)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:428:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_391_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:391:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_392_3' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:392:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_396_4' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:396:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_397_5' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:397:22)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:278:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:281:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:13)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:148:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:152:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_1' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_464_2' (forward_prop/src/forward_prop.cpp:464:21) in function 'softmax<10u, 128u>' completely with a factor of 10 (forward_prop/src/forward_prop.cpp:449:0)
INFO: [HLS 214-186] Unrolling loop 'kernels' (forward_prop/src/forward_prop.cpp:428:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (forward_prop/src/forward_prop.cpp:414:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_391_2' (forward_prop/src/forward_prop.cpp:391:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_3' (forward_prop/src/forward_prop.cpp:392:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_396_4' (forward_prop/src/forward_prop.cpp:396:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_5' (forward_prop/src/forward_prop.cpp:397:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_301_1' (forward_prop/src/forward_prop.cpp:301:20) in function 'conv2d_sum_mc_wrapper<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:298:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:278:11) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 64 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:281:12) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:282:13) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_391_2' (forward_prop/src/forward_prop.cpp:391:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_3' (forward_prop/src/forward_prop.cpp:392:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_396_4' (forward_prop/src/forward_prop.cpp:396:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_5' (forward_prop/src/forward_prop.cpp:397:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:148:11) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:152:12) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:153:13) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (forward_prop/src/forward_prop.hpp:94:20) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (forward_prop/src/forward_prop.hpp:95:21) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:449:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:57:10)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:190:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:416:8)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:450:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_padded_window_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-248] Applying array_partition to 'in_channel_map_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:567:78)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:561:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:642:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:603:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:617:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_padded_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:577:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:576:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_0' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_1' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_2' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_3' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_4' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_5' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_6' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_7' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_8' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_9' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_10' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_11' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_12' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_13' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_14' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_15' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_16' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_17' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_18' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_19' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_20' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_21' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_22' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_23' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_24' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_25' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_26' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_27' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_28' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_29' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_30' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_31' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_0' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_1' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_2' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_3' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_4' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_5' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_6' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_7' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_8' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_9' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_10' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_11' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_12' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_13' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_14' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_15' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_16' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_17' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_18' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_19' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_20' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_21' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_22' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_23' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_24' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_25' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_26' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_27' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_28' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_29' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_30' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_31' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'accel::dense_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:424:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'accel::softmax_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:460:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE15softmax_weights': Cyclic partitioning with factor 3 on dimension 1. (forward_prop/src/forward_prop.cpp:543:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE13dense_weights': Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:540:0)
INFO: [HLS 214-115] Multiple burst reads of length 18 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:34:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:37:19)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:40:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.a3a3f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'void conv2d_aggregate_channels<14u, 14u, 32u, 64u>(float*, hls::stream<float, 0>*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 44.92 seconds. CPU system time: 1.47 seconds. Elapsed time: 46.47 seconds; current allocated memory: 257.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.414 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 26.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 26.92 seconds; current allocated memory: 352.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 20.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 20.38 seconds; current allocated memory: 453.949 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_496_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_503_3' (forward_prop/src/forward_prop.cpp:503) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_506_4' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_509_5' (forward_prop/src/forward_prop.cpp:509) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_512_6' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_1' (forward_prop/src/forward_prop.cpp:450) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'feature_map' (forward_prop/src/forward_prop.cpp:479) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (forward_prop/src/forward_prop.cpp:22) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (forward_prop/src/forward_prop.cpp:25) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (forward_prop/src/forward_prop.cpp:28) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_4' (forward_prop/src/forward_prop.cpp:31) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (forward_prop/src/forward_prop.cpp:34) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_6' (forward_prop/src/forward_prop.cpp:37) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_7' (forward_prop/src/forward_prop.cpp:40) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_8' (forward_prop/src/forward_prop.cpp:43) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_c' (forward_prop/src/forward_prop.cpp:246) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_x' (forward_prop/src/forward_prop.cpp:113) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (forward_prop/src/forward_prop.cpp:416) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'channel' (forward_prop/src/forward_prop.cpp:201) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pixel' (forward_prop/src/forward_prop.cpp:66) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (forward_prop/src/forward_prop.cpp:319) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_c' (forward_prop/src/forward_prop.cpp:246) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_x' (forward_prop/src/forward_prop.cpp:113) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel' (forward_prop/src/forward_prop.cpp:201) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel' (forward_prop/src/forward_prop.cpp:66) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter' (forward_prop/src/forward_prop.cpp:319) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:248) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:249) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:115) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:116) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_354_3' (forward_prop/src/forward_prop.cpp:354) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_4' (forward_prop/src/forward_prop.cpp:357) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_354_3' (forward_prop/src/forward_prop.cpp:354) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_4' (forward_prop/src/forward_prop.cpp:357) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:210) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:212) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:78) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:80) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'in_c' (forward_prop/src/forward_prop.cpp:321) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:60) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:350) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:246) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:350) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_2' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_3' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_4' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_5' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_6' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_7' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_8' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_9' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_10' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_11' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_12' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_13' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.14' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.15' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.16' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.17' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.18' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.19' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.20' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.21' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.22' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.23' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.24' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.25' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.26' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.27' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.3' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.4' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.5' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.6' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.7' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.8' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.9' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.10' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.11' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.12' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.13' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
ERROR: [HLS 200-779] Non-shared array 'conv2d_64_weights' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
INFO: [HLS 200-992] Argument 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:304).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'forward_prop/src/forward_prop.cpp' ... 
WARNING: [HLS 207-5524] 'shared' is deprecated, and it will be removed in future release (forward_prop/src/forward_prop.cpp:539:9)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:534:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:535:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:537:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:538:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:542:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:543:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:545:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:546:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (forward_prop/src/forward_prop.cpp:532:9)
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file forward_prop/src/forward_prop.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.53 seconds. CPU system time: 1.27 seconds. Elapsed time: 26.9 seconds; current allocated memory: 225.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:478:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_464_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:464:21)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:428:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_391_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:391:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_392_3' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:392:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_396_4' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:396:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_397_5' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:397:22)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:278:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:281:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:13)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:148:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:152:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_1' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_640_1' (forward_prop/src/forward_prop.cpp:640:20) in function 'accel' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:531:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_464_2' (forward_prop/src/forward_prop.cpp:464:21) in function 'softmax<10u, 128u>' completely with a factor of 10 (forward_prop/src/forward_prop.cpp:449:0)
INFO: [HLS 214-186] Unrolling loop 'kernels' (forward_prop/src/forward_prop.cpp:428:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (forward_prop/src/forward_prop.cpp:414:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_391_2' (forward_prop/src/forward_prop.cpp:391:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_3' (forward_prop/src/forward_prop.cpp:392:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_396_4' (forward_prop/src/forward_prop.cpp:396:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_5' (forward_prop/src/forward_prop.cpp:397:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:278:11) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 64 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:281:12) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:282:13) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_391_2' (forward_prop/src/forward_prop.cpp:391:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_3' (forward_prop/src/forward_prop.cpp:392:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_396_4' (forward_prop/src/forward_prop.cpp:396:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_5' (forward_prop/src/forward_prop.cpp:397:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:148:11) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:152:12) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:153:13) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (forward_prop/src/forward_prop.hpp:94:20) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (forward_prop/src/forward_prop.hpp:95:21) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:449:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:57:10)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:190:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:416:8)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:450:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_padded_window_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-248] Applying array_partition to 'in_channel_map_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:569:78)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:563:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:656:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:605:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:619:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_padded_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:579:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:578:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_0' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_1' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_2' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_3' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_4' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_5' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_6' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_7' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_8' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_9' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_10' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_11' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_12' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_13' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_14' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_15' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_16' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_17' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_18' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_19' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_20' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_21' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_22' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_23' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_24' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_25' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_26' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_27' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_28' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_29' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_30' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_31' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:620:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_0' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_1' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_2' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_3' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_4' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_5' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_6' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_7' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_8' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_9' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_10' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_11' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_12' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_13' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_14' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_15' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_16' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_17' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_18' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_19' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_20' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_21' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_22' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_23' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_24' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_25' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_26' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_27' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_28' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_29' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_30' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_31' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:621:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'accel::dense_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:424:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'accel::softmax_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:460:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE15softmax_weights': Cyclic partitioning with factor 3 on dimension 1. (forward_prop/src/forward_prop.cpp:545:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE13dense_weights': Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:542:0)
INFO: [HLS 214-115] Multiple burst reads of length 18 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:34:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:37:19)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:40:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.a3a3f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'void conv2d_aggregate_channels<14u, 14u, 32u, 64u>(float*, hls::stream<float, 0>*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 48.44 seconds. CPU system time: 1.51 seconds. Elapsed time: 50.28 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 27.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 28.06 seconds; current allocated memory: 351.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 22.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 22.8 seconds; current allocated memory: 453.949 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_496_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_503_3' (forward_prop/src/forward_prop.cpp:503) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_506_4' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_509_5' (forward_prop/src/forward_prop.cpp:509) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_512_6' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_1' (forward_prop/src/forward_prop.cpp:450) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'feature_map' (forward_prop/src/forward_prop.cpp:479) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (forward_prop/src/forward_prop.cpp:22) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (forward_prop/src/forward_prop.cpp:25) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (forward_prop/src/forward_prop.cpp:28) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_4' (forward_prop/src/forward_prop.cpp:31) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (forward_prop/src/forward_prop.cpp:34) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_6' (forward_prop/src/forward_prop.cpp:37) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_7' (forward_prop/src/forward_prop.cpp:40) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_8' (forward_prop/src/forward_prop.cpp:43) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_c' (forward_prop/src/forward_prop.cpp:246) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_x' (forward_prop/src/forward_prop.cpp:113) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (forward_prop/src/forward_prop.cpp:416) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'channel' (forward_prop/src/forward_prop.cpp:201) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pixel' (forward_prop/src/forward_prop.cpp:66) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (forward_prop/src/forward_prop.cpp:319) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_c' (forward_prop/src/forward_prop.cpp:246) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_x' (forward_prop/src/forward_prop.cpp:113) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel' (forward_prop/src/forward_prop.cpp:201) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel' (forward_prop/src/forward_prop.cpp:66) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter' (forward_prop/src/forward_prop.cpp:319) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:248) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:249) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:115) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:116) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_354_3' (forward_prop/src/forward_prop.cpp:354) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_4' (forward_prop/src/forward_prop.cpp:357) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_354_3' (forward_prop/src/forward_prop.cpp:354) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_4' (forward_prop/src/forward_prop.cpp:357) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:210) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:212) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:78) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:80) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'in_c' (forward_prop/src/forward_prop.cpp:321) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:60) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:350) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:246) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:350) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_2' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_3' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_4' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_5' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_6' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_7' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_8' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_9' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_10' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_11' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_12' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_13' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.14' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.15' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.16' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.17' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.18' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.19' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.20' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.21' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.22' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.23' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.24' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.25' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.26' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.27' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.3' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.4' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.5' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.6' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.7' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.8' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.9' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.10' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.11' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.12' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.13' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
ERROR: [HLS 200-780] Array 'conv2d_64_weights' failed dataflow checking: it has 33 processes accessing it and only 2 ports.
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:548).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:643).
INFO: [HLS 200-992]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'forward_prop/src/forward_prop.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:534:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:535:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:537:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:538:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:540:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:541:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:543:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:544:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (forward_prop/src/forward_prop.cpp:532:9)
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file forward_prop/src/forward_prop.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.83 seconds. CPU system time: 0.98 seconds. Elapsed time: 20.65 seconds; current allocated memory: 225.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:478:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_464_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:464:21)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:428:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_391_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:391:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_392_3' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:392:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_396_4' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:396:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_397_5' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:397:22)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:278:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:281:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:13)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:148:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:152:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_1' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_638_1' (forward_prop/src/forward_prop.cpp:638:20) in function 'accel' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:531:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_464_2' (forward_prop/src/forward_prop.cpp:464:21) in function 'softmax<10u, 128u>' completely with a factor of 10 (forward_prop/src/forward_prop.cpp:449:0)
INFO: [HLS 214-186] Unrolling loop 'kernels' (forward_prop/src/forward_prop.cpp:428:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (forward_prop/src/forward_prop.cpp:414:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_391_2' (forward_prop/src/forward_prop.cpp:391:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_3' (forward_prop/src/forward_prop.cpp:392:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_396_4' (forward_prop/src/forward_prop.cpp:396:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_5' (forward_prop/src/forward_prop.cpp:397:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:278:11) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 64 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:281:12) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:282:13) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_391_2' (forward_prop/src/forward_prop.cpp:391:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_3' (forward_prop/src/forward_prop.cpp:392:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_396_4' (forward_prop/src/forward_prop.cpp:396:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_5' (forward_prop/src/forward_prop.cpp:397:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:382:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:148:11) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:152:12) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:153:13) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (forward_prop/src/forward_prop.hpp:94:20) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (forward_prop/src/forward_prop.hpp:95:21) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:449:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:57:10)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:190:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:416:8)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:450:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_padded_window_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-248] Applying array_partition to 'in_channel_map_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:567:78)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:561:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:654:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:603:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:617:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_padded_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:577:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:576:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_0' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_1' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_2' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_3' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_4' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_5' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_6' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_7' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_8' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_9' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_10' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_11' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_12' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_13' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_14' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_15' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_16' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_17' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_18' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_19' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_20' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_21' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_22' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_23' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_24' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_25' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_26' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_27' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_28' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_29' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_30' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_31' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:618:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_0' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_1' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_2' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_3' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_4' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_5' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_6' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_7' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_8' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_9' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_10' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_11' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_12' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_13' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_14' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_15' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_16' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_17' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_18' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_19' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_20' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_21' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_22' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_23' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_24' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_25' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_26' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_27' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_28' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_29' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_30' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_31' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:619:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'accel::dense_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:424:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'accel::softmax_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:460:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE15softmax_weights': Cyclic partitioning with factor 3 on dimension 1. (forward_prop/src/forward_prop.cpp:543:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE13dense_weights': Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:540:0)
INFO: [HLS 214-115] Multiple burst reads of length 18 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:34:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:37:19)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:40:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.a3a3f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'void conv2d_aggregate_channels<14u, 14u, 32u, 64u>(float*, hls::stream<float, 0>*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 41.17 seconds. CPU system time: 1.19 seconds. Elapsed time: 42.41 seconds; current allocated memory: 257.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 28.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 28.25 seconds; current allocated memory: 351.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 20.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 20.87 seconds; current allocated memory: 454.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_496_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_500_2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_503_3' (forward_prop/src/forward_prop.cpp:503) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_506_4' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_509_5' (forward_prop/src/forward_prop.cpp:509) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_512_6' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_1' (forward_prop/src/forward_prop.cpp:450) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'feature_map' (forward_prop/src/forward_prop.cpp:479) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (forward_prop/src/forward_prop.cpp:22) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (forward_prop/src/forward_prop.cpp:25) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_3' (forward_prop/src/forward_prop.cpp:28) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_4' (forward_prop/src/forward_prop.cpp:31) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_5' (forward_prop/src/forward_prop.cpp:34) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_6' (forward_prop/src/forward_prop.cpp:37) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_7' (forward_prop/src/forward_prop.cpp:40) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_8' (forward_prop/src/forward_prop.cpp:43) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_c' (forward_prop/src/forward_prop.cpp:246) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_x' (forward_prop/src/forward_prop.cpp:113) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (forward_prop/src/forward_prop.cpp:416) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'channel' (forward_prop/src/forward_prop.cpp:201) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pixel' (forward_prop/src/forward_prop.cpp:66) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (forward_prop/src/forward_prop.cpp:319) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_c' (forward_prop/src/forward_prop.cpp:246) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_x' (forward_prop/src/forward_prop.cpp:113) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_347_2' (forward_prop/src/forward_prop.cpp:349) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel' (forward_prop/src/forward_prop.cpp:201) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel' (forward_prop/src/forward_prop.cpp:66) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter' (forward_prop/src/forward_prop.cpp:319) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:248) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:249) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:115) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:116) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_354_3' (forward_prop/src/forward_prop.cpp:354) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_4' (forward_prop/src/forward_prop.cpp:357) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_354_3' (forward_prop/src/forward_prop.cpp:354) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_4' (forward_prop/src/forward_prop.cpp:357) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:210) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:212) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:78) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:80) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'in_c' (forward_prop/src/forward_prop.cpp:321) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:60) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:350) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:193) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:246) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:350) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:350) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_2' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_3' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_4' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_5' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_6' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_7' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_8' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_9' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_10' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_11' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_12' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_13' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.14' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.15' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.16' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.17' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.18' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.19' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.20' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.21' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.22' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.23' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.24' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.25' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.26' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.27' (forward_prop/src/forward_prop.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.3' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.4' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.5' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.6' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.7' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.8' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.9' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.10' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.11' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.12' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.13' (forward_prop/src/forward_prop.cpp:190) in dimension 1 automatically.
ERROR: [HLS 200-968] Internal global variable 'conv2d_64_weights' failed dataflow checking: it can only be read in one process function.
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
ERROR: [HLS 200-779] Non-shared array 'conv2d_64_weights' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:546).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:641).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'forward_prop/src/forward_prop.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:535:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:536:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:538:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:542:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:544:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:545:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:547:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:548:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (forward_prop/src/forward_prop.cpp:533:9)
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file forward_prop/src/forward_prop.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.85 seconds. CPU system time: 1.16 seconds. Elapsed time: 25.85 seconds; current allocated memory: 225.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:479:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_465_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:465:21)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:429:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_392_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:392:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_393_3' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:393:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_397_4' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:397:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_398_5' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:398:22)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:279:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:283:13)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:149:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:154:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_1' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_642_1' (forward_prop/src/forward_prop.cpp:642:20) in function 'accel' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:532:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_465_2' (forward_prop/src/forward_prop.cpp:465:21) in function 'softmax<10u, 128u>' completely with a factor of 10 (forward_prop/src/forward_prop.cpp:450:0)
INFO: [HLS 214-186] Unrolling loop 'kernels' (forward_prop/src/forward_prop.cpp:429:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (forward_prop/src/forward_prop.cpp:415:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_2' (forward_prop/src/forward_prop.cpp:392:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_393_3' (forward_prop/src/forward_prop.cpp:393:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_4' (forward_prop/src/forward_prop.cpp:397:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_5' (forward_prop/src/forward_prop.cpp:398:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:279:11) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 64 (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:282:12) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:283:13) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_2' (forward_prop/src/forward_prop.cpp:392:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_393_3' (forward_prop/src/forward_prop.cpp:393:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_4' (forward_prop/src/forward_prop.cpp:397:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_5' (forward_prop/src/forward_prop.cpp:398:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:149:11) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:153:12) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:154:13) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (forward_prop/src/forward_prop.hpp:94:20) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (forward_prop/src/forward_prop.hpp:95:21) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:450:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:191:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:417:8)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:451:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_padded_window_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-248] Applying array_partition to 'in_channel_map_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:571:78)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:565:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:658:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:607:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:621:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_padded_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:581:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:580:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_0' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_1' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_2' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_3' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_4' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_5' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_6' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_7' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_8' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_9' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_10' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_11' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_12' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_13' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_14' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_15' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_16' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_17' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_18' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_19' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_20' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_21' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_22' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_23' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_24' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_25' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_26' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_27' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_28' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_29' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_30' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_31' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_0' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_1' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_2' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_3' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_4' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_5' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_6' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_7' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_8' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_9' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_10' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_11' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_12' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_13' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_14' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_15' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_16' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_17' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_18' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_19' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_20' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_21' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_22' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_23' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_24' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_25' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_26' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_27' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_28' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_29' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_30' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_31' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'accel::dense_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:425:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'accel::softmax_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:461:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE15softmax_weights': Cyclic partitioning with factor 3 on dimension 1. (forward_prop/src/forward_prop.cpp:547:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE13dense_weights': Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:544:0)
INFO: [HLS 214-115] Multiple burst reads of length 18 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:35:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:38:19)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:41:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.a3a3f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'void conv2d_aggregate_channels<14u, 14u, 32u, 64u>(float*, hls::stream<float, 0>*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 53.82 seconds. CPU system time: 1.48 seconds. Elapsed time: 55.32 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 34.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 34.69 seconds; current allocated memory: 349.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 24.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 24.63 seconds; current allocated memory: 452.430 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_497_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_501_2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_504_3' (forward_prop/src/forward_prop.cpp:504) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_507_4' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_510_5' (forward_prop/src/forward_prop.cpp:510) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_513_6' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_454_1' (forward_prop/src/forward_prop.cpp:451) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'feature_map' (forward_prop/src/forward_prop.cpp:480) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (forward_prop/src/forward_prop.cpp:22) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (forward_prop/src/forward_prop.cpp:25) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_4' (forward_prop/src/forward_prop.cpp:29) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_5' (forward_prop/src/forward_prop.cpp:32) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_6' (forward_prop/src/forward_prop.cpp:35) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_7' (forward_prop/src/forward_prop.cpp:38) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_8' (forward_prop/src/forward_prop.cpp:41) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_9' (forward_prop/src/forward_prop.cpp:44) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_c' (forward_prop/src/forward_prop.cpp:247) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (forward_prop/src/forward_prop.cpp:417) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'channel' (forward_prop/src/forward_prop.cpp:202) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (forward_prop/src/forward_prop.cpp:320) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_c' (forward_prop/src/forward_prop.cpp:247) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel' (forward_prop/src/forward_prop.cpp:202) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter' (forward_prop/src/forward_prop.cpp:320) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:249) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:250) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:116) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:117) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_3' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_4' (forward_prop/src/forward_prop.cpp:358) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_3' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_4' (forward_prop/src/forward_prop.cpp:358) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:211) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:213) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:79) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:81) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'in_c' (forward_prop/src/forward_prop.cpp:322) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:61) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:351) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:247) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:351) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_2' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_3' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_4' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_5' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_6' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_7' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_8' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_9' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_10' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_11' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_12' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_13' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.14' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.15' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.16' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.17' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.18' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.19' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.20' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.21' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.22' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.23' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.24' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.25' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.26' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.27' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.3' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.4' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.5' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.6' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.7' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.8' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.9' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.10' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.11' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.12' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.13' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
ERROR: [HLS 200-968] Internal global variable 'conv2d_64_weights' failed dataflow checking: it can only be read in one process function.
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
ERROR: [HLS 200-779] Non-shared array 'conv2d_64_weights' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'forward_prop/src/forward_prop.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:535:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:536:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:538:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:542:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:544:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:545:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:547:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:548:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (forward_prop/src/forward_prop.cpp:533:9)
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file forward_prop/src/forward_prop.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.97 seconds. CPU system time: 1.23 seconds. Elapsed time: 26 seconds; current allocated memory: 225.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:479:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_465_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:465:21)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:429:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_392_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:392:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_393_3' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:393:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_397_4' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:397:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_398_5' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:398:22)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:279:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:283:13)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:149:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:154:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_1' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_642_1' (forward_prop/src/forward_prop.cpp:642:20) in function 'accel' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:532:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_465_2' (forward_prop/src/forward_prop.cpp:465:21) in function 'softmax<10u, 128u>' completely with a factor of 10 (forward_prop/src/forward_prop.cpp:450:0)
INFO: [HLS 214-186] Unrolling loop 'kernels' (forward_prop/src/forward_prop.cpp:429:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (forward_prop/src/forward_prop.cpp:415:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_2' (forward_prop/src/forward_prop.cpp:392:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_393_3' (forward_prop/src/forward_prop.cpp:393:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_4' (forward_prop/src/forward_prop.cpp:397:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_5' (forward_prop/src/forward_prop.cpp:398:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:279:11) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 64 (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:282:12) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:283:13) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_2' (forward_prop/src/forward_prop.cpp:392:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_393_3' (forward_prop/src/forward_prop.cpp:393:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_4' (forward_prop/src/forward_prop.cpp:397:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_5' (forward_prop/src/forward_prop.cpp:398:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:149:11) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:153:12) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:154:13) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (forward_prop/src/forward_prop.hpp:94:20) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (forward_prop/src/forward_prop.hpp:95:21) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:450:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE17conv2d_64_weights': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:538:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:191:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:417:8)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:451:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_padded_window_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-248] Applying array_partition to 'in_channel_map_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:571:78)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:565:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:658:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:607:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:621:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_padded_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:581:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:580:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_0' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_1' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_2' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_3' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_4' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_5' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_6' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_7' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_8' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_9' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_10' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_11' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_12' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_13' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_14' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_15' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_16' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_17' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_18' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_19' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_20' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_21' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_22' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_23' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_24' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_25' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_26' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_27' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_28' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_29' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_30' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_31' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_0' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_1' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_2' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_3' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_4' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_5' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_6' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_7' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_8' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_9' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_10' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_11' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_12' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_13' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_14' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_15' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_16' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_17' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_18' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_19' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_20' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_21' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_22' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_23' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_24' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_25' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_26' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_27' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_28' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_29' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_30' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_31' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'accel::dense_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:425:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'accel::softmax_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:461:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE15softmax_weights': Cyclic partitioning with factor 3 on dimension 1. (forward_prop/src/forward_prop.cpp:547:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE13dense_weights': Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:544:0)
INFO: [HLS 214-115] Multiple burst reads of length 18 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:35:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:38:19)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:41:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.a3a3f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'void conv2d_aggregate_channels<14u, 14u, 32u, 64u>(float*, hls::stream<float, 0>*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 78.55 seconds. CPU system time: 1.49 seconds. Elapsed time: 80.15 seconds; current allocated memory: 257.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 30.95 seconds. CPU system time: 0.08 seconds. Elapsed time: 31.04 seconds; current allocated memory: 349.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 25.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 25.35 seconds; current allocated memory: 448.812 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_497_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_501_2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_504_3' (forward_prop/src/forward_prop.cpp:504) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_507_4' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_510_5' (forward_prop/src/forward_prop.cpp:510) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_513_6' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_454_1' (forward_prop/src/forward_prop.cpp:451) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'feature_map' (forward_prop/src/forward_prop.cpp:480) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (forward_prop/src/forward_prop.cpp:22) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (forward_prop/src/forward_prop.cpp:25) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_4' (forward_prop/src/forward_prop.cpp:29) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_5' (forward_prop/src/forward_prop.cpp:32) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_6' (forward_prop/src/forward_prop.cpp:35) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_7' (forward_prop/src/forward_prop.cpp:38) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_8' (forward_prop/src/forward_prop.cpp:41) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_9' (forward_prop/src/forward_prop.cpp:44) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_c' (forward_prop/src/forward_prop.cpp:247) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (forward_prop/src/forward_prop.cpp:417) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'channel' (forward_prop/src/forward_prop.cpp:202) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (forward_prop/src/forward_prop.cpp:320) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_c' (forward_prop/src/forward_prop.cpp:247) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel' (forward_prop/src/forward_prop.cpp:202) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter' (forward_prop/src/forward_prop.cpp:320) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:249) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:250) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:116) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:117) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_3' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_4' (forward_prop/src/forward_prop.cpp:358) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_3' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_4' (forward_prop/src/forward_prop.cpp:358) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:211) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:213) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:79) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:81) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'in_c' (forward_prop/src/forward_prop.cpp:322) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:61) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:351) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:247) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:351) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_2' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_3' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_4' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_5' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_6' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_7' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_8' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_9' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_10' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_11' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_12' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_13' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.14' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.15' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.16' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.17' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.18' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.19' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.20' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.21' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.22' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.23' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.24' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.25' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.26' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.27' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.3' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.4' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.5' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.6' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.7' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.8' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.9' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.10' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.11' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.12' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.13' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_10'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_10' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_10' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_10' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_10' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_11'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_11' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_11' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_11' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_11' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_12'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_12' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_12' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_12' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_12' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_13'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_13' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_13' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_13' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_13' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_14'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_14' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_14' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_14' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_14' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_15'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_15' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_15' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_15' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_15' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_16'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_16' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_16' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_16' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_16' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_17'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_17' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_17' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_17' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_17' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_18'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_18' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_18' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_18' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_18' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_19'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_19' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_19' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_19' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_19' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_20'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_20' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_20' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_20' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_20' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_21'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_21' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_21' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_21' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_21' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_22'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_22' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_22' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_22' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_22' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_23'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_23' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_23' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_23' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_23' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_24'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_24' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_24' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_24' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_24' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_25'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_25' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_25' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_25' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_25' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_26'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_26' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_26' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_26' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_26' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_27'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_27' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_27' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_27' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_27' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_28'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_28' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_28' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_28' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_28' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_29'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_29' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_29' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_29' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_29' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_30'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_30' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_30' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_30' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_30' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_31'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_31' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_31' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_31' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_31' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.32'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.32' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.32' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.32' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.32' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.33'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.33' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.33' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.33' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.33' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.34'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.34' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.34' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.34' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.34' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.35'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.35' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.35' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.35' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.35' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.36'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.36' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.36' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.36' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.36' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.37'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.37' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.37' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.37' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.37' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.38'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.38' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.38' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.38' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.38' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.39'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.39' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.39' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.39' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.39' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.40'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.40' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.40' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.40' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.40' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (forward_prop/src/forward_prop.cpp:517:1), detected/extracted 48 process function(s): 
	 'entry_proc'
	 'save_variables_locally'
	 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>'
	 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'
	 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31'
	 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'
	 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'
	 'maxp2d<3136u, 2u, 2u>'
	 'dense<128u, 3136u>'
	 'softmax<10u, 128u>'
	 'write_gmem'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:350:10) to (forward_prop/src/forward_prop.cpp:364:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:367:10) to (forward_prop/src/forward_prop.cpp:346:20) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:350:10) to (forward_prop/src/forward_prop.cpp:364:37) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:367:10) to (forward_prop/src/forward_prop.cpp:346:20) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' (forward_prop/src/forward_prop.cpp:135:12)...288 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' (forward_prop/src/forward_prop.cpp:145:11)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 109.02 seconds. CPU system time: 0.14 seconds. Elapsed time: 109.2 seconds; current allocated memory: 534.371 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (forward_prop/src/forward_prop.cpp:28:38) in function 'save_variables_locally'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_x' (forward_prop/src/forward_prop.cpp:244:28) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:243:26) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:111:26) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_346_1' (forward_prop/src/forward_prop.cpp:346:38) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_346_1' (forward_prop/src/forward_prop.cpp:346:38) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'pixel' (forward_prop/src/forward_prop.cpp:200:28) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:319:29) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:170:29) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_weights' (forward_prop/src/forward_prop.cpp:23:24)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_biases' (forward_prop/src/forward_prop.cpp:26:23)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_weights' (forward_prop/src/forward_prop.cpp:30:34)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_biases' (forward_prop/src/forward_prop.cpp:33:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_weights' (forward_prop/src/forward_prop.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_biases' (forward_prop/src/forward_prop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (forward_prop/src/forward_prop.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_biases' (forward_prop/src/forward_prop.cpp:45:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:353:43)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:353:43)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][1]' (forward_prop/src/forward_prop.cpp:214:58)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][2]' (forward_prop/src/forward_prop.cpp:217:63)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[0]' (forward_prop/src/forward_prop.cpp:222:41)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[1]' (forward_prop/src/forward_prop.cpp:224:51)
INFO: [HLS 200-634] Sharing array conv2d_64_weights among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>
INFO: [HLS 200-634] Sharing array conv2d_64_weights_32 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1
INFO: [HLS 200-634] Sharing array conv2d_64_weights_33 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2
INFO: [HLS 200-634] Sharing array conv2d_64_weights_34 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3
INFO: [HLS 200-634] Sharing array conv2d_64_weights_35 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4
INFO: [HLS 200-634] Sharing array conv2d_64_weights_36 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5
INFO: [HLS 200-634] Sharing array conv2d_64_weights_37 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6
INFO: [HLS 200-634] Sharing array conv2d_64_weights_38 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7
INFO: [HLS 200-634] Sharing array conv2d_64_weights_39 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8
INFO: [HLS 200-634] Sharing array conv2d_64_weights_40 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_10 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_11 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_12 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_13 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_14 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_15 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_16 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_17 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_18 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_19 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_20 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_21 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_22 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_23 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_24 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_25 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_26 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_27 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_28 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_29 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_30 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_31 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u> is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 36.64 seconds. CPU system time: 0.48 seconds. Elapsed time: 37.19 seconds; current allocated memory: 1.898 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' to 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>_Pipeline_inputs' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' to 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' to 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' to 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' to 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<3136u, 2u, 2u>' to 'maxp2d_3136u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_VITIS_LOOP_454_1' to 'softmax_10u_128u_Pipeline_VITIS_LOOP_454_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_sums_and_max' to 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_exp_sum' to 'softmax_10u_128u_Pipeline_calc_exp_sum'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_feature_map' to 'softmax_10u_128u_Pipeline_feature_map'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>' to 'softmax_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.49 seconds. CPU system time: 0.29 seconds. Elapsed time: 5.83 seconds; current allocated memory: 1.934 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.935 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.935 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_3_VITIS_LOOP_29_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.937 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.937 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_35_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.938 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.939 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.939 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_44_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.940 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.942 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.11 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.948 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.949 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 74, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.95 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.97 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.45 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.965 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_346_1_VITIS_LOOP_348_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_346_1_VITIS_LOOP_348_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.967 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_384_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.968 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel_channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.970 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x_in_c'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x_in_c'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.975 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.47 seconds. CPU system time: 0 seconds. Elapsed time: 12.47 seconds; current allocated memory: 2.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.44 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.32 seconds; current allocated memory: 2.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.06 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.53 seconds; current allocated memory: 2.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.42 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.29 seconds; current allocated memory: 2.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.1 seconds. CPU system time: 0 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.1 seconds; current allocated memory: 2.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.53 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.43 seconds; current allocated memory: 2.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.15 seconds. CPU system time: 0 seconds. Elapsed time: 3.15 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.67 seconds; current allocated memory: 2.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.69 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.31 seconds; current allocated memory: 2.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.11 seconds; current allocated memory: 2.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.46 seconds; current allocated memory: 2.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.58 seconds; current allocated memory: 2.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.87 seconds; current allocated memory: 2.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.79 seconds; current allocated memory: 2.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.83 seconds; current allocated memory: 2.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.47 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.37 seconds; current allocated memory: 2.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.07 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 13 seconds; current allocated memory: 2.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.52 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.56 seconds. CPU system time: 0 seconds. Elapsed time: 5.57 seconds; current allocated memory: 2.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.37 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.29 seconds; current allocated memory: 2.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.37 seconds; current allocated memory: 2.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.11 seconds; current allocated memory: 2.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.04 seconds; current allocated memory: 2.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.82 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.49 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.41 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.14 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.9 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.59 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.65 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.27 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.77 seconds; current allocated memory: 2.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.38 seconds; current allocated memory: 2.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.71 seconds; current allocated memory: 2.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.18 seconds; current allocated memory: 2.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.89 seconds; current allocated memory: 2.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.37 seconds; current allocated memory: 2.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.28 seconds; current allocated memory: 2.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.07 seconds. CPU system time: 0 seconds. Elapsed time: 3.07 seconds; current allocated memory: 2.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.81 seconds; current allocated memory: 2.357 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.49 seconds; current allocated memory: 2.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.26 seconds; current allocated memory: 2.361 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.26 seconds; current allocated memory: 2.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.88 seconds; current allocated memory: 2.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.48 seconds; current allocated memory: 2.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.36 seconds; current allocated memory: 2.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.98 seconds; current allocated memory: 2.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.51 seconds; current allocated memory: 2.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.17 seconds. CPU system time: 0 seconds. Elapsed time: 5.18 seconds; current allocated memory: 2.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.27 seconds; current allocated memory: 2.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.78 seconds; current allocated memory: 2.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.49 seconds; current allocated memory: 2.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.46 seconds; current allocated memory: 2.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.3 seconds; current allocated memory: 2.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.31 seconds; current allocated memory: 2.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.53 seconds; current allocated memory: 2.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.64 seconds; current allocated memory: 2.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.01 seconds; current allocated memory: 2.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.54 seconds; current allocated memory: 2.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.8 seconds; current allocated memory: 2.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.24 seconds. CPU system time: 0 seconds. Elapsed time: 3.24 seconds; current allocated memory: 2.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.78 seconds; current allocated memory: 2.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.31 seconds; current allocated memory: 2.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.57 seconds; current allocated memory: 2.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.18 seconds; current allocated memory: 2.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.06 seconds; current allocated memory: 2.581 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.56 seconds; current allocated memory: 2.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.63 seconds; current allocated memory: 2.581 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.28 seconds; current allocated memory: 2.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.97 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.64 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.52 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.33 seconds; current allocated memory: 2.639 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.55 seconds; current allocated memory: 2.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.62 seconds; current allocated memory: 2.639 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.64 seconds; current allocated memory: 2.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.12 seconds; current allocated memory: 2.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.65 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.69 seconds; current allocated memory: 2.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.27 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.7 seconds; current allocated memory: 2.697 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.77 seconds. CPU system time: 0 seconds. Elapsed time: 3.78 seconds; current allocated memory: 2.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.88 seconds; current allocated memory: 2.697 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.53 seconds; current allocated memory: 2.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.59 seconds; current allocated memory: 2.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.85 seconds; current allocated memory: 2.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.56 seconds; current allocated memory: 2.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.22 seconds; current allocated memory: 2.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.1 seconds; current allocated memory: 2.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'forward_prop/src/forward_prop.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:535:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:536:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:538:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:542:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:544:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:545:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:547:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:548:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (forward_prop/src/forward_prop.cpp:533:9)
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file forward_prop/src/forward_prop.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.51 seconds. CPU system time: 1.2 seconds. Elapsed time: 26.59 seconds; current allocated memory: 225.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:479:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_465_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:465:21)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:429:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_392_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:392:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_393_3' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:393:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_397_4' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:397:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_398_5' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:398:22)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:279:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:283:13)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:149:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:154:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_1' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_642_1' (forward_prop/src/forward_prop.cpp:642:20) in function 'accel' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:532:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_465_2' (forward_prop/src/forward_prop.cpp:465:21) in function 'softmax<10u, 128u>' completely with a factor of 10 (forward_prop/src/forward_prop.cpp:450:0)
INFO: [HLS 214-186] Unrolling loop 'kernels' (forward_prop/src/forward_prop.cpp:429:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (forward_prop/src/forward_prop.cpp:415:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_2' (forward_prop/src/forward_prop.cpp:392:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_393_3' (forward_prop/src/forward_prop.cpp:393:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_4' (forward_prop/src/forward_prop.cpp:397:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_5' (forward_prop/src/forward_prop.cpp:398:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:279:11) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 64 (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:282:12) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:283:13) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_2' (forward_prop/src/forward_prop.cpp:392:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_393_3' (forward_prop/src/forward_prop.cpp:393:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_397_4' (forward_prop/src/forward_prop.cpp:397:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_5' (forward_prop/src/forward_prop.cpp:398:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:149:11) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:153:12) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:154:13) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (forward_prop/src/forward_prop.hpp:94:20) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (forward_prop/src/forward_prop.hpp:95:21) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:271:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:450:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE17conv2d_64_weights': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:538:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:191:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:417:8)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:451:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_padded_window_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-248] Applying array_partition to 'in_channel_map_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:571:78)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:565:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:658:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:607:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:621:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_padded_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:581:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:580:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_0' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_1' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_2' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_3' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_4' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_5' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_6' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_7' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_8' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_9' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_10' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_11' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_12' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_13' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_14' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_15' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_16' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_17' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_18' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_19' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_20' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_21' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_22' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_23' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_24' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_25' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_26' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_27' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_28' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_29' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_30' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_31' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:622:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_0' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_1' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_2' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_3' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_4' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_5' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_6' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_7' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_8' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_9' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_10' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_11' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_12' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_13' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_14' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_15' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_16' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_17' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_18' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_19' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_20' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_21' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_22' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_23' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_24' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_25' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_26' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_27' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_28' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_29' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_30' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_31' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:623:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'accel::dense_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:425:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'accel::softmax_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:461:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE15softmax_weights': Cyclic partitioning with factor 3 on dimension 1. (forward_prop/src/forward_prop.cpp:547:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE13dense_weights': Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:544:0)
INFO: [HLS 214-115] Multiple burst reads of length 18 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:35:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:38:19)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:41:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.a3a3f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'void conv2d_aggregate_channels<14u, 14u, 32u, 64u>(float*, hls::stream<float, 0>*, hls::stream<float, 0>&, hls::stream<bool, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 82.05 seconds. CPU system time: 1.5 seconds. Elapsed time: 83.55 seconds; current allocated memory: 257.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 30.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 30.31 seconds; current allocated memory: 349.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 24.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 24.4 seconds; current allocated memory: 448.812 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_497_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_501_2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_504_3' (forward_prop/src/forward_prop.cpp:504) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_507_4' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_510_5' (forward_prop/src/forward_prop.cpp:510) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_513_6' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_454_1' (forward_prop/src/forward_prop.cpp:451) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'feature_map' (forward_prop/src/forward_prop.cpp:480) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (forward_prop/src/forward_prop.cpp:22) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (forward_prop/src/forward_prop.cpp:25) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_4' (forward_prop/src/forward_prop.cpp:29) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_5' (forward_prop/src/forward_prop.cpp:32) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_6' (forward_prop/src/forward_prop.cpp:35) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_7' (forward_prop/src/forward_prop.cpp:38) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_8' (forward_prop/src/forward_prop.cpp:41) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_9' (forward_prop/src/forward_prop.cpp:44) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_c' (forward_prop/src/forward_prop.cpp:247) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (forward_prop/src/forward_prop.cpp:417) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'channel' (forward_prop/src/forward_prop.cpp:202) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (forward_prop/src/forward_prop.cpp:320) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_c' (forward_prop/src/forward_prop.cpp:247) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_348_2' (forward_prop/src/forward_prop.cpp:350) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel' (forward_prop/src/forward_prop.cpp:202) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter' (forward_prop/src/forward_prop.cpp:320) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:249) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:250) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:116) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:117) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_3' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_4' (forward_prop/src/forward_prop.cpp:358) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_355_3' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_4' (forward_prop/src/forward_prop.cpp:358) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:211) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:213) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:79) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:81) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'in_c' (forward_prop/src/forward_prop.cpp:322) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:61) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:351) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:247) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:351) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:351) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_2' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_3' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_4' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_5' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_6' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_7' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_8' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_9' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_10' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_11' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_12' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_13' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.14' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.15' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.16' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.17' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.18' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.19' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.20' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.21' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.22' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.23' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.24' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.25' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.26' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.27' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.3' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.4' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.5' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.6' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.7' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.8' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.9' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.10' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.11' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.12' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.13' (forward_prop/src/forward_prop.cpp:191) in dimension 1 automatically.
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_10'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_10' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_10' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_10' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_10' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_11'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_11' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_11' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_11' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_11' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_12'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_12' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_12' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_12' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_12' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_13'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_13' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_13' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_13' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_13' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_14'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_14' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_14' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_14' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_14' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_15'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_15' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_15' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_15' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_15' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_16'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_16' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_16' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_16' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_16' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_17'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_17' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_17' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_17' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_17' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_18'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_18' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_18' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_18' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_18' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_19'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_19' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_19' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_19' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_19' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_20'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_20' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_20' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_20' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_20' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_21'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_21' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_21' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_21' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_21' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_22'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_22' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_22' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_22' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_22' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_23'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_23' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_23' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_23' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_23' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_24'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_24' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_24' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_24' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_24' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_25'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_25' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_25' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_25' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_25' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_26'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_26' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_26' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_26' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_26' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_27'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_27' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_27' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_27' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_27' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_28'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_28' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_28' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_28' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_28' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_29'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_29' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_29' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_29' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_29' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_30'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_30' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_30' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_30' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_30' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_31'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_31' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_31' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_31' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_31' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.32'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.32' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.32' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.32' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.32' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.33'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.33' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.33' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.33' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.33' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.34'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.34' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.34' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.34' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.34' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.35'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.35' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.35' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.35' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.35' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.36'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.36' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.36' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.36' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.36' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.37'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.37' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.37' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.37' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.37' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.38'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.38' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.38' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.38' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.38' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.39'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.39' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.39' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.39' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.39' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.40'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.40' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:550).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.40' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:645).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.40' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.40' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (forward_prop/src/forward_prop.cpp:517:1), detected/extracted 48 process function(s): 
	 'entry_proc'
	 'save_variables_locally'
	 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>'
	 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'
	 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31'
	 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'
	 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'
	 'maxp2d<3136u, 2u, 2u>'
	 'dense<128u, 3136u>'
	 'softmax<10u, 128u>'
	 'write_gmem'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:350:10) to (forward_prop/src/forward_prop.cpp:364:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:367:10) to (forward_prop/src/forward_prop.cpp:346:20) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:350:10) to (forward_prop/src/forward_prop.cpp:364:37) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:367:10) to (forward_prop/src/forward_prop.cpp:346:20) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' (forward_prop/src/forward_prop.cpp:135:12)...288 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' (forward_prop/src/forward_prop.cpp:145:11)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 109.71 seconds. CPU system time: 0.23 seconds. Elapsed time: 110 seconds; current allocated memory: 534.367 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (forward_prop/src/forward_prop.cpp:28:38) in function 'save_variables_locally'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_x' (forward_prop/src/forward_prop.cpp:244:28) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:243:26) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:111:26) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_346_1' (forward_prop/src/forward_prop.cpp:346:38) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_346_1' (forward_prop/src/forward_prop.cpp:346:38) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'pixel' (forward_prop/src/forward_prop.cpp:200:28) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:319:29) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:170:29) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_weights' (forward_prop/src/forward_prop.cpp:23:24)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_biases' (forward_prop/src/forward_prop.cpp:26:23)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_weights' (forward_prop/src/forward_prop.cpp:30:34)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_biases' (forward_prop/src/forward_prop.cpp:33:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_weights' (forward_prop/src/forward_prop.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_biases' (forward_prop/src/forward_prop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (forward_prop/src/forward_prop.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_biases' (forward_prop/src/forward_prop.cpp:45:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:353:43)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:353:43)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][1]' (forward_prop/src/forward_prop.cpp:214:58)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][2]' (forward_prop/src/forward_prop.cpp:217:63)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[0]' (forward_prop/src/forward_prop.cpp:222:41)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[1]' (forward_prop/src/forward_prop.cpp:224:51)
INFO: [HLS 200-634] Sharing array conv2d_64_weights among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>
INFO: [HLS 200-634] Sharing array conv2d_64_weights_32 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1
INFO: [HLS 200-634] Sharing array conv2d_64_weights_33 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2
INFO: [HLS 200-634] Sharing array conv2d_64_weights_34 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3
INFO: [HLS 200-634] Sharing array conv2d_64_weights_35 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4
INFO: [HLS 200-634] Sharing array conv2d_64_weights_36 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5
INFO: [HLS 200-634] Sharing array conv2d_64_weights_37 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6
INFO: [HLS 200-634] Sharing array conv2d_64_weights_38 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7
INFO: [HLS 200-634] Sharing array conv2d_64_weights_39 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8
INFO: [HLS 200-634] Sharing array conv2d_64_weights_40 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_10 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_11 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_12 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_13 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_14 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_15 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_16 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_17 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_18 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_19 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_20 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_21 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_22 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_23 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_24 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_25 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_26 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_27 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_28 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_29 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_30 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_31 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u> is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 38.53 seconds. CPU system time: 0.51 seconds. Elapsed time: 39.05 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' to 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>_Pipeline_inputs' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' to 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' to 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' to 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' to 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<3136u, 2u, 2u>' to 'maxp2d_3136u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_VITIS_LOOP_454_1' to 'softmax_10u_128u_Pipeline_VITIS_LOOP_454_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_sums_and_max' to 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_exp_sum' to 'softmax_10u_128u_Pipeline_calc_exp_sum'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_feature_map' to 'softmax_10u_128u_Pipeline_feature_map'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>' to 'softmax_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.27 seconds. CPU system time: 0.28 seconds. Elapsed time: 5.55 seconds; current allocated memory: 1.934 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.935 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.935 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_3_VITIS_LOOP_29_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.937 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.937 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_35_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.938 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.938 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.939 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_44_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.940 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.942 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.948 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.949 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 74, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.03 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.68 seconds; current allocated memory: 1.963 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.965 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_346_1_VITIS_LOOP_348_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_346_1_VITIS_LOOP_348_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.967 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_384_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.968 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel_channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.970 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x_in_c'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x_in_c'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.975 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.5 seconds; current allocated memory: 2.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.63 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.75 seconds; current allocated memory: 2.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.32 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.73 seconds; current allocated memory: 2.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.59 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 6 seconds; current allocated memory: 2.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.25 seconds; current allocated memory: 2.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.34 seconds; current allocated memory: 2.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.8 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.71 seconds; current allocated memory: 2.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.19 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.47 seconds; current allocated memory: 2.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.62 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.6 seconds; current allocated memory: 2.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.32 seconds; current allocated memory: 2.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.62 seconds; current allocated memory: 2.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.55 seconds; current allocated memory: 2.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.58 seconds; current allocated memory: 2.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.32 seconds; current allocated memory: 2.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.76 seconds; current allocated memory: 2.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.54 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.83 seconds; current allocated memory: 2.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.31 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.7 seconds; current allocated memory: 2.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.12 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.92 seconds; current allocated memory: 2.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.03 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.48 seconds; current allocated memory: 2.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.15 seconds; current allocated memory: 2.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.9 seconds; current allocated memory: 2.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.79 seconds; current allocated memory: 2.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.32 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.97 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.77 seconds; current allocated memory: 2.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.98 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.34 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.06 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.88 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.72 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.7 seconds; current allocated memory: 2.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.26 seconds; current allocated memory: 2.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.84 seconds; current allocated memory: 2.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.82 seconds. CPU system time: 0 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.56 seconds; current allocated memory: 2.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.28 seconds; current allocated memory: 2.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.94 seconds; current allocated memory: 2.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.84 seconds; current allocated memory: 2.357 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.2 seconds; current allocated memory: 2.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.16 seconds; current allocated memory: 2.361 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.94 seconds; current allocated memory: 2.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.98 seconds; current allocated memory: 2.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.18 seconds; current allocated memory: 2.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.24 seconds; current allocated memory: 2.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.87 seconds; current allocated memory: 2.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.3 seconds; current allocated memory: 2.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 2.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.62 seconds; current allocated memory: 2.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.75 seconds; current allocated memory: 2.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.06 seconds; current allocated memory: 2.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.03 seconds. CPU system time: 0 seconds. Elapsed time: 3.03 seconds; current allocated memory: 2.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.63 seconds; current allocated memory: 2.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.52 seconds; current allocated memory: 2.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0 seconds. Elapsed time: 3.03 seconds; current allocated memory: 2.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.76 seconds; current allocated memory: 2.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.18 seconds; current allocated memory: 2.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.33 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0 seconds. Elapsed time: 2.99 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.74 seconds; current allocated memory: 2.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.2 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.11 seconds; current allocated memory: 2.537 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.97 seconds; current allocated memory: 2.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.94 seconds; current allocated memory: 2.537 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.75 seconds; current allocated memory: 2.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.02 seconds; current allocated memory: 2.581 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 3 seconds; current allocated memory: 2.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.83 seconds; current allocated memory: 2.581 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.87 seconds; current allocated memory: 2.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.09 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.01 seconds; current allocated memory: 2.594 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.92 seconds; current allocated memory: 2.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.83 seconds; current allocated memory: 2.639 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.3 seconds; current allocated memory: 2.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.9 seconds; current allocated memory: 2.639 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.88 seconds; current allocated memory: 2.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.53 seconds; current allocated memory: 2.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.97 seconds; current allocated memory: 2.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.95 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.38 seconds. CPU system time: 0.17 seconds. Elapsed time: 11.69 seconds; current allocated memory: 2.698 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0 seconds. Elapsed time: 3.04 seconds; current allocated memory: 2.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.99 seconds; current allocated memory: 2.698 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.99 seconds; current allocated memory: 2.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.32 seconds; current allocated memory: 2.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.27 seconds; current allocated memory: 2.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.79 seconds; current allocated memory: 2.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 2.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.57 seconds; current allocated memory: 2.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.97 seconds; current allocated memory: 2.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.02 seconds; current allocated memory: 2.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.99 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.82 seconds; current allocated memory: 2.784 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.25 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.23 seconds; current allocated memory: 2.784 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.38 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.97 seconds; current allocated memory: 2.794 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.19 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.89 seconds; current allocated memory: 2.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.04 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.79 seconds; current allocated memory: 2.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.03 seconds; current allocated memory: 2.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.65 seconds; current allocated memory: 2.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.96 seconds. CPU system time: 0 seconds. Elapsed time: 2.97 seconds; current allocated memory: 2.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.36 seconds; current allocated memory: 2.855 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.95 seconds; current allocated memory: 2.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.73 seconds; current allocated memory: 2.855 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.11 seconds; current allocated memory: 2.900 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.7 seconds; current allocated memory: 2.900 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.99 seconds; current allocated memory: 2.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.26 seconds; current allocated memory: 2.913 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.36 seconds. CPU system time: 0 seconds. Elapsed time: 3.36 seconds; current allocated memory: 2.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.77 seconds; current allocated memory: 2.913 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.84 seconds; current allocated memory: 2.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.920 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_346_1_VITIS_LOOP_348_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_346_1_VITIS_LOOP_348_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.922 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_3136u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_384_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.923 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.927 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 15, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.69 seconds; current allocated memory: 2.945 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.947 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.951 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_VITIS_LOOP_454_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_454_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_454_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_calc_sums_and_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln467_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln467_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln467_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln467_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln467_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln467_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln467) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calc_sums_and_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 26, loop 'calc_sums_and_max'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_calc_exp_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'calc_exp_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_map'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'feature_map'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.957 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_497_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_497_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'VITIS_LOOP_497_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.957 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_501_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_501_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_501_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.958 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_504_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_504_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_504_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_507_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_507_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_507_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_510_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_510_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_510_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_513_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_513_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_513_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.960 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.961 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_biases (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_48 (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_49 (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_32_weights (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_32_biases (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_64_biases (from save_variables_locally_U0 to conv2d_aggregate_channels_14u_14u_32u_64u_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_41 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_42 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_43 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_44 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_45 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_46 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_47 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_biases (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.964 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.73 seconds; current allocated memory: 2.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.83 seconds; current allocated memory: 2.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_25_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_29_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' pipeline 'VITIS_LOOP_32_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_32_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' pipeline 'VITIS_LOOP_35_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_35_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' pipeline 'VITIS_LOOP_38_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_38_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' pipeline 'VITIS_LOOP_41_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_41_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' pipeline 'VITIS_LOOP_44_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_44_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' pipeline 'pixel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2832_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' pipeline 'in_y_in_x' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs', because the estimated Stream Port Number is 27, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 3.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.22 seconds; current allocated memory: 3.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' pipeline 'inputs_filter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 3.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_346_1_VITIS_LOOP_348_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_384_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' pipeline 'pixel_channel' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAMvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAMwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAMxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAMyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAMzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAMAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAMBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAMCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementIfE' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mux_1432_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.84 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' pipeline 'in_y_in_x_in_c' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.06 seconds; current allocated memory: 3.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.85 seconds; current allocated memory: 3.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.65 seconds; current allocated memory: 3.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.21 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.32 seconds; current allocated memory: 3.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.64 seconds; current allocated memory: 3.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.87 seconds; current allocated memory: 3.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.5 seconds; current allocated memory: 3.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.78 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.89 seconds; current allocated memory: 3.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.56 seconds; current allocated memory: 3.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.63 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.74 seconds; current allocated memory: 3.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.52 seconds; current allocated memory: 3.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.98 seconds; current allocated memory: 3.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.63 seconds; current allocated memory: 3.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.26 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.35 seconds; current allocated memory: 3.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.58 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.66 seconds; current allocated memory: 3.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.86 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.96 seconds; current allocated memory: 3.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.74 seconds; current allocated memory: 3.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.92 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.02 seconds; current allocated memory: 3.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.67 seconds; current allocated memory: 3.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.14 seconds; current allocated memory: 3.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.6 seconds; current allocated memory: 3.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.79 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.88 seconds; current allocated memory: 3.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.88 seconds; current allocated memory: 4.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.04 seconds; current allocated memory: 4.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.56 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.65 seconds; current allocated memory: 4.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.84 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.94 seconds; current allocated memory: 4.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.67 seconds; current allocated memory: 4.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.18 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.26 seconds; current allocated memory: 4.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.85 seconds; current allocated memory: 4.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.11 seconds; current allocated memory: 4.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.79 seconds; current allocated memory: 4.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.1 seconds; current allocated memory: 4.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.85 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.92 seconds; current allocated memory: 4.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.38 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.49 seconds; current allocated memory: 4.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.02 seconds; current allocated memory: 4.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.26 seconds; current allocated memory: 4.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.91 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.2 seconds; current allocated memory: 4.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.87 seconds; current allocated memory: 4.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.75 seconds; current allocated memory: 4.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.82 seconds; current allocated memory: 4.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.21 seconds; current allocated memory: 4.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.88 seconds; current allocated memory: 4.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.44 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.51 seconds; current allocated memory: 4.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.24 seconds; current allocated memory: 4.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.72 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.81 seconds; current allocated memory: 5.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.97 seconds; current allocated memory: 5.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.3 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.41 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.26 seconds; current allocated memory: 5.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.78 seconds; current allocated memory: 5.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.12 seconds; current allocated memory: 5.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.47 seconds. CPU system time: 0.14 seconds. Elapsed time: 6.61 seconds; current allocated memory: 5.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.06 seconds; current allocated memory: 5.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.58 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.69 seconds; current allocated memory: 5.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.04 seconds; current allocated memory: 5.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.32 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.46 seconds; current allocated memory: 5.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.94 seconds; current allocated memory: 5.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.11 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.2 seconds; current allocated memory: 5.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.17 seconds; current allocated memory: 5.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.37 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.55 seconds; current allocated memory: 5.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.94 seconds; current allocated memory: 5.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.2 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.31 seconds; current allocated memory: 5.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.23 seconds; current allocated memory: 5.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.36 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.45 seconds; current allocated memory: 5.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' pipeline 'inputs_filter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.77 seconds; current allocated memory: 5.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' pipeline 'VITIS_LOOP_346_1_VITIS_LOOP_348_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.41 seconds; current allocated memory: 5.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_3136u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_3136u_2u_2u_s' pipeline 'VITIS_LOOP_384_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_3136u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.1 seconds; current allocated memory: 5.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.36 seconds; current allocated memory: 5.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1288_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.64 seconds; current allocated memory: 5.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.8 seconds; current allocated memory: 5.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_VITIS_LOOP_454_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_VITIS_LOOP_454_1' pipeline 'VITIS_LOOP_454_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_VITIS_LOOP_454_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.1 seconds. Elapsed time: 1 seconds; current allocated memory: 5.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_calc_sums_and_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_calc_sums_and_max' pipeline 'calc_sums_and_max' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_311_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_3ns_11_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_calc_exp_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_calc_exp_sum' pipeline 'calc_exp_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_calc_exp_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.18 seconds; current allocated memory: 5.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_feature_map' pipeline 'feature_map' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_feature_map'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.94 seconds; current allocated memory: 5.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_497_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_497_1' pipeline 'VITIS_LOOP_497_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_497_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 5.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_501_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_501_2' pipeline 'VITIS_LOOP_501_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_501_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_504_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_504_3' pipeline 'VITIS_LOOP_504_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_504_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_507_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_507_4' pipeline 'VITIS_LOOP_507_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_507_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_510_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_510_5' pipeline 'VITIS_LOOP_510_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_510_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_513_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_513_6' pipeline 'VITIS_LOOP_513_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_513_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'gmem_conv2d_32_weights', 'gmem_conv2d_32_biases', 'gmem_conv2d_64_weights', 'gmem_conv2d_64_biases', 'gmem_dense_weights', 'gmem_dense_biases', 'gmem_softmax_weights', 'gmem_softmax_biases', 'gmem_softmax_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 5.956 GB.
INFO: [RTMG 210-278] Implementing memory 'accel_create_window_stream_maxp2d_28u_28u_32u_2u_2u_s_line_buffer_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accel_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accel_softmax_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_softmax_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_dense_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_dense_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO accel_dense_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_dense_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_softmax_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_padded_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kernel_sums_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_activations_stream_U(accel_fifo_w1_d25088_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_window_stream_U(accel_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_feature_map_stream_U(accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_activations_window_stream_U(accel_fifo_w4_d6272_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_0_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_1_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_2_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_3_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_4_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_5_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_6_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_7_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_8_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_9_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_10_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_11_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_12_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_13_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_14_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_15_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_16_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_17_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_18_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_19_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_20_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_21_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_22_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_23_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_24_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_25_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_26_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_27_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_28_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_29_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_30_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_31_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_0_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_1_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_2_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_3_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_4_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_5_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_6_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_7_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_8_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_9_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_10_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_11_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_12_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_13_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_14_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_15_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_16_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_17_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_18_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_19_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_20_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_21_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_22_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_23_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_24_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_25_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_26_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_27_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_28_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_29_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_30_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_31_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_activations_stream_U(accel_fifo_w1_d12544_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_window_stream_U(accel_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_feature_map_stream_U(accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_activations_window_stream_U(accel_fifo_w4_d3136_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_activations_stream_U(accel_fifo_w1_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'softmax_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_gmem_U0_U(accel_start_for_write_gmem_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_U(accel_start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_U(accel_start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_U(accel_start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_maxp2d_6272u_2u_2u_U0_U(accel_start_for_maxp2d_6272u_2u_2u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_U(accel_start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_U(accel_start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'forward_prop/src/forward_prop.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:576:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:577:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:579:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:583:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:585:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:586:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:588:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:589:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (forward_prop/src/forward_prop.cpp:574:9)
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file forward_prop/src/forward_prop.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.98 seconds. CPU system time: 1.11 seconds. Elapsed time: 23.56 seconds; current allocated memory: 225.160 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:488:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_474_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:474:21)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:437:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_398_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:398:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_399_3' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:399:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_403_4' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:403:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_404_5' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:404:22)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:285:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:286:13)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:149:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:154:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_1' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (forward_prop/src/forward_prop.cpp:689:20) in function 'accel' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:573:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_474_2' (forward_prop/src/forward_prop.cpp:474:21) in function 'softmax<10u, 128u>' completely with a factor of 10 (forward_prop/src/forward_prop.cpp:459:0)
INFO: [HLS 214-186] Unrolling loop 'kernels' (forward_prop/src/forward_prop.cpp:437:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (forward_prop/src/forward_prop.cpp:423:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_2' (forward_prop/src/forward_prop.cpp:398:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_399_3' (forward_prop/src/forward_prop.cpp:399:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_403_4' (forward_prop/src/forward_prop.cpp:403:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_404_5' (forward_prop/src/forward_prop.cpp:404:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:282:11) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 64 (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:285:12) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:286:13) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_2' (forward_prop/src/forward_prop.cpp:398:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_399_3' (forward_prop/src/forward_prop.cpp:399:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_403_4' (forward_prop/src/forward_prop.cpp:403:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_404_5' (forward_prop/src/forward_prop.cpp:404:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:149:11) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:153:12) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:154:13) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (forward_prop/src/forward_prop.hpp:94:20) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (forward_prop/src/forward_prop.hpp:95:21) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:459:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE17conv2d_64_weights': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:579:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:194:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:425:8)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:460:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_padded_window_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-248] Applying array_partition to 'in_channel_map_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:612:78)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:606:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:705:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:654:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:668:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_padded_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:628:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:627:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_0' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_1' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_2' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_3' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_4' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_5' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_6' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_7' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_8' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_9' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_10' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_11' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_12' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_13' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_14' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_15' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_16' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_17' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_18' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_19' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_20' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_21' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_22' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_23' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_24' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_25' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_26' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_27' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_28' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_29' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_30' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_31' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_0' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_1' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_2' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_3' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_4' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_5' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_6' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_7' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_8' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_9' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_10' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_11' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_12' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_13' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_14' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_15' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_16' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_17' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_18' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_19' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_20' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_21' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_22' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_23' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_24' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_25' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_26' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_27' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_28' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_29' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_30' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_31' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'accel::dense_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:433:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'accel::softmax_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:470:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE15softmax_weights': Cyclic partitioning with factor 3 on dimension 1. (forward_prop/src/forward_prop.cpp:588:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE13dense_weights': Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:585:0)
INFO: [HLS 214-115] Multiple burst reads of length 18 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:35:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:38:19)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:41:19)
INFO: [HLS 214-115] Multiple burst writes of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:518:20)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:521:20)
INFO: [HLS 214-115] Multiple burst writes of length 784 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:524:20)
INFO: [HLS 214-115] Multiple burst writes of length 196 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:527:20)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:530:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.a3a3f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'void conv2d_aggregate_channels<14u, 14u, 32u, 64u>(float*, hls::stream<float, 0>*, hls::stream<float, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 69.15 seconds. CPU system time: 1.24 seconds. Elapsed time: 70.8 seconds; current allocated memory: 257.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 26.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 27.05 seconds; current allocated memory: 349.840 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 21.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 21.64 seconds; current allocated memory: 461.109 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_518_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_4' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_530_5' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_533_6' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_537_7' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_8' (forward_prop/src/forward_prop.cpp:540) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_543_9' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_546_10' (forward_prop/src/forward_prop.cpp:546) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_549_11' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_463_1' (forward_prop/src/forward_prop.cpp:460) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'feature_map' (forward_prop/src/forward_prop.cpp:489) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (forward_prop/src/forward_prop.cpp:22) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (forward_prop/src/forward_prop.cpp:25) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_4' (forward_prop/src/forward_prop.cpp:29) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_5' (forward_prop/src/forward_prop.cpp:32) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_6' (forward_prop/src/forward_prop.cpp:35) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_7' (forward_prop/src/forward_prop.cpp:38) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_8' (forward_prop/src/forward_prop.cpp:41) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_9' (forward_prop/src/forward_prop.cpp:44) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_c' (forward_prop/src/forward_prop.cpp:250) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (forward_prop/src/forward_prop.cpp:425) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'channel' (forward_prop/src/forward_prop.cpp:205) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (forward_prop/src/forward_prop.cpp:324) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_c' (forward_prop/src/forward_prop.cpp:250) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel' (forward_prop/src/forward_prop.cpp:205) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter' (forward_prop/src/forward_prop.cpp:324) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:252) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:253) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:116) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:117) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_360_3' (forward_prop/src/forward_prop.cpp:360) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_4' (forward_prop/src/forward_prop.cpp:363) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_360_3' (forward_prop/src/forward_prop.cpp:360) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_4' (forward_prop/src/forward_prop.cpp:363) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:214) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:216) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:79) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:81) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'in_c' (forward_prop/src/forward_prop.cpp:326) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:61) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:356) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:250) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:356) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_2' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_3' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_4' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_5' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_6' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_7' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_8' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_9' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_10' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_11' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_12' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_13' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.14' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.15' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.16' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.17' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.18' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.19' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.20' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.21' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.22' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.23' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.24' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.25' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.26' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.27' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.3' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.4' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.5' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.6' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.7' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.8' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.9' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.10' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.11' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.12' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.13' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_10'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_10' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_10' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_10' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_10' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_11'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_11' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_11' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_11' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_11' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_12'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_12' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_12' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_12' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_12' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_13'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_13' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_13' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_13' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_13' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_14'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_14' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_14' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_14' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_14' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_15'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_15' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_15' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_15' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_15' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_16'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_16' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_16' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_16' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_16' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_17'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_17' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_17' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_17' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_17' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_18'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_18' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_18' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_18' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_18' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_19'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_19' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_19' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_19' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_19' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_20'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_20' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_20' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_20' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_20' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_21'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_21' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_21' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_21' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_21' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_22'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_22' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_22' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_22' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_22' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_23'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_23' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_23' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_23' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_23' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_24'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_24' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_24' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_24' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_24' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_25'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_25' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_25' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_25' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_25' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_26'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_26' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_26' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_26' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_26' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_27'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_27' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_27' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_27' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_27' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_28'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_28' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_28' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_28' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_28' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_29'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_29' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_29' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_29' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_29' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_30'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_30' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_30' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_30' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_30' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_31'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_31' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_31' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_31' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_31' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.32'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.32' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.32' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.32' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.32' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.33'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.33' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.33' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.33' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.33' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.34'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.34' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.34' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.34' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.34' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.35'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.35' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.35' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.35' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.35' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.36'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.36' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.36' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.36' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.36' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.37'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.37' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.37' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.37' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.37' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.38'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.38' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.38' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.38' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.38' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.39'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.39' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.39' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.39' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.39' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.40'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.40' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.40' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.40' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.40' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (forward_prop/src/forward_prop.cpp:553:1), detected/extracted 48 process function(s): 
	 'entry_proc'
	 'save_variables_locally'
	 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>'
	 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'
	 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31'
	 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'
	 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'
	 'maxp2d<3136u, 2u, 2u>'
	 'dense<128u, 3136u>'
	 'softmax<10u, 128u>'
	 'write_gmem'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:355:10) to (forward_prop/src/forward_prop.cpp:369:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:372:10) to (forward_prop/src/forward_prop.cpp:351:20) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:355:10) to (forward_prop/src/forward_prop.cpp:369:37) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:372:10) to (forward_prop/src/forward_prop.cpp:351:20) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' (forward_prop/src/forward_prop.cpp:135:12)...288 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' (forward_prop/src/forward_prop.cpp:145:11)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 97.4 seconds. CPU system time: 0.08 seconds. Elapsed time: 97.56 seconds; current allocated memory: 545.129 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (forward_prop/src/forward_prop.cpp:28:38) in function 'save_variables_locally'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_x' (forward_prop/src/forward_prop.cpp:247:28) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:246:26) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:111:26) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_1' (forward_prop/src/forward_prop.cpp:351:38) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_1' (forward_prop/src/forward_prop.cpp:351:38) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'pixel' (forward_prop/src/forward_prop.cpp:203:28) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:323:29) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:171:29) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_weights' (forward_prop/src/forward_prop.cpp:23:24)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_biases' (forward_prop/src/forward_prop.cpp:26:23)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_weights' (forward_prop/src/forward_prop.cpp:30:34)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_biases' (forward_prop/src/forward_prop.cpp:33:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_weights' (forward_prop/src/forward_prop.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_biases' (forward_prop/src/forward_prop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (forward_prop/src/forward_prop.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_biases' (forward_prop/src/forward_prop.cpp:45:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:358:43)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:358:43)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][1]' (forward_prop/src/forward_prop.cpp:217:58)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][2]' (forward_prop/src/forward_prop.cpp:220:63)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[0]' (forward_prop/src/forward_prop.cpp:225:41)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[1]' (forward_prop/src/forward_prop.cpp:227:51)
INFO: [HLS 200-634] Sharing array conv2d_64_weights among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>
INFO: [HLS 200-634] Sharing array conv2d_64_weights_32 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1
INFO: [HLS 200-634] Sharing array conv2d_64_weights_33 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2
INFO: [HLS 200-634] Sharing array conv2d_64_weights_34 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3
INFO: [HLS 200-634] Sharing array conv2d_64_weights_35 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4
INFO: [HLS 200-634] Sharing array conv2d_64_weights_36 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5
INFO: [HLS 200-634] Sharing array conv2d_64_weights_37 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6
INFO: [HLS 200-634] Sharing array conv2d_64_weights_38 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7
INFO: [HLS 200-634] Sharing array conv2d_64_weights_39 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8
INFO: [HLS 200-634] Sharing array conv2d_64_weights_40 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_10 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_11 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_12 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_13 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_14 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_15 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_16 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_17 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_18 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_19 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_20 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_21 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_22 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_23 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_24 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_25 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_26 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_27 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_28 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_29 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_30 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_31 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u> is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 32.2 seconds. CPU system time: 0.5 seconds. Elapsed time: 32.76 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' to 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>_Pipeline_inputs' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' to 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' to 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' to 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' to 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<3136u, 2u, 2u>' to 'maxp2d_3136u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1' to 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_sums_and_max' to 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_exp_sum' to 'softmax_10u_128u_Pipeline_calc_exp_sum'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_feature_map' to 'softmax_10u_128u_Pipeline_feature_map'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>' to 'softmax_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.3 seconds. CPU system time: 0.21 seconds. Elapsed time: 4.54 seconds; current allocated memory: 2.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_3_VITIS_LOOP_29_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_35_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_44_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0 seconds. Elapsed time: 2.02 seconds; current allocated memory: 2.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 74, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.96 seconds; current allocated memory: 2.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.48 seconds; current allocated memory: 2.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_390_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel_channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x_in_c'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x_in_c'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.16 seconds; current allocated memory: 2.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.32 seconds; current allocated memory: 2.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.61 seconds; current allocated memory: 2.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.59 seconds; current allocated memory: 2.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.28 seconds. CPU system time: 0 seconds. Elapsed time: 11.29 seconds; current allocated memory: 2.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.14 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.85 seconds; current allocated memory: 2.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.72 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.94 seconds; current allocated memory: 2.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.27 seconds; current allocated memory: 2.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.88 seconds; current allocated memory: 2.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.07 seconds. CPU system time: 0 seconds. Elapsed time: 3.08 seconds; current allocated memory: 2.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.61 seconds; current allocated memory: 2.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.06 seconds; current allocated memory: 2.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 5 seconds; current allocated memory: 2.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.74 seconds; current allocated memory: 2.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.44 seconds; current allocated memory: 2.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.04 seconds; current allocated memory: 2.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.81 seconds; current allocated memory: 2.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.72 seconds; current allocated memory: 2.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.23 seconds; current allocated memory: 2.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.24 seconds; current allocated memory: 2.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.64 seconds; current allocated memory: 2.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.94 seconds; current allocated memory: 2.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.85 seconds; current allocated memory: 2.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.41 seconds; current allocated memory: 2.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.8 seconds; current allocated memory: 2.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.03 seconds; current allocated memory: 2.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.76 seconds; current allocated memory: 2.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.25 seconds; current allocated memory: 2.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.94 seconds; current allocated memory: 2.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.41 seconds; current allocated memory: 2.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.93 seconds; current allocated memory: 2.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.03 seconds; current allocated memory: 2.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.88 seconds; current allocated memory: 2.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 2.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.19 seconds. CPU system time: 0 seconds. Elapsed time: 12.21 seconds; current allocated memory: 2.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.2 seconds; current allocated memory: 2.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.97 seconds; current allocated memory: 2.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.72 seconds; current allocated memory: 2.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.27 seconds; current allocated memory: 2.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.26 seconds. CPU system time: 0 seconds. Elapsed time: 3.26 seconds; current allocated memory: 2.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.6 seconds; current allocated memory: 2.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0.01 seconds. Elapsed time: 3 seconds; current allocated memory: 2.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.16 seconds; current allocated memory: 2.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.98 seconds; current allocated memory: 2.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.2 seconds; current allocated memory: 2.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.84 seconds; current allocated memory: 2.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.44 seconds; current allocated memory: 2.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.73 seconds; current allocated memory: 2.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.55 seconds; current allocated memory: 2.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.96 seconds. CPU system time: 0 seconds. Elapsed time: 2.97 seconds; current allocated memory: 2.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.12 seconds; current allocated memory: 2.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.95 seconds. CPU system time: 0 seconds. Elapsed time: 2.96 seconds; current allocated memory: 2.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.78 seconds; current allocated memory: 2.505 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.06 seconds; current allocated memory: 2.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.57 seconds; current allocated memory: 2.505 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.8 seconds. CPU system time: 0 seconds. Elapsed time: 2.8 seconds; current allocated memory: 2.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.08 seconds; current allocated memory: 2.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.89 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.57 seconds; current allocated memory: 2.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0.01 seconds. Elapsed time: 3 seconds; current allocated memory: 2.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.94 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.38 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.75 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.01 seconds. CPU system time: 0 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.72 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.2 seconds; current allocated memory: 2.592 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.86 seconds; current allocated memory: 2.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.3 seconds; current allocated memory: 2.599 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.29 seconds; current allocated memory: 2.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.91 seconds. CPU system time: 0 seconds. Elapsed time: 2.92 seconds; current allocated memory: 2.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.96 seconds; current allocated memory: 2.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.73 seconds; current allocated memory: 2.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.74 seconds; current allocated memory: 2.650 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.19 seconds; current allocated memory: 2.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.56 seconds; current allocated memory: 2.658 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.4 seconds; current allocated memory: 2.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.86 seconds; current allocated memory: 2.661 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.13 seconds; current allocated memory: 2.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.06 seconds; current allocated memory: 2.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.05 seconds; current allocated memory: 2.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.94 seconds. CPU system time: 0 seconds. Elapsed time: 2.97 seconds; current allocated memory: 2.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.87 seconds; current allocated memory: 2.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.23 seconds; current allocated memory: 2.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.21 seconds; current allocated memory: 2.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.93 seconds; current allocated memory: 2.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.58 seconds; current allocated memory: 2.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.32 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.68 seconds; current allocated memory: 2.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.74 seconds; current allocated memory: 2.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.07 seconds; current allocated memory: 2.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.74 seconds; current allocated memory: 2.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.54 seconds; current allocated memory: 2.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.39 seconds; current allocated memory: 2.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.76 seconds; current allocated memory: 2.824 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.86 seconds; current allocated memory: 2.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.57 seconds; current allocated memory: 2.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.98 seconds. CPU system time: 0 seconds. Elapsed time: 2.98 seconds; current allocated memory: 2.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.01 seconds; current allocated memory: 2.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.15 seconds; current allocated memory: 2.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 12 seconds; current allocated memory: 2.882 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.21 seconds; current allocated memory: 2.882 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.14 seconds. CPU system time: 0 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.53 seconds; current allocated memory: 2.895 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.23 seconds; current allocated memory: 2.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.24 seconds; current allocated memory: 2.895 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.96 seconds; current allocated memory: 2.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.94 seconds; current allocated memory: 2.939 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.33 seconds; current allocated memory: 2.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.03 seconds; current allocated memory: 2.939 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.23 seconds; current allocated memory: 2.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.23 seconds; current allocated memory: 2.968 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.58 seconds; current allocated memory: 2.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.97 seconds; current allocated memory: 2.968 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.61 seconds; current allocated memory: 2.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.03 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.75 seconds; current allocated memory: 2.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.94 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_3136u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_390_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 15, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.93 seconds; current allocated memory: 3.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 3.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 3.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 3.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_463_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_463_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_calc_sums_and_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calc_sums_and_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 26, loop 'calc_sums_and_max'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 3.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_calc_exp_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'calc_exp_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_map'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'feature_map'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_518_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_518_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_518_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_521_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_521_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_521_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_524_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_527_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_527_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_530_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_530_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_530_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_533_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'VITIS_LOOP_533_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_537_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_537_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_537_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 3.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_540_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_540_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_543_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_543_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_543_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_546_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_546_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_546_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_549_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_549_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_549_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 3.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 3.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 3.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_biases (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_48 (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_49 (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_32_weights (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_32_biases (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_64_biases (from save_variables_locally_U0 to conv2d_aggregate_channels_14u_14u_32u_64u_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_41 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_42 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_43 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_44 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_45 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_46 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_47 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_biases (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO conv2d_32_f_map_out (from conv2d_activate_1c_28u_28u_3u_3u_32u_U0 to write_gmem_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO maxp2d_32_f_map_out (from maxp2d_6272u_2u_2u_U0 to write_gmem_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO conv2d_64_f_map_out (from conv2d_aggregate_channels_14u_14u_32u_64u_U0 to write_gmem_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO maxp2d_64_f_map_out (from maxp2d_3136u_2u_2u_U0 to write_gmem_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 3.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.95 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.32 seconds; current allocated memory: 3.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_25_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_29_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' pipeline 'VITIS_LOOP_32_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_32_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' pipeline 'VITIS_LOOP_35_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_35_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' pipeline 'VITIS_LOOP_38_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_38_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' pipeline 'VITIS_LOOP_41_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_41_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' pipeline 'VITIS_LOOP_44_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_44_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' pipeline 'pixel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2832_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' pipeline 'in_y_in_x' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs', because the estimated Stream Port Number is 27, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 3.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.09 seconds; current allocated memory: 3.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' pipeline 'inputs_filter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 3.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_351_1_VITIS_LOOP_353_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_390_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' pipeline 'pixel_channel' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAMvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAMwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAMxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAMyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAMzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAMAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAMBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAMCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementIfE' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mux_1432_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 3.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' pipeline 'in_y_in_x_in_c' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 3.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.56 seconds; current allocated memory: 3.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.2 seconds; current allocated memory: 3.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.53 seconds; current allocated memory: 3.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.99 seconds; current allocated memory: 3.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.25 seconds; current allocated memory: 3.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.59 seconds; current allocated memory: 3.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.17 seconds; current allocated memory: 3.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.43 seconds; current allocated memory: 3.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.86 seconds. CPU system time: 0.09 seconds. Elapsed time: 5.94 seconds; current allocated memory: 3.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.49 seconds; current allocated memory: 3.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.52 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.6 seconds; current allocated memory: 3.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.79 seconds; current allocated memory: 3.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.68 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.8 seconds; current allocated memory: 3.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.49 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.57 seconds; current allocated memory: 3.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.07 seconds; current allocated memory: 3.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.64 seconds; current allocated memory: 3.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.91 seconds; current allocated memory: 3.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.5 seconds; current allocated memory: 3.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.16 seconds; current allocated memory: 3.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.97 seconds; current allocated memory: 3.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.48 seconds; current allocated memory: 4.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.06 seconds; current allocated memory: 4.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.43 seconds; current allocated memory: 4.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.19 seconds; current allocated memory: 4.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.01 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.13 seconds; current allocated memory: 4.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.62 seconds; current allocated memory: 4.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.98 seconds; current allocated memory: 4.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.46 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.53 seconds; current allocated memory: 4.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.2 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.31 seconds; current allocated memory: 4.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.44 seconds; current allocated memory: 4.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.11 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.2 seconds; current allocated memory: 4.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.12 seconds; current allocated memory: 4.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.14 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.23 seconds; current allocated memory: 4.543 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.43 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.51 seconds; current allocated memory: 4.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.04 seconds; current allocated memory: 4.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.37 seconds; current allocated memory: 4.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.96 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.06 seconds; current allocated memory: 4.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.2 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.91 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.04 seconds; current allocated memory: 4.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.31 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.42 seconds; current allocated memory: 4.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.31 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.42 seconds; current allocated memory: 4.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.19 seconds; current allocated memory: 4.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.12 seconds; current allocated memory: 4.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.18 seconds; current allocated memory: 5.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.43 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.5 seconds; current allocated memory: 5.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.98 seconds; current allocated memory: 5.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.32 seconds; current allocated memory: 5.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.41 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.51 seconds; current allocated memory: 5.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.76 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.87 seconds; current allocated memory: 5.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.4 seconds; current allocated memory: 5.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.79 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.92 seconds; current allocated memory: 5.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.31 seconds; current allocated memory: 5.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.57 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.66 seconds; current allocated memory: 5.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.47 seconds; current allocated memory: 5.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.83 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.92 seconds; current allocated memory: 5.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.61 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.73 seconds; current allocated memory: 5.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.65 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.76 seconds; current allocated memory: 5.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.52 seconds; current allocated memory: 5.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.47 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.59 seconds; current allocated memory: 5.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.68 seconds; current allocated memory: 5.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.78 seconds. CPU system time: 0.15 seconds. Elapsed time: 7.93 seconds; current allocated memory: 5.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.6 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.71 seconds; current allocated memory: 5.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.26 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.37 seconds; current allocated memory: 5.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' pipeline 'inputs_filter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.17 seconds; current allocated memory: 5.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' pipeline 'VITIS_LOOP_351_1_VITIS_LOOP_353_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 5.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_3136u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_3136u_2u_2u_s' pipeline 'VITIS_LOOP_390_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_3136u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 5.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.98 seconds; current allocated memory: 5.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.36 seconds; current allocated memory: 5.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1288_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.29 seconds; current allocated memory: 5.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.97 seconds; current allocated memory: 5.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1' pipeline 'VITIS_LOOP_463_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 6.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_calc_sums_and_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_calc_sums_and_max' pipeline 'calc_sums_and_max' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_311_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_3ns_11_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.04 seconds; current allocated memory: 6.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_calc_exp_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_calc_exp_sum' pipeline 'calc_exp_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_calc_exp_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.3 seconds; current allocated memory: 6.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_feature_map' pipeline 'feature_map' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_feature_map'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 6.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 6.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_518_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_518_1' pipeline 'VITIS_LOOP_518_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_518_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.72 seconds; current allocated memory: 6.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_521_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_521_2' pipeline 'VITIS_LOOP_521_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_521_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.33 seconds; current allocated memory: 6.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_524_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_524_3' pipeline 'VITIS_LOOP_524_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_524_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.29 seconds; current allocated memory: 6.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_527_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_527_4' pipeline 'VITIS_LOOP_527_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_527_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.4 seconds; current allocated memory: 6.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_530_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_530_5' pipeline 'VITIS_LOOP_530_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_530_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 6.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_533_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_533_6' pipeline 'VITIS_LOOP_533_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_533_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 6.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_537_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_537_7' pipeline 'VITIS_LOOP_537_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_537_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 6.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_540_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_540_8' pipeline 'VITIS_LOOP_540_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_540_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 6.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_543_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_543_9' pipeline 'VITIS_LOOP_543_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_543_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 6.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_546_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_546_10' pipeline 'VITIS_LOOP_546_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_546_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 6.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_549_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_549_11' pipeline 'VITIS_LOOP_549_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_549_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 6.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 6.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_maxp2d_32_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_maxp2d_64_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'gmem_conv2d_32_weights', 'gmem_conv2d_32_biases', 'gmem_conv2d_64_weights', 'gmem_conv2d_64_biases', 'gmem_dense_weights', 'gmem_dense_biases', 'gmem_softmax_weights', 'gmem_softmax_biases', 'gmem_conv2d_32_feature_map', 'gmem_maxp2d_32_feature_map', 'gmem_conv2d_64_feature_map', 'gmem_maxp2d_64_feature_map', 'gmem_dense_feature_map', 'gmem_softmax_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.91 seconds; current allocated memory: 6.042 GB.
INFO: [RTMG 210-278] Implementing memory 'accel_create_window_stream_maxp2d_28u_28u_32u_2u_2u_s_line_buffer_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accel_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accel_softmax_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_softmax_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_dense_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_dense_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO accel_dense_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_dense_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_conv2d_32_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_maxp2d_32_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_conv2d_64_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_maxp2d_64_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_dense_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_softmax_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_padded_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kernel_sums_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_activations_stream_U(accel_fifo_w1_d25088_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_f_map_out_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_window_stream_U(accel_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_activations_window_stream_U(accel_fifo_w4_d6272_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_f_map_out_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_0_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_1_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_2_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_3_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_4_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_5_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_6_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_7_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_8_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_9_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_10_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_11_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_12_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_13_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_14_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_15_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_16_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_17_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_18_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_19_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_20_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_21_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_22_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_23_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_24_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_25_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_26_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_27_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_28_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_29_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_30_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_31_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_0_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_1_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_2_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_3_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_4_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_5_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_6_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_7_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_8_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_9_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_10_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_11_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_12_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_13_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_14_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_15_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_16_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_17_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_18_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_19_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_20_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_21_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_22_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_23_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_24_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_25_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_26_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_27_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_28_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_29_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_30_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_31_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_activations_stream_U(accel_fifo_w1_d12544_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_f_map_out_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_window_stream_U(accel_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_activations_window_stream_U(accel_fifo_w4_d3136_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_f_map_out_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_activations_stream_U(accel_fifo_w1_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_f_map_out_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'softmax_f_map_out_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_gmem_U0_U(accel_start_for_write_gmem_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_U(accel_start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_U(accel_start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_U(accel_start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_maxp2d_6272u_2u_2u_U0_U(accel_start_for_maxp2d_6272u_2u_2u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_U(accel_start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_U(accel_start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_U(accel_start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_maxp2d_3136u_2u_2u_U0_U(accel_start_for_maxp2d_3136u_2u_2u_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 26.37 seconds. CPU system time: 0.64 seconds. Elapsed time: 27.31 seconds; current allocated memory: 6.057 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 67.02 seconds. CPU system time: 0.31 seconds. Elapsed time: 67.58 seconds; current allocated memory: 6.454 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accel.
INFO: [VLOG 209-307] Generating Verilog RTL for accel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1502.18 seconds. CPU system time: 14.25 seconds. Elapsed time: 1519.22 seconds; current allocated memory: 5.229 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'forward_prop/src/forward_prop.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:576:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:577:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:579:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:583:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:585:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:586:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:588:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (forward_prop/src/forward_prop.cpp:589:15)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (forward_prop/src/forward_prop.cpp:574:9)
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file forward_prop/src/forward_prop.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.96 seconds. CPU system time: 1.56 seconds. Elapsed time: 28.41 seconds; current allocated memory: 225.160 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:488:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_474_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:474:21)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:437:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_398_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:398:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_399_3' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:399:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_403_4' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:403:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_404_5' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:404:22)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:285:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:286:13)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:149:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:154:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_1' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (forward_prop/src/forward_prop.cpp:689:20) in function 'accel' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:573:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_474_2' (forward_prop/src/forward_prop.cpp:474:21) in function 'softmax<10u, 128u>' completely with a factor of 10 (forward_prop/src/forward_prop.cpp:459:0)
INFO: [HLS 214-186] Unrolling loop 'kernels' (forward_prop/src/forward_prop.cpp:437:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (forward_prop/src/forward_prop.cpp:423:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_2' (forward_prop/src/forward_prop.cpp:398:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_399_3' (forward_prop/src/forward_prop.cpp:399:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_403_4' (forward_prop/src/forward_prop.cpp:403:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_404_5' (forward_prop/src/forward_prop.cpp:404:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:282:11) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 64 (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:285:12) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:286:13) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_2' (forward_prop/src/forward_prop.cpp:398:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_399_3' (forward_prop/src/forward_prop.cpp:399:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_403_4' (forward_prop/src/forward_prop.cpp:403:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_404_5' (forward_prop/src/forward_prop.cpp:404:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:149:11) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:153:12) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:154:13) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (forward_prop/src/forward_prop.hpp:94:20) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (forward_prop/src/forward_prop.hpp:95:21) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:459:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE17conv2d_64_weights': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:579:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:194:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:425:8)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:460:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_padded_window_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-248] Applying array_partition to 'in_channel_map_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:612:78)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:606:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:705:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:654:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:668:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_padded_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:628:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:627:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_0' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_1' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_2' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_3' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_4' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_5' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_6' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_7' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_8' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_9' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_10' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_11' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_12' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_13' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_14' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_15' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_16' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_17' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_18' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_19' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_20' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_21' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_22' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_23' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_24' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_25' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_26' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_27' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_28' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_29' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_30' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_31' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_0' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_1' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_2' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_3' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_4' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_5' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_6' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_7' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_8' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_9' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_10' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_11' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_12' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_13' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_14' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_15' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_16' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_17' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_18' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_19' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_20' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_21' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_22' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_23' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_24' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_25' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_26' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_27' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_28' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_29' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_30' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_31' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'accel::dense_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:433:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'accel::softmax_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:470:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE15softmax_weights': Cyclic partitioning with factor 3 on dimension 1. (forward_prop/src/forward_prop.cpp:588:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5accelE13dense_weights': Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:585:0)
INFO: [HLS 214-115] Multiple burst reads of length 18 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:35:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:38:19)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:41:19)
INFO: [HLS 214-115] Multiple burst writes of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:518:20)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:521:20)
INFO: [HLS 214-115] Multiple burst writes of length 784 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:524:20)
INFO: [HLS 214-115] Multiple burst writes of length 196 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:527:20)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:530:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.a3a3f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'void conv2d_aggregate_channels<14u, 14u, 32u, 64u>(float*, hls::stream<float, 0>*, hls::stream<float, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 80.77 seconds. CPU system time: 1.49 seconds. Elapsed time: 82.56 seconds; current allocated memory: 257.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 257.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 31.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 31.51 seconds; current allocated memory: 349.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 25.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 25.8 seconds; current allocated memory: 449.320 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_518_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_4' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_530_5' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_533_6' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_537_7' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_8' (forward_prop/src/forward_prop.cpp:540) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_543_9' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_546_10' (forward_prop/src/forward_prop.cpp:546) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_549_11' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_463_1' (forward_prop/src/forward_prop.cpp:460) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'feature_map' (forward_prop/src/forward_prop.cpp:489) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (forward_prop/src/forward_prop.cpp:22) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (forward_prop/src/forward_prop.cpp:25) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_4' (forward_prop/src/forward_prop.cpp:29) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_5' (forward_prop/src/forward_prop.cpp:32) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_6' (forward_prop/src/forward_prop.cpp:35) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_7' (forward_prop/src/forward_prop.cpp:38) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_8' (forward_prop/src/forward_prop.cpp:41) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_9' (forward_prop/src/forward_prop.cpp:44) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_c' (forward_prop/src/forward_prop.cpp:250) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (forward_prop/src/forward_prop.cpp:425) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'channel' (forward_prop/src/forward_prop.cpp:205) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (forward_prop/src/forward_prop.cpp:324) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_c' (forward_prop/src/forward_prop.cpp:250) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel' (forward_prop/src/forward_prop.cpp:205) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter' (forward_prop/src/forward_prop.cpp:324) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:252) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:253) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:116) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:117) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_360_3' (forward_prop/src/forward_prop.cpp:360) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_4' (forward_prop/src/forward_prop.cpp:363) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_360_3' (forward_prop/src/forward_prop.cpp:360) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_4' (forward_prop/src/forward_prop.cpp:363) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:214) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:216) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:79) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:81) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'in_c' (forward_prop/src/forward_prop.cpp:326) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:61) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:356) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:250) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:356) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_2' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_3' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_4' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_5' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_6' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_7' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_8' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_9' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_10' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_11' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_12' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_13' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.14' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.15' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.16' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.17' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.18' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.19' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.20' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.21' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.22' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.23' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.24' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.25' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.26' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.27' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.3' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.4' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.5' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.6' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.7' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.8' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.9' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.10' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.11' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.12' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.13' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_10'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_10' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_10' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_10' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_10' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_11'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_11' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_11' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_11' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_11' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_12'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_12' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_12' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_12' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_12' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_13'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_13' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_13' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_13' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_13' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_14'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_14' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_14' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_14' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_14' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_15'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_15' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_15' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_15' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_15' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_16'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_16' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_16' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_16' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_16' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_17'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_17' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_17' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_17' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_17' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_18'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_18' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_18' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_18' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_18' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_19'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_19' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_19' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_19' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_19' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_20'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_20' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_20' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_20' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_20' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_21'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_21' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_21' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_21' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_21' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_22'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_22' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_22' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_22' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_22' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_23'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_23' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_23' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_23' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_23' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_24'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_24' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_24' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_24' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_24' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_25'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_25' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_25' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_25' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_25' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_26'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_26' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_26' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_26' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_26' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_27'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_27' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_27' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_27' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_27' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_28'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_28' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_28' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_28' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_28' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_29'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_29' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_29' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_29' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_29' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_30'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_30' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_30' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_30' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_30' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  '_ZZ5accelE17conv2d_64_weights_31'  without synchronization
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_31' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable '_ZZ5accelE17conv2d_64_weights_31' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory '_ZZ5accelE17conv2d_64_weights_31' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory '_ZZ5accelE17conv2d_64_weights_31' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.32'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.32' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.32' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.32' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.32' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.33'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.33' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.33' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.33' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.33' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.34'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.34' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.34' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.34' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.34' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.35'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.35' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.35' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.35' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.35' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.36'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.36' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.36' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.36' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.36' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.37'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.37' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.37' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.37' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.37' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.38'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.38' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.38' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.38' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.38' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.39'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.39' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.39' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.39' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.39' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.40'  without synchronization
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.40' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Internal global variable 'conv2d_64_weights.40' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.40' to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.40' to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (forward_prop/src/forward_prop.cpp:553:1), detected/extracted 48 process function(s): 
	 'entry_proc'
	 'save_variables_locally'
	 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>'
	 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'
	 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31'
	 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'
	 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'
	 'maxp2d<3136u, 2u, 2u>'
	 'dense<128u, 3136u>'
	 'softmax<10u, 128u>'
	 'write_gmem'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:355:10) to (forward_prop/src/forward_prop.cpp:369:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:372:10) to (forward_prop/src/forward_prop.cpp:351:20) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:355:10) to (forward_prop/src/forward_prop.cpp:369:37) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:372:10) to (forward_prop/src/forward_prop.cpp:351:20) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' (forward_prop/src/forward_prop.cpp:135:12)...288 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' (forward_prop/src/forward_prop.cpp:145:11)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 112.45 seconds. CPU system time: 0.18 seconds. Elapsed time: 112.71 seconds; current allocated memory: 535.316 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (forward_prop/src/forward_prop.cpp:28:38) in function 'save_variables_locally'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_x' (forward_prop/src/forward_prop.cpp:247:28) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:246:26) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:111:26) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_1' (forward_prop/src/forward_prop.cpp:351:38) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_1' (forward_prop/src/forward_prop.cpp:351:38) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'pixel' (forward_prop/src/forward_prop.cpp:203:28) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:323:29) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:171:29) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_weights' (forward_prop/src/forward_prop.cpp:23:24)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_biases' (forward_prop/src/forward_prop.cpp:26:23)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_weights' (forward_prop/src/forward_prop.cpp:30:34)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_biases' (forward_prop/src/forward_prop.cpp:33:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_weights' (forward_prop/src/forward_prop.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_biases' (forward_prop/src/forward_prop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights' (forward_prop/src/forward_prop.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_biases' (forward_prop/src/forward_prop.cpp:45:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:358:43)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:358:43)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][1]' (forward_prop/src/forward_prop.cpp:217:58)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][2]' (forward_prop/src/forward_prop.cpp:220:63)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[0]' (forward_prop/src/forward_prop.cpp:225:41)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[1]' (forward_prop/src/forward_prop.cpp:227:51)
INFO: [HLS 200-634] Sharing array conv2d_64_weights among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>
INFO: [HLS 200-634] Sharing array conv2d_64_weights_32 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1
INFO: [HLS 200-634] Sharing array conv2d_64_weights_33 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2
INFO: [HLS 200-634] Sharing array conv2d_64_weights_34 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3
INFO: [HLS 200-634] Sharing array conv2d_64_weights_35 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4
INFO: [HLS 200-634] Sharing array conv2d_64_weights_36 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5
INFO: [HLS 200-634] Sharing array conv2d_64_weights_37 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6
INFO: [HLS 200-634] Sharing array conv2d_64_weights_38 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7
INFO: [HLS 200-634] Sharing array conv2d_64_weights_39 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8
INFO: [HLS 200-634] Sharing array conv2d_64_weights_40 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_10 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_11 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_12 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_13 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_14 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_15 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_16 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_17 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_18 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_19 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_20 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_21 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_22 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_23 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_24 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_25 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_26 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_27 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_28 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_29 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_30 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30
INFO: [HLS 200-634] Sharing array p_ZZ5accelE17conv2d_64_weights_31 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u> is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-765] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31 is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
WARNING: [HLS 200-1450] Process conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 36.76 seconds. CPU system time: 0.56 seconds. Elapsed time: 37.38 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' to 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>_Pipeline_inputs' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' to 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' to 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' to 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' to 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<3136u, 2u, 2u>' to 'maxp2d_3136u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1' to 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_sums_and_max' to 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_exp_sum' to 'softmax_10u_128u_Pipeline_calc_exp_sum'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_feature_map' to 'softmax_10u_128u_Pipeline_feature_map'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>' to 'softmax_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.16 seconds. CPU system time: 0.23 seconds. Elapsed time: 5.42 seconds; current allocated memory: 1.984 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.986 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_3_VITIS_LOOP_29_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.987 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_35_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.989 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.989 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.990 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_44_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.990 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.993 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.998 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 74, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.44 seconds; current allocated memory: 2.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.21 seconds. CPU system time: 0 seconds. Elapsed time: 2.22 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.56 seconds; current allocated memory: 2.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_390_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel_channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x_in_c'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x_in_c'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.68 seconds; current allocated memory: 2.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.68 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.24 seconds; current allocated memory: 2.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.09 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 13.36 seconds; current allocated memory: 2.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.78 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.04 seconds; current allocated memory: 2.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.03 seconds. CPU system time: 0 seconds. Elapsed time: 3.04 seconds; current allocated memory: 2.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.65 seconds; current allocated memory: 2.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.5 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.51 seconds; current allocated memory: 2.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.28 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.65 seconds; current allocated memory: 2.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.57 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.74 seconds; current allocated memory: 2.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.75 seconds. CPU system time: 0 seconds. Elapsed time: 3.76 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.61 seconds; current allocated memory: 2.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.66 seconds; current allocated memory: 2.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.52 seconds; current allocated memory: 2.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.48 seconds; current allocated memory: 2.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.44 seconds; current allocated memory: 2.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.57 seconds; current allocated memory: 2.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.16 seconds; current allocated memory: 2.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.85 seconds; current allocated memory: 2.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.46 seconds; current allocated memory: 2.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.75 seconds; current allocated memory: 2.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 3 seconds; current allocated memory: 2.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.49 seconds; current allocated memory: 2.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.45 seconds; current allocated memory: 2.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.65 seconds; current allocated memory: 2.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.16 seconds; current allocated memory: 2.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.08 seconds; current allocated memory: 2.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.13 seconds; current allocated memory: 2.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.88 seconds; current allocated memory: 2.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.12 seconds; current allocated memory: 2.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.73 seconds; current allocated memory: 2.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.5 seconds; current allocated memory: 2.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.79 seconds; current allocated memory: 2.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.36 seconds; current allocated memory: 2.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.38 seconds; current allocated memory: 2.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.56 seconds; current allocated memory: 2.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.98 seconds; current allocated memory: 2.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.37 seconds; current allocated memory: 2.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.83 seconds; current allocated memory: 2.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.38 seconds; current allocated memory: 2.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.29 seconds; current allocated memory: 2.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.19 seconds. CPU system time: 0 seconds. Elapsed time: 3.21 seconds; current allocated memory: 2.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.19 seconds; current allocated memory: 2.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.46 seconds; current allocated memory: 2.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.68 seconds; current allocated memory: 2.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.32 seconds; current allocated memory: 2.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.99 seconds; current allocated memory: 2.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.44 seconds; current allocated memory: 2.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.67 seconds; current allocated memory: 2.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.15 seconds; current allocated memory: 2.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.18 seconds; current allocated memory: 2.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.59 seconds; current allocated memory: 2.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.47 seconds; current allocated memory: 2.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.54 seconds; current allocated memory: 2.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.74 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.68 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.52 seconds; current allocated memory: 2.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.38 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 13.37 seconds; current allocated memory: 2.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.38 seconds; current allocated memory: 2.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.47 seconds; current allocated memory: 2.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.11 seconds; current allocated memory: 2.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.54 seconds; current allocated memory: 2.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.75 seconds; current allocated memory: 2.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.83 seconds; current allocated memory: 2.574 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.67 seconds; current allocated memory: 2.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.55 seconds; current allocated memory: 2.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.47 seconds; current allocated memory: 2.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.4 seconds; current allocated memory: 2.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.95 seconds; current allocated memory: 2.632 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.61 seconds; current allocated memory: 2.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.77 seconds; current allocated memory: 2.632 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.81 seconds; current allocated memory: 2.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.76 seconds; current allocated memory: 2.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.01 seconds; current allocated memory: 2.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.23 seconds; current allocated memory: 2.645 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.24 seconds; current allocated memory: 2.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.65 seconds; current allocated memory: 2.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.1 seconds; current allocated memory: 2.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.18 seconds; current allocated memory: 2.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.63 seconds; current allocated memory: 2.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.72 seconds. CPU system time: 0 seconds. Elapsed time: 13.72 seconds; current allocated memory: 2.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.49 seconds; current allocated memory: 2.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.57 seconds; current allocated memory: 2.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.42 seconds; current allocated memory: 2.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.25 seconds; current allocated memory: 2.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.48 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.61 seconds; current allocated memory: 2.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.2 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.19 seconds; current allocated memory: 2.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.56 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.69 seconds; current allocated memory: 2.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.45 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.24 seconds; current allocated memory: 2.785 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.7 seconds; current allocated memory: 2.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.44 seconds; current allocated memory: 2.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.54 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.24 seconds; current allocated memory: 2.835 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.77 seconds; current allocated memory: 2.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.28 seconds; current allocated memory: 2.835 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.32 seconds; current allocated memory: 2.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.55 seconds; current allocated memory: 2.844 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.71 seconds; current allocated memory: 2.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.62 seconds; current allocated memory: 2.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.56 seconds; current allocated memory: 2.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.3 seconds; current allocated memory: 2.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.52 seconds; current allocated memory: 2.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.79 seconds; current allocated memory: 2.893 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.78 seconds; current allocated memory: 2.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.74 seconds; current allocated memory: 2.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.49 seconds; current allocated memory: 2.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.82 seconds; current allocated memory: 2.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.7 seconds; current allocated memory: 2.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 13.4 seconds; current allocated memory: 2.951 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.55 seconds; current allocated memory: 2.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.75 seconds; current allocated memory: 2.951 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.37 seconds; current allocated memory: 2.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.25 seconds; current allocated memory: 2.964 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.41 seconds; current allocated memory: 2.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.54 seconds; current allocated memory: 2.964 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.31 seconds; current allocated memory: 2.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 2.970 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.972 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_3136u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_390_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.973 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.977 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 15, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 2.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.998 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 3.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_463_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_463_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_calc_sums_and_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calc_sums_and_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 26, loop 'calc_sums_and_max'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_calc_exp_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'calc_exp_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_map'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'feature_map'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 3.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_518_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_518_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_518_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_521_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_521_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_521_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_524_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_527_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_527_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 3.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_530_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_530_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_530_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_533_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'VITIS_LOOP_533_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_537_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_537_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_537_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_540_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_540_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_543_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_543_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_543_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 3.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_546_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_546_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_546_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 3.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_549_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_549_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_549_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 3.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_biases (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_48 (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_49 (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_32_weights (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_32_biases (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_64_biases (from save_variables_locally_U0 to conv2d_aggregate_channels_14u_14u_32u_64u_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_41 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_42 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_43 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_44 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_45 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_46 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_47 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_biases (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 3.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.14 seconds. CPU system time: 0 seconds. Elapsed time: 3.15 seconds; current allocated memory: 3.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.89 seconds; current allocated memory: 3.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 3.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_25_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 3.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_29_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' pipeline 'VITIS_LOOP_32_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_32_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 3.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' pipeline 'VITIS_LOOP_35_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_35_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 3.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' pipeline 'VITIS_LOOP_38_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_38_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' pipeline 'VITIS_LOOP_41_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_41_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 3.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' pipeline 'VITIS_LOOP_44_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_44_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' pipeline 'pixel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2832_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 3.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' pipeline 'in_y_in_x' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs', because the estimated Stream Port Number is 27, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 3.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.69 seconds; current allocated memory: 3.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' pipeline 'inputs_filter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 3.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_351_1_VITIS_LOOP_353_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 3.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_390_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 3.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' pipeline 'pixel_channel' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAMvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAMwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAMxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAMyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAMzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAMAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAMBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAMCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementIfE' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mux_1432_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 3.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' pipeline 'in_y_in_x_in_c' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 3.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.84 seconds; current allocated memory: 3.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.69 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.78 seconds; current allocated memory: 3.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.24 seconds; current allocated memory: 3.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.77 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.85 seconds; current allocated memory: 3.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.3 seconds; current allocated memory: 3.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.84 seconds; current allocated memory: 3.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.89 seconds; current allocated memory: 3.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.82 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.92 seconds; current allocated memory: 3.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.36 seconds; current allocated memory: 3.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.32 seconds; current allocated memory: 3.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.31 seconds; current allocated memory: 3.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.98 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.1 seconds; current allocated memory: 3.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.07 seconds; current allocated memory: 3.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.13 seconds; current allocated memory: 3.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.15 seconds; current allocated memory: 3.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.02 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.12 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.07 seconds; current allocated memory: 3.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.05 seconds; current allocated memory: 3.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.12 seconds; current allocated memory: 3.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.99 seconds; current allocated memory: 3.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.33 seconds; current allocated memory: 3.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.73 seconds. CPU system time: 0.13 seconds. Elapsed time: 7.86 seconds; current allocated memory: 3.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.22 seconds; current allocated memory: 4.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.07 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.19 seconds; current allocated memory: 4.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.13 seconds; current allocated memory: 4.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.27 seconds; current allocated memory: 4.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.57 seconds; current allocated memory: 4.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.88 seconds. CPU system time: 0.1 seconds. Elapsed time: 7 seconds; current allocated memory: 4.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.2 seconds; current allocated memory: 4.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.27 seconds; current allocated memory: 4.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.36 seconds; current allocated memory: 4.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.07 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.2 seconds; current allocated memory: 4.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.7 seconds; current allocated memory: 4.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.32 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.42 seconds; current allocated memory: 4.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.39 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.5 seconds; current allocated memory: 4.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.93 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.03 seconds; current allocated memory: 4.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.55 seconds; current allocated memory: 4.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.1 seconds; current allocated memory: 4.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.22 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.31 seconds; current allocated memory: 4.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.23 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.34 seconds; current allocated memory: 4.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.35 seconds; current allocated memory: 4.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.37 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.49 seconds; current allocated memory: 4.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.56 seconds; current allocated memory: 4.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.12 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.24 seconds; current allocated memory: 4.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.8 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.88 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.54 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.63 seconds; current allocated memory: 5.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.6 seconds; current allocated memory: 5.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.45 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.58 seconds; current allocated memory: 5.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.74 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.82 seconds; current allocated memory: 5.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.25 seconds; current allocated memory: 5.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.68 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.77 seconds; current allocated memory: 5.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.1 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.21 seconds; current allocated memory: 5.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.58 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.65 seconds; current allocated memory: 5.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.84 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.96 seconds; current allocated memory: 5.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.11 seconds; current allocated memory: 5.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.27 seconds. CPU system time: 0.12 seconds. Elapsed time: 7.4 seconds; current allocated memory: 5.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.42 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.53 seconds; current allocated memory: 5.551 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.23 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.34 seconds; current allocated memory: 5.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.71 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.81 seconds; current allocated memory: 5.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.28 seconds; current allocated memory: 5.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.81 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.89 seconds; current allocated memory: 5.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.66 seconds. CPU system time: 0.14 seconds. Elapsed time: 7.8 seconds; current allocated memory: 5.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.04 seconds; current allocated memory: 5.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.45 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.56 seconds; current allocated memory: 5.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' pipeline 'inputs_filter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 5.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' pipeline 'VITIS_LOOP_351_1_VITIS_LOOP_353_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.98 seconds; current allocated memory: 5.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_3136u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_3136u_2u_2u_s' pipeline 'VITIS_LOOP_390_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_3136u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.43 seconds; current allocated memory: 5.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 5.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 5.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1288_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.35 seconds; current allocated memory: 5.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.98 seconds; current allocated memory: 5.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1' pipeline 'VITIS_LOOP_463_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.16 seconds; current allocated memory: 5.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_calc_sums_and_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_calc_sums_and_max' pipeline 'calc_sums_and_max' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_311_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_3ns_11_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 5.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_calc_exp_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_calc_exp_sum' pipeline 'calc_exp_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_calc_exp_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 5.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_feature_map' pipeline 'feature_map' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_feature_map'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 5.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 6.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_518_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_518_1' pipeline 'VITIS_LOOP_518_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_518_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.51 seconds; current allocated memory: 6.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_521_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_521_2' pipeline 'VITIS_LOOP_521_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_521_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.4 seconds; current allocated memory: 6.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_524_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_524_3' pipeline 'VITIS_LOOP_524_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_524_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.41 seconds; current allocated memory: 6.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_527_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_527_4' pipeline 'VITIS_LOOP_527_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_527_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.44 seconds; current allocated memory: 6.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_530_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_530_5' pipeline 'VITIS_LOOP_530_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_530_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.38 seconds; current allocated memory: 6.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_533_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_533_6' pipeline 'VITIS_LOOP_533_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_533_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 6.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_537_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_537_7' pipeline 'VITIS_LOOP_537_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_537_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 6.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_540_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_540_8' pipeline 'VITIS_LOOP_540_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_540_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 6.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_543_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_543_9' pipeline 'VITIS_LOOP_543_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_543_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.84 seconds; current allocated memory: 6.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_546_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_546_10' pipeline 'VITIS_LOOP_546_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_546_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 6.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_549_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_549_11' pipeline 'VITIS_LOOP_549_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_549_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 6.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 6.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_maxp2d_32_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_maxp2d_64_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'gmem_conv2d_32_weights', 'gmem_conv2d_32_biases', 'gmem_conv2d_64_weights', 'gmem_conv2d_64_biases', 'gmem_dense_weights', 'gmem_dense_biases', 'gmem_softmax_weights', 'gmem_softmax_biases', 'gmem_conv2d_32_feature_map', 'gmem_maxp2d_32_feature_map', 'gmem_conv2d_64_feature_map', 'gmem_maxp2d_64_feature_map', 'gmem_dense_feature_map', 'gmem_softmax_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.95 seconds; current allocated memory: 6.024 GB.
INFO: [RTMG 210-278] Implementing memory 'accel_create_window_stream_maxp2d_28u_28u_32u_2u_2u_s_line_buffer_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accel_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accel_softmax_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_softmax_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-740] Implementing PIPO accel_dense_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_dense_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO accel_dense_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_dense_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_conv2d_32_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_maxp2d_32_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_conv2d_64_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_maxp2d_64_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_dense_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_softmax_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_padded_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kernel_sums_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_activations_stream_U(accel_fifo_w1_d25088_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_f_map_out_U(accel_fifo_w32_d25088_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_window_stream_U(accel_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_activations_window_stream_U(accel_fifo_w4_d6272_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_f_map_out_U(accel_fifo_w32_d6272_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_0_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_1_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_2_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_3_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_4_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_5_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_6_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_7_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_8_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_9_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_10_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_11_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_12_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_13_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_14_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_15_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_16_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_17_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_18_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_19_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_20_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_21_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_22_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_23_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_24_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_25_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_26_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_27_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_28_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_29_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_30_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_31_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_0_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_1_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_2_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_3_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_4_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_5_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_6_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_7_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_8_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_9_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_10_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_11_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_12_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_13_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_14_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_15_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_16_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_17_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_18_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_19_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_20_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_21_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_22_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_23_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_24_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_25_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_26_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_27_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_28_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_29_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_30_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_31_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_activations_stream_U(accel_fifo_w1_d12544_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_f_map_out_U(accel_fifo_w32_d12544_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_window_stream_U(accel_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_activations_window_stream_U(accel_fifo_w4_d3136_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_f_map_out_U(accel_fifo_w32_d3136_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_activations_stream_U(accel_fifo_w1_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_f_map_out_U(accel_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'softmax_f_map_out_U(accel_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_gmem_U0_U(accel_start_for_write_gmem_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_U(accel_start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./forward_prop/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name accel accel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] Analyzing design file 'forward_prop/src/forward_prop.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (forward_prop/src/forward_prop.cpp:574:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file forward_prop/src/forward_prop.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.85 seconds. CPU system time: 1.24 seconds. Elapsed time: 22.17 seconds; current allocated memory: 225.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:488:33)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_474_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:474:21)
INFO: [HLS 214-291] Loop 'kernels' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:437:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_398_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:398:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_399_3' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:399:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_403_4' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:403:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_404_5' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:404:22)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:285:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:286:13)
INFO: [HLS 214-291] Loop 'filter' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:149:11)
INFO: [HLS 214-291] Loop 'filt_y' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:12)
INFO: [HLS 214-291] Loop 'filt_x' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:154:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_1' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_2' is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (forward_prop/src/forward_prop.cpp:689:20) in function 'accel' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:573:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_474_2' (forward_prop/src/forward_prop.cpp:474:21) in function 'softmax<10u, 128u>' completely with a factor of 10 (forward_prop/src/forward_prop.cpp:459:0)
INFO: [HLS 214-186] Unrolling loop 'kernels' (forward_prop/src/forward_prop.cpp:437:12) in function 'dense<128u, 3136u>' completely with a factor of 128 (forward_prop/src/forward_prop.cpp:423:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_2' (forward_prop/src/forward_prop.cpp:398:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_399_3' (forward_prop/src/forward_prop.cpp:399:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_403_4' (forward_prop/src/forward_prop.cpp:403:21) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_404_5' (forward_prop/src/forward_prop.cpp:404:22) in function 'maxp2d<3136u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:282:11) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 64 (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:285:12) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:286:13) in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_2' (forward_prop/src/forward_prop.cpp:398:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_399_3' (forward_prop/src/forward_prop.cpp:399:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_403_4' (forward_prop/src/forward_prop.cpp:403:21) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_404_5' (forward_prop/src/forward_prop.cpp:404:22) in function 'maxp2d<6272u, 2u, 2u>' completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)
INFO: [HLS 214-186] Unrolling loop 'filter' (forward_prop/src/forward_prop.cpp:149:11) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 32 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:153:12) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:154:13) in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (forward_prop/src/forward_prop.hpp:94:20) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_2' (forward_prop/src/forward_prop.hpp:95:21) in function 'window<float, 3u, 3u>::operator=' completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:138:0)
INFO: [HLS 214-178] Inlining function 'window<float, 3u, 3u>::operator=(window<float, 3u, 3u> const&)' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:274:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'void softmax<10u, 128u>(hls::stream<float, 0>&, float*, float*, hls::stream<float, 0>&)' (forward_prop/src/forward_prop.cpp:459:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:194:10)
INFO: [HLS 214-248] Applying array_partition to 'kernel_sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:425:8)
INFO: [HLS 214-248] Applying array_partition to 'sum': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:460:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_weights': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:579:8)
INFO: [HLS 214-248] Applying array_partition to 'conv2d_64_padded_window_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-248] Applying array_partition to 'in_channel_map_stream': Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:612:78)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_activations_window_stream' with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:606:70)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_64_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:705:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'maxp2d_32_window_stream' with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:654:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:668:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_padded_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:628:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_32_window_stream' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:627:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_0' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_1' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_2' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_3' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_4' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_5' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_6' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_7' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_8' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_9' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_10' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_11' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_12' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_13' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_14' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_15' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_16' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_17' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_18' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_19' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_20' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_21' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_22' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_23' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_24' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_25' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_26' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_27' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_28' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_29' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_30' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'conv2d_64_padded_window_stream_31' with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_0' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_1' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_2' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_3' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_4' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_5' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_6' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_7' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_8' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_9' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_10' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_11' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_12' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_13' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_14' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_15' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_16' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_17' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_18' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_19' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_20' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_21' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_22' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_23' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_24' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_25' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_26' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_27' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_28' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_29' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_30' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_channel_map_stream_31' with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'dense_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:433:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'softmax_weights' due to pipeline pragma (forward_prop/src/forward_prop.cpp:470:9)
INFO: [HLS 214-248] Applying array_partition to 'dense_weights': Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:585:8)
INFO: [HLS 214-248] Applying array_partition to 'softmax_weights': Cyclic partitioning with factor 3 on dimension 1. (forward_prop/src/forward_prop.cpp:588:8)
INFO: [HLS 214-115] Multiple burst reads of length 18 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:32:19)
INFO: [HLS 214-115] Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:35:19)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:38:19)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:41:19)
INFO: [HLS 214-115] Multiple burst writes of length 1568 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:518:20)
INFO: [HLS 214-115] Multiple burst writes of length 392 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:521:20)
INFO: [HLS 214-115] Multiple burst writes of length 784 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:524:20)
INFO: [HLS 214-115] Multiple burst writes of length 196 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:527:20)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:530:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>(hls::stream<hls::axis<float, 0ul, 0ul, 0ul>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.a3a3f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.a2a2f32' into '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<6272u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>(hls::stream<float, 0>&, hls::stream<window<float, 3u, 3u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i288.s_struct.window<float, 3, 3>s.1' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i288.s_struct.window<float, 3, 3>s' into 'void pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, hls::stream<window<float, 3u, 3u>, 0>*) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.9.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.10.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.11.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.12.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.13.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.14.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.15.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.16.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.17.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.18.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.19.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.20.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.21.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.22.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.23.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.24.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.25.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.26.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.27.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.28.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.29.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.30.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.31.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.32.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.33.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.34.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.35.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.36.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.37.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.38.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.39.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 3, 3>s.i288.1' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'void conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>(hls::stream<window<float, 3u, 3u>, 0>&, float*, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'void conv2d_aggregate_channels<14u, 14u, 32u, 64u>(float*, hls::stream<float, 0>*, hls::stream<float, 0>&, hls::stream<bool, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.window<float, 2, 2>s' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.window<float, 2, 2>s.1' into 'void create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>(hls::stream<float, 0>&, hls::stream<window<float, 2u, 2u>, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.window<float, 2, 2>s.i128.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i4.s_struct.window<bool, 2, 2>s.1' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.window<bool, 2, 2>s' into 'void maxp2d<3136u, 2u, 2u>(hls::stream<window<float, 2u, 2u>, 0>&, hls::stream<float, 0>&, hls::stream<window<bool, 2u, 2u>, 0>&, hls::stream<float, 0>&) (.1)' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 33.86 seconds. CPU system time: 1.23 seconds. Elapsed time: 35.38 seconds; current allocated memory: 258.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 13.56 seconds; current allocated memory: 349.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.73 seconds; current allocated memory: 442.523 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_518_1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_521_2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_524_3' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_4' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_530_5' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_533_6' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_537_7' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_8' (forward_prop/src/forward_prop.cpp:540) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_543_9' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_546_10' (forward_prop/src/forward_prop.cpp:546) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_549_11' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'write_gmem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_463_1' (forward_prop/src/forward_prop.cpp:460) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'feature_map' (forward_prop/src/forward_prop.cpp:489) in function 'softmax<10u, 128u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (forward_prop/src/forward_prop.cpp:22) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (forward_prop/src/forward_prop.cpp:25) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_4' (forward_prop/src/forward_prop.cpp:29) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_5' (forward_prop/src/forward_prop.cpp:32) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_6' (forward_prop/src/forward_prop.cpp:35) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_7' (forward_prop/src/forward_prop.cpp:38) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_8' (forward_prop/src/forward_prop.cpp:41) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_9' (forward_prop/src/forward_prop.cpp:44) in function 'save_variables_locally' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_c' (forward_prop/src/forward_prop.cpp:250) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'init_sums' (forward_prop/src/forward_prop.cpp:425) in function 'dense<128u, 3136u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'channel' (forward_prop/src/forward_prop.cpp:205) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (forward_prop/src/forward_prop.cpp:324) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'filter' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_c' (forward_prop/src/forward_prop.cpp:250) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'in_x' (forward_prop/src/forward_prop.cpp:114) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_353_2' (forward_prop/src/forward_prop.cpp:355) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'channel' (forward_prop/src/forward_prop.cpp:205) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel' (forward_prop/src/forward_prop.cpp:67) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'filter' (forward_prop/src/forward_prop.cpp:324) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:252) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:253) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_y' (forward_prop/src/forward_prop.cpp:116) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'filt_x' (forward_prop/src/forward_prop.cpp:117) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_360_3' (forward_prop/src/forward_prop.cpp:360) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_4' (forward_prop/src/forward_prop.cpp:363) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_360_3' (forward_prop/src/forward_prop.cpp:360) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_361_4' (forward_prop/src/forward_prop.cpp:363) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:214) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:216) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'shift_windows' (forward_prop/src/forward_prop.cpp:79) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'shift_firsts_cols' (forward_prop/src/forward_prop.cpp:81) in function 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'in_c' (forward_prop/src/forward_prop.cpp:326) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:61) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:356) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.0' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.1' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_windows.elements.2' (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:250) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.2' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements' (forward_prop/src/forward_prop.cpp:356) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.0' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_window.elements.1' (forward_prop/src/forward_prop.cpp:356) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_1' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_2' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_3' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_4' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_5' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_6' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_7' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_8' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_9' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_10' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_11' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_12' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer_13' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.14' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.15' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.16' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.17' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.18' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.19' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.20' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.21' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.22' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.23' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.24' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.25' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.26' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.27' (forward_prop/src/forward_prop.cpp:58) automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.1' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.2' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.3' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.4' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.5' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.6' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.7' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.8' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.9' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.10' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.11' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.12' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer.13' (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically.
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.1' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.1' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.1' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.1' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.1' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.2' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.2' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.2' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.2' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.2' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.3' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.3' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.3' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.3' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.3' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.4' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.4' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.4' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.4' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.4' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.5' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.5' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.5' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.5' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.5' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.6' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.6' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.6' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.6' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.6' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.7' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.7' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.7' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.7' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.7' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.8' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.8' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.8' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.8' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.8' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.9' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.9' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.9' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.9' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.9' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.10' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.10' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.10' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.10' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.10' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.11' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.11' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.11' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.11' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.11' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.12' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.12' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.12' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.12' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.12' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.13' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.13' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.13' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.13' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.13' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.14' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.14' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.14' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.14' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.14' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.15' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.15' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.15' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.15' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.15' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.16' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.16' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.16' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.16' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.16' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.17' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.17' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.17' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.17' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.17' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.18' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.18' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.18' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.18' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.18' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.19' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.19' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.19' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.19' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.19' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.20' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.20' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.20' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.20' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.20' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.21' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.21' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.21' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.21' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.21' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.22' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.22' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.22' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.22' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.22' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.23' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.23' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.23' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.23' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.23' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.24' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.24' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.24' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.24' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.24' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.25' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.25' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.25' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.25' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.25' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.26' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.26' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.26' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.26' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.26' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.27' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.27' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.27' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.27' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.27' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.28' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.28' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.28' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.28' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.28' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.29' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.29' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.29' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.29' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.29' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.30' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.30' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.30' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.30' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.30' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [HLS 200-824] Sharing array  'conv2d_64_weights.31' (forward_prop/src/forward_prop.cpp:579)  without synchronization
INFO: [HLS 200-992] Variable 'conv2d_64_weights.31' has write operations in process function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591).
INFO: [HLS 200-992] Variable 'conv2d_64_weights.31' has read operations in process function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692).
INFO: [HLS 200-755] Binding port 1 of memory 'conv2d_64_weights.31' (forward_prop/src/forward_prop.cpp:579) to function 'save_variables_locally' (forward_prop/src/forward_prop.cpp:22:19) 
INFO: [HLS 200-755] Binding port 0 of memory 'conv2d_64_weights.31' (forward_prop/src/forward_prop.cpp:579) to function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:60) 
INFO: [XFORM 203-712] Applying dataflow to function 'accel' (forward_prop/src/forward_prop.cpp:553:1), detected/extracted 48 process function(s): 
	 'entry_proc'
	 'save_variables_locally'
	 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>'
	 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>'
	 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'
	 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'
	 'maxp2d<6272u, 2u, 2u>'
	 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'
	 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30'
	 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31'
	 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'
	 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'
	 'maxp2d<3136u, 2u, 2u>'
	 'dense<128u, 3136u>'
	 'softmax<10u, 128u>'
	 'write_gmem'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:355:10) to (forward_prop/src/forward_prop.cpp:369:37) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:372:10) to (forward_prop/src/forward_prop.cpp:351:20) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:355:10) to (forward_prop/src/forward_prop.cpp:369:37) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:372:10) to (forward_prop/src/forward_prop.cpp:351:20) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' (forward_prop/src/forward_prop.cpp:135:12)...288 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' (forward_prop/src/forward_prop.cpp:145:11)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 55.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 56.02 seconds; current allocated memory: 518.504 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (forward_prop/src/forward_prop.cpp:28:38) in function 'save_variables_locally'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_x' (forward_prop/src/forward_prop.cpp:247:28) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:246:26) in function 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_y' (forward_prop/src/forward_prop.cpp:111:26) in function 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_1' (forward_prop/src/forward_prop.cpp:351:38) in function 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_1' (forward_prop/src/forward_prop.cpp:351:38) in function 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'pixel' (forward_prop/src/forward_prop.cpp:203:28) in function 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:323:29) in function 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'inputs' (forward_prop/src/forward_prop.cpp:171:29) in function 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_weights' (forward_prop/src/forward_prop.cpp:23:24)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_32_biases' (forward_prop/src/forward_prop.cpp:26:23)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_weights_0' (forward_prop/src/forward_prop.cpp:30:34)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2d_64_biases' (forward_prop/src/forward_prop.cpp:33:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_weights_0' (forward_prop/src/forward_prop.cpp:36:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_biases' (forward_prop/src/forward_prop.cpp:39:19)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_weights_0' (forward_prop/src/forward_prop.cpp:42:22)
INFO: [HLS 200-472] Inferring partial write operation for 'softmax_biases' (forward_prop/src/forward_prop.cpp:45:21)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:358:43)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer' (forward_prop/src/forward_prop.cpp:358:43)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][1]' (forward_prop/src/forward_prop.cpp:217:58)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_windows.elements[0][2]' (forward_prop/src/forward_prop.cpp:220:63)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[0]' (forward_prop/src/forward_prop.cpp:225:41)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer[1]' (forward_prop/src/forward_prop.cpp:227:51)
INFO: [HLS 200-634] Sharing array conv2d_64_weights among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>
INFO: [HLS 200-634] Sharing array conv2d_64_weights_1 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1
INFO: [HLS 200-634] Sharing array conv2d_64_weights_2 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2
INFO: [HLS 200-634] Sharing array conv2d_64_weights_3 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3
INFO: [HLS 200-634] Sharing array conv2d_64_weights_4 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4
INFO: [HLS 200-634] Sharing array conv2d_64_weights_5 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5
INFO: [HLS 200-634] Sharing array conv2d_64_weights_6 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6
INFO: [HLS 200-634] Sharing array conv2d_64_weights_7 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7
INFO: [HLS 200-634] Sharing array conv2d_64_weights_8 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8
INFO: [HLS 200-634] Sharing array conv2d_64_weights_9 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9
INFO: [HLS 200-634] Sharing array conv2d_64_weights_10 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10
INFO: [HLS 200-634] Sharing array conv2d_64_weights_11 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11
INFO: [HLS 200-634] Sharing array conv2d_64_weights_12 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12
INFO: [HLS 200-634] Sharing array conv2d_64_weights_13 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13
INFO: [HLS 200-634] Sharing array conv2d_64_weights_14 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14
INFO: [HLS 200-634] Sharing array conv2d_64_weights_15 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15
INFO: [HLS 200-634] Sharing array conv2d_64_weights_16 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16
INFO: [HLS 200-634] Sharing array conv2d_64_weights_17 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17
INFO: [HLS 200-634] Sharing array conv2d_64_weights_18 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18
INFO: [HLS 200-634] Sharing array conv2d_64_weights_19 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19
INFO: [HLS 200-634] Sharing array conv2d_64_weights_20 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20
INFO: [HLS 200-634] Sharing array conv2d_64_weights_21 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21
INFO: [HLS 200-634] Sharing array conv2d_64_weights_22 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22
INFO: [HLS 200-634] Sharing array conv2d_64_weights_23 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23
INFO: [HLS 200-634] Sharing array conv2d_64_weights_24 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24
INFO: [HLS 200-634] Sharing array conv2d_64_weights_25 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25
INFO: [HLS 200-634] Sharing array conv2d_64_weights_26 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26
INFO: [HLS 200-634] Sharing array conv2d_64_weights_27 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27
INFO: [HLS 200-634] Sharing array conv2d_64_weights_28 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28
INFO: [HLS 200-634] Sharing array conv2d_64_weights_29 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29
INFO: [HLS 200-634] Sharing array conv2d_64_weights_30 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30
INFO: [HLS 200-634] Sharing array conv2d_64_weights_31 among processes save_variables_locally and conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 23.02 seconds. CPU system time: 0.39 seconds. Elapsed time: 23.44 seconds; current allocated memory: 1.889 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accel' ...
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>' to 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>_Pipeline_inputs' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>' to 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>' to 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>' to 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<6272u, 2u, 2u>' to 'maxp2d_6272u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>' to 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31_Pipeline_inputs' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31' to 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_aggregate_channels<14u, 14u, 32u, 64u>' to 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>' to 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'maxp2d<3136u, 2u, 2u>' to 'maxp2d_3136u_2u_2u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_init_sums' to 'dense_128u_3136u_Pipeline_init_sums'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_inputs' to 'dense_128u_3136u_Pipeline_inputs'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>_Pipeline_activate' to 'dense_128u_3136u_Pipeline_activate'.
WARNING: [SYN 201-103] Legalizing function name 'dense<128u, 3136u>' to 'dense_128u_3136u_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1' to 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_sums_and_max' to 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_calc_exp_sum' to 'softmax_10u_128u_Pipeline_calc_exp_sum'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>_Pipeline_feature_map' to 'softmax_10u_128u_Pipeline_feature_map'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<10u, 128u>' to 'softmax_10u_128u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.57 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.77 seconds; current allocated memory: 1.925 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.926 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.927 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_28_3_VITIS_LOOP_29_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.928 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.929 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_35_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.929 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_38_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_44_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.932 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.937 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.937 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 74, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.72 seconds; current allocated memory: 1.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.29 seconds; current allocated memory: 1.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.953 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_390_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pixel_channel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pixel_channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'in_y_in_x_in_c'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'in_y_in_x_in_c'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.46 seconds; current allocated memory: 2.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.77 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.44 seconds; current allocated memory: 2.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.65 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.37 seconds; current allocated memory: 2.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.83 seconds. CPU system time: 0 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.54 seconds; current allocated memory: 2.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.45 seconds. CPU system time: 0 seconds. Elapsed time: 2.46 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.64 seconds; current allocated memory: 2.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.05 seconds. CPU system time: 0 seconds. Elapsed time: 3.06 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.33 seconds; current allocated memory: 2.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.65 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.63 seconds; current allocated memory: 2.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.9 seconds; current allocated memory: 2.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.93 seconds; current allocated memory: 2.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.67 seconds; current allocated memory: 2.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.7 seconds; current allocated memory: 2.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.54 seconds; current allocated memory: 2.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.24 seconds; current allocated memory: 2.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.98 seconds; current allocated memory: 2.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.82 seconds; current allocated memory: 2.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.8 seconds; current allocated memory: 2.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.42 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.71 seconds; current allocated memory: 2.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.98 seconds. CPU system time: 0 seconds. Elapsed time: 2.99 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.44 seconds; current allocated memory: 2.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.35 seconds; current allocated memory: 2.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.93 seconds; current allocated memory: 2.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.77 seconds; current allocated memory: 2.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.7 seconds; current allocated memory: 2.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.04 seconds; current allocated memory: 2.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.01 seconds; current allocated memory: 2.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.79 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.49 seconds; current allocated memory: 2.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.01 seconds; current allocated memory: 2.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.01 seconds; current allocated memory: 2.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.79 seconds; current allocated memory: 2.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.9 seconds; current allocated memory: 2.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.05 seconds. CPU system time: 0 seconds. Elapsed time: 5.06 seconds; current allocated memory: 2.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 2.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.73 seconds; current allocated memory: 2.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.17 seconds; current allocated memory: 2.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.78 seconds; current allocated memory: 2.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.84 seconds; current allocated memory: 2.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.58 seconds; current allocated memory: 2.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.19 seconds; current allocated memory: 2.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.84 seconds; current allocated memory: 2.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.82 seconds; current allocated memory: 2.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.94 seconds; current allocated memory: 2.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.1 seconds. CPU system time: 0 seconds. Elapsed time: 5.11 seconds; current allocated memory: 2.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.8 seconds; current allocated memory: 2.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.8 seconds; current allocated memory: 2.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.17 seconds; current allocated memory: 2.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.87 seconds; current allocated memory: 2.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.18 seconds; current allocated memory: 2.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.47 seconds; current allocated memory: 2.413 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.96 seconds; current allocated memory: 2.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.91 seconds; current allocated memory: 2.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.81 seconds; current allocated memory: 2.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.87 seconds; current allocated memory: 2.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 3 seconds; current allocated memory: 2.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.05 seconds; current allocated memory: 2.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.09 seconds; current allocated memory: 2.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.56 seconds; current allocated memory: 2.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.15 seconds; current allocated memory: 2.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.84 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.01 seconds; current allocated memory: 2.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.19 seconds; current allocated memory: 2.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.82 seconds; current allocated memory: 2.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.66 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.63 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.8 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.81 seconds; current allocated memory: 2.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.91 seconds; current allocated memory: 2.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.87 seconds; current allocated memory: 2.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.63 seconds; current allocated memory: 2.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 3 seconds; current allocated memory: 2.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.01 seconds; current allocated memory: 2.587 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.9 seconds; current allocated memory: 2.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.48 seconds; current allocated memory: 2.631 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.97 seconds; current allocated memory: 2.631 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.97 seconds; current allocated memory: 2.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.54 seconds; current allocated memory: 2.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.14 seconds; current allocated memory: 2.659 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.94 seconds; current allocated memory: 2.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 12 seconds; current allocated memory: 2.687 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.79 seconds; current allocated memory: 2.687 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.17 seconds; current allocated memory: 2.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.34 seconds; current allocated memory: 2.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.27 seconds. CPU system time: 0 seconds. Elapsed time: 3.28 seconds; current allocated memory: 2.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.79 seconds; current allocated memory: 2.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.63 seconds; current allocated memory: 2.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.09 seconds; current allocated memory: 2.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.03 seconds; current allocated memory: 2.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0 seconds. Elapsed time: 3.14 seconds; current allocated memory: 2.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.23 seconds; current allocated memory: 2.771 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.4 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.96 seconds; current allocated memory: 2.771 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.54 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.04 seconds; current allocated memory: 2.783 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.85 seconds; current allocated memory: 2.783 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.23 seconds; current allocated memory: 2.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.48 seconds; current allocated memory: 2.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.37 seconds; current allocated memory: 2.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.75 seconds; current allocated memory: 2.827 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.91 seconds; current allocated memory: 2.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.9 seconds; current allocated memory: 2.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.08 seconds; current allocated memory: 2.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.04 seconds; current allocated memory: 2.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.99 seconds; current allocated memory: 2.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.81 seconds; current allocated memory: 2.883 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.09 seconds; current allocated memory: 2.883 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.01 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'inputs_filter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.883 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_1_VITIS_LOOP_353_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.883 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxp2d_3136u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_390_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_390_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.883 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_sums'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_sums'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.883 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inputs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 15, loop 'inputs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.81 seconds; current allocated memory: 2.895 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'activate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'activate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.898 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.901 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_463_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_463_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_calc_sums_and_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln476) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'calc_sums_and_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 26, loop 'calc_sums_and_max'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.903 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_calc_exp_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'calc_exp_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'calc_exp_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_Pipeline_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_map'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'feature_map'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_518_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_518_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_518_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_521_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_521_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_521_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_524_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_524_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_524_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_527_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_527_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_530_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_530_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_530_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_533_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'VITIS_LOOP_533_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.908 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_537_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_537_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_537_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.908 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_540_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_540_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.908 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_543_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_543_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_543_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.908 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_546_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_546_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_546_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem_Pipeline_VITIS_LOOP_549_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_549_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_549_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_gmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.910 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.71 seconds; current allocated memory: 2.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_32_weights (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_32_biases (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO conv2d_64_biases (from save_variables_locally_U0 to conv2d_aggregate_channels_14u_14u_32u_64u_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_1 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_2 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_3 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_4 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_5 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_6 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_weights_7 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO dense_biases (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_1 (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_weights_2 (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO softmax_biases (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.914 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 2.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.08 seconds; current allocated memory: 2.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_25_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_29_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_32_5' pipeline 'VITIS_LOOP_32_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_32_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_35_6' pipeline 'VITIS_LOOP_35_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_35_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_38_7' pipeline 'VITIS_LOOP_38_7' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_38_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_41_8' pipeline 'VITIS_LOOP_41_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_41_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'save_variables_locally_Pipeline_VITIS_LOOP_44_9' pipeline 'VITIS_LOOP_44_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally_Pipeline_VITIS_LOOP_44_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'save_variables_locally' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'save_variables_locally'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s' pipeline 'pixel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2832_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad_windows_1c_float_28u_28u_3u_3u_32u_s' pipeline 'in_y_in_x' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_windows_1c_float_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs', because the estimated Stream Port Number is 27, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_1c_float_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.45 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.51 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_activate_1c_28u_28u_3u_3u_32u_s' pipeline 'inputs_filter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_activate_1c_28u_28u_3u_3u_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s' pipeline 'VITIS_LOOP_351_1_VITIS_LOOP_353_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_28u_28u_32u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_6272u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_6272u_2u_2u_s' pipeline 'VITIS_LOOP_390_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_6272u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s' pipeline 'pixel_channel' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAMvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAMwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAMxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAMyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAMzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAMAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAMBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAMCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_1_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_2_RAM_AUTO_1R1W' to 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementIfE' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mux_1432_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s' pipeline 'in_y_in_x_in_c' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.3 seconds; current allocated memory: 3.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.67 seconds; current allocated memory: 3.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.31 seconds; current allocated memory: 3.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.7 seconds; current allocated memory: 3.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.23 seconds; current allocated memory: 3.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.96 seconds; current allocated memory: 3.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.91 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.02 seconds; current allocated memory: 3.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.66 seconds; current allocated memory: 3.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.2 seconds; current allocated memory: 3.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.71 seconds; current allocated memory: 3.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.22 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.32 seconds; current allocated memory: 3.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 3.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.27 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.38 seconds; current allocated memory: 3.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 3.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.26 seconds; current allocated memory: 3.627 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.7 seconds; current allocated memory: 3.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.21 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.51 seconds; current allocated memory: 3.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.71 seconds; current allocated memory: 3.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.24 seconds; current allocated memory: 3.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.04 seconds; current allocated memory: 3.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.11 seconds; current allocated memory: 3.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.07 seconds; current allocated memory: 3.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.42 seconds; current allocated memory: 3.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.74 seconds; current allocated memory: 4.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.16 seconds; current allocated memory: 4.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.15 seconds; current allocated memory: 4.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.07 seconds; current allocated memory: 4.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.98 seconds; current allocated memory: 4.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.26 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.35 seconds; current allocated memory: 4.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.89 seconds; current allocated memory: 4.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.48 seconds; current allocated memory: 4.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.95 seconds; current allocated memory: 4.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.73 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.87 seconds; current allocated memory: 4.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.02 seconds; current allocated memory: 4.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.67 seconds; current allocated memory: 4.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.02 seconds; current allocated memory: 4.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.53 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.65 seconds; current allocated memory: 4.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.04 seconds; current allocated memory: 4.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.53 seconds; current allocated memory: 4.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.22 seconds; current allocated memory: 4.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.34 seconds; current allocated memory: 4.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.42 seconds; current allocated memory: 4.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.92 seconds; current allocated memory: 4.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.11 seconds; current allocated memory: 4.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.6 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.7 seconds; current allocated memory: 4.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.31 seconds; current allocated memory: 4.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.72 seconds; current allocated memory: 5.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 3 seconds; current allocated memory: 5.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.55 seconds; current allocated memory: 5.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.94 seconds; current allocated memory: 5.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.33 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.51 seconds; current allocated memory: 5.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.98 seconds; current allocated memory: 5.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.6 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.68 seconds; current allocated memory: 5.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.88 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.97 seconds; current allocated memory: 5.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.84 seconds; current allocated memory: 5.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.54 seconds; current allocated memory: 5.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.85 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.99 seconds; current allocated memory: 5.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.44 seconds; current allocated memory: 5.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.83 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.91 seconds; current allocated memory: 5.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.58 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.68 seconds; current allocated memory: 5.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.81 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.94 seconds; current allocated memory: 5.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'inputs' in module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs', because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.34 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.44 seconds; current allocated memory: 5.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_sum_mc_float_14u_14u_3u_3u_64u_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.93 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.04 seconds; current allocated memory: 5.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_aggregate_channels_14u_14u_32u_64u_s' pipeline 'inputs_filter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_aggregate_channels_14u_14u_32u_64u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.85 seconds; current allocated memory: 5.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s' pipeline 'VITIS_LOOP_351_1_VITIS_LOOP_353_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.49 seconds; current allocated memory: 5.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxp2d_3136u_2u_2u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'maxp2d_3136u_2u_2u_s' pipeline 'VITIS_LOOP_390_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxp2d_3136u_2u_2u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 5.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_init_sums' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_init_sums' pipeline 'init_sums' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_init_sums'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 5.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_inputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_inputs' pipeline 'inputs' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_inputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 5.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_Pipeline_activate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_128u_3136u_Pipeline_activate' pipeline 'activate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1288_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_Pipeline_activate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.07 seconds; current allocated memory: 5.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_128u_3136u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_128u_3136u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1' pipeline 'VITIS_LOOP_463_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.05 seconds; current allocated memory: 5.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_calc_sums_and_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_calc_sums_and_max' pipeline 'calc_sums_and_max' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_311_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_3ns_11_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_calc_sums_and_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_calc_exp_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_calc_exp_sum' pipeline 'calc_exp_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_calc_exp_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 5.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_Pipeline_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_10u_128u_Pipeline_feature_map' pipeline 'feature_map' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_Pipeline_feature_map'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 5.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_10u_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_10u_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 5.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_518_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_518_1' pipeline 'VITIS_LOOP_518_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_518_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 5.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_521_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_521_2' pipeline 'VITIS_LOOP_521_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_521_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.19 seconds; current allocated memory: 5.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_524_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_524_3' pipeline 'VITIS_LOOP_524_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_524_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.15 seconds; current allocated memory: 5.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_527_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_527_4' pipeline 'VITIS_LOOP_527_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_527_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.18 seconds; current allocated memory: 5.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_530_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_530_5' pipeline 'VITIS_LOOP_530_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_530_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 5.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_533_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_533_6' pipeline 'VITIS_LOOP_533_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_533_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_537_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_537_7' pipeline 'VITIS_LOOP_537_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_537_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_540_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_540_8' pipeline 'VITIS_LOOP_540_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_540_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_543_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_543_9' pipeline 'VITIS_LOOP_543_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_543_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 5.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_546_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_546_10' pipeline 'VITIS_LOOP_546_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_546_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem_Pipeline_VITIS_LOOP_549_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_gmem_Pipeline_VITIS_LOOP_549_11' pipeline 'VITIS_LOOP_549_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem_Pipeline_VITIS_LOOP_549_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_gmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_gmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 5.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_32_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_maxp2d_32_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_conv2d_64_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_maxp2d_64_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_dense_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accel/gmem_softmax_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'gmem_conv2d_32_weights', 'gmem_conv2d_32_biases', 'gmem_conv2d_64_weights', 'gmem_conv2d_64_biases', 'gmem_dense_weights', 'gmem_dense_biases', 'gmem_softmax_weights', 'gmem_softmax_biases', 'gmem_conv2d_32_feature_map', 'gmem_maxp2d_32_feature_map', 'gmem_conv2d_64_feature_map', 'gmem_maxp2d_64_feature_map', 'gmem_dense_feature_map', 'gmem_softmax_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 5.889 GB.
INFO: [RTMG 210-278] Implementing memory 'accel_create_window_stream_maxp2d_28u_28u_32u_2u_2u_s_line_buffer_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accel_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_64_weights_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO accel_dense_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_dense_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accel_dense_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_dense_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO accel_softmax_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_weights_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO accel_softmax_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accel_softmax_biases_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_conv2d_32_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_maxp2d_32_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_conv2d_64_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_maxp2d_64_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_dense_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gmem_softmax_feature_map_c_U(accel_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_padded_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kernel_sums_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_activations_stream_U(accel_fifo_w1_d25088_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_32_f_map_out_U(accel_fifo_w32_d25088_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_window_stream_U(accel_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_activations_window_stream_U(accel_fifo_w4_d6272_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_32_f_map_out_U(accel_fifo_w32_d6272_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_window_stream_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_0_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_1_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_2_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_3_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_4_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_5_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_6_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_7_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_8_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_9_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_10_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_11_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_12_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_13_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_14_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_15_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_16_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_17_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_18_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_19_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_20_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_21_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_22_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_23_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_24_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_25_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_26_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_27_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_28_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_29_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_30_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_padded_window_stream_31_U(accel_fifo_w288_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_0_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_1_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_2_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_3_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_4_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_5_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_6_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_7_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_8_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_9_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_10_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_11_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_12_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_13_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_14_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_15_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_16_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_17_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_18_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_19_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_20_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_21_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_22_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_23_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_24_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_25_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_26_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_27_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_28_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_29_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_30_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_channel_map_stream_31_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_activations_stream_U(accel_fifo_w1_d12544_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2d_64_f_map_out_U(accel_fifo_w32_d12544_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_window_stream_U(accel_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_activations_window_stream_U(accel_fifo_w4_d3136_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'maxp2d_64_f_map_out_U(accel_fifo_w32_d3136_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_feature_map_stream_U(accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_activations_stream_U(accel_fifo_w1_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_f_map_out_U(accel_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'softmax_f_map_out_U(accel_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_gmem_U0_U(accel_start_for_write_gmem_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_U(accel_start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_U(accel_start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_U(accel_start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_maxp2d_6272u_2u_2u_U0_U(accel_start_for_maxp2d_6272u_2u_2u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_U(accel_start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_U(accel_start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
