/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Jan 29 14:20:27 2016
 *                 Full Compile MD5 Checksum  e5267f05b78781d897222be539adb87a
 *                     (minus title and desc)
 *                 MD5 Checksum               361d135ca9d40df0c6df868e92c12790
 *
 * lock_release:   r_287
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     697
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_MCIF_INTR2_H__
#define BCHP_MCIF_INTR2_H__

/***************************************************************************
 *MCIF_INTR2 - MCIF Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_MCIF_INTR2_CPU_STATUS               0x2040b480 /* [RO] CPU interrupt Status Register */
#define BCHP_MCIF_INTR2_CPU_SET                  0x2040b484 /* [WO] CPU interrupt Set Register */
#define BCHP_MCIF_INTR2_CPU_CLEAR                0x2040b488 /* [WO] CPU interrupt Clear Register */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS          0x2040b48c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_CPU_MASK_SET             0x2040b490 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR           0x2040b494 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_MCIF_INTR2_PCI_STATUS               0x2040b498 /* [RO] PCI interrupt Status Register */
#define BCHP_MCIF_INTR2_PCI_SET                  0x2040b49c /* [WO] PCI interrupt Set Register */
#define BCHP_MCIF_INTR2_PCI_CLEAR                0x2040b4a0 /* [WO] PCI interrupt Clear Register */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS          0x2040b4a4 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_PCI_MASK_SET             0x2040b4a8 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR           0x2040b4ac /* [WO] PCI interrupt Mask Clear Register */
#define BCHP_MCIF_INTR2_SCPU_STATUS              0x2040b4b0 /* [RO] SCPU interrupt Status Register */
#define BCHP_MCIF_INTR2_SCPU_SET                 0x2040b4b4 /* [WO] SCPU interrupt Set Register */
#define BCHP_MCIF_INTR2_SCPU_CLEAR               0x2040b4b8 /* [WO] SCPU interrupt Clear Register */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS         0x2040b4bc /* [RO] SCPU interrupt Mask Status Register */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET            0x2040b4c0 /* [WO] SCPU interrupt Mask Set Register */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR          0x2040b4c4 /* [WO] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved0_MASK                  0xffc00000
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved0_SHIFT                 22

/* MCIF_INTR2 :: CPU_STATUS :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved1_MASK                  0x003ff800
#define BCHP_MCIF_INTR2_CPU_STATUS_reserved1_SHIFT                 11

/* MCIF_INTR2 :: CPU_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_MASK                0x00000400
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_SHIFT               10
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_ALL_DONE_DEFAULT             0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_MASK                 0x00000200
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_SHIFT                9
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MEM_RDY_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_MASK                 0x00000100
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_SHIFT                8
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_HW_ER_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_MASK                 0x00000080
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_SHIFT                7
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_FIFO_OF_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_MASK                 0x00000040
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_SHIFT                6
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_FIFO_UF_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_MASK                    0x00000020
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_SHIFT                   5
#define BCHP_MCIF_INTR2_CPU_STATUS_HOST_ER_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_MASK                    0x00000010
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_SHIFT                   4
#define BCHP_MCIF_INTR2_CPU_STATUS_CARD_ER_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_MASK                   0x00000008
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_SHIFT                  3
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_MWPKT_DEFAULT                0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_MASK                   0x00000004
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_SHIFT                  2
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_MRPKT_DEFAULT                0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_MASK                    0x00000002
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_SHIFT                   1
#define BCHP_MCIF_INTR2_CPU_STATUS_RX_DONE_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_STATUS :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_MASK                    0x00000001
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_SHIFT                   0
#define BCHP_MCIF_INTR2_CPU_STATUS_TX_DONE_DEFAULT                 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_SET_reserved0_MASK                     0xffc00000
#define BCHP_MCIF_INTR2_CPU_SET_reserved0_SHIFT                    22

/* MCIF_INTR2 :: CPU_SET :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_CPU_SET_reserved1_MASK                     0x003ff800
#define BCHP_MCIF_INTR2_CPU_SET_reserved1_SHIFT                    11

/* MCIF_INTR2 :: CPU_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_MASK                   0x00000400
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_SHIFT                  10
#define BCHP_MCIF_INTR2_CPU_SET_RX_ALL_DONE_DEFAULT                0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_MASK                    0x00000200
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_SHIFT                   9
#define BCHP_MCIF_INTR2_CPU_SET_TX_MEM_RDY_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_SET :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_MASK                    0x00000100
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_SHIFT                   8
#define BCHP_MCIF_INTR2_CPU_SET_HOST_HW_ER_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_SET :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_MASK                    0x00000080
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_SHIFT                   7
#define BCHP_MCIF_INTR2_CPU_SET_RX_FIFO_OF_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_MASK                    0x00000040
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_SHIFT                   6
#define BCHP_MCIF_INTR2_CPU_SET_TX_FIFO_UF_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_SET :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_MASK                       0x00000020
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_SHIFT                      5
#define BCHP_MCIF_INTR2_CPU_SET_HOST_ER_DEFAULT                    0x00000000

/* MCIF_INTR2 :: CPU_SET :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_MASK                       0x00000010
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_SHIFT                      4
#define BCHP_MCIF_INTR2_CPU_SET_CARD_ER_DEFAULT                    0x00000000

/* MCIF_INTR2 :: CPU_SET :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_MASK                      0x00000008
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_SHIFT                     3
#define BCHP_MCIF_INTR2_CPU_SET_RX_MWPKT_DEFAULT                   0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_MASK                      0x00000004
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_SHIFT                     2
#define BCHP_MCIF_INTR2_CPU_SET_TX_MRPKT_DEFAULT                   0x00000000

/* MCIF_INTR2 :: CPU_SET :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_MASK                       0x00000002
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_SHIFT                      1
#define BCHP_MCIF_INTR2_CPU_SET_RX_DONE_DEFAULT                    0x00000000

/* MCIF_INTR2 :: CPU_SET :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_MASK                       0x00000001
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_SHIFT                      0
#define BCHP_MCIF_INTR2_CPU_SET_TX_DONE_DEFAULT                    0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved0_MASK                   0xffc00000
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved0_SHIFT                  22

/* MCIF_INTR2 :: CPU_CLEAR :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved1_MASK                   0x003ff800
#define BCHP_MCIF_INTR2_CPU_CLEAR_reserved1_SHIFT                  11

/* MCIF_INTR2 :: CPU_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_MASK                 0x00000400
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_SHIFT                10
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_ALL_DONE_DEFAULT              0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_MASK                  0x00000200
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_SHIFT                 9
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MEM_RDY_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_MASK                  0x00000100
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_SHIFT                 8
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_HW_ER_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_MASK                  0x00000080
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_SHIFT                 7
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_FIFO_OF_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_MASK                  0x00000040
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_SHIFT                 6
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_FIFO_UF_DEFAULT               0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_MASK                     0x00000020
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_SHIFT                    5
#define BCHP_MCIF_INTR2_CPU_CLEAR_HOST_ER_DEFAULT                  0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_MASK                     0x00000010
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_SHIFT                    4
#define BCHP_MCIF_INTR2_CPU_CLEAR_CARD_ER_DEFAULT                  0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_MASK                    0x00000008
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_SHIFT                   3
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_MWPKT_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_MASK                    0x00000004
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_SHIFT                   2
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_MRPKT_DEFAULT                 0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_MASK                     0x00000002
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_SHIFT                    1
#define BCHP_MCIF_INTR2_CPU_CLEAR_RX_DONE_DEFAULT                  0x00000000

/* MCIF_INTR2 :: CPU_CLEAR :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_MASK                     0x00000001
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_SHIFT                    0
#define BCHP_MCIF_INTR2_CPU_CLEAR_TX_DONE_DEFAULT                  0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xffc00000
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            22

/* MCIF_INTR2 :: CPU_MASK_STATUS :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved1_MASK             0x003ff800
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_reserved1_SHIFT            11

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_MASK           0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_SHIFT          10
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_ALL_DONE_DEFAULT        0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_MASK            0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_SHIFT           9
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MEM_RDY_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_MASK            0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_SHIFT           8
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_HW_ER_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_MASK            0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_SHIFT           7
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_FIFO_OF_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_MASK            0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_SHIFT           6
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_FIFO_UF_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_MASK               0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_SHIFT              5
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_HOST_ER_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_MASK               0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_SHIFT              4
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_CARD_ER_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_MASK              0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_SHIFT             3
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_MWPKT_DEFAULT           0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_MASK              0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_SHIFT             2
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_MRPKT_DEFAULT           0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_MASK               0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_SHIFT              1
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_RX_DONE_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_STATUS :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_MASK               0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_SHIFT              0
#define BCHP_MCIF_INTR2_CPU_MASK_STATUS_TX_DONE_DEFAULT            0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved0_MASK                0xffc00000
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved0_SHIFT               22

/* MCIF_INTR2 :: CPU_MASK_SET :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved1_MASK                0x003ff800
#define BCHP_MCIF_INTR2_CPU_MASK_SET_reserved1_SHIFT               11

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_MASK              0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_SHIFT             10
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_ALL_DONE_DEFAULT           0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_MASK               0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_SHIFT              9
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MEM_RDY_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_MASK               0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_SHIFT              8
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_HW_ER_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_MASK               0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_SHIFT              7
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_FIFO_OF_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_MASK               0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_SHIFT              6
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_FIFO_UF_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_MASK                  0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_SHIFT                 5
#define BCHP_MCIF_INTR2_CPU_MASK_SET_HOST_ER_DEFAULT               0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_MASK                  0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_SHIFT                 4
#define BCHP_MCIF_INTR2_CPU_MASK_SET_CARD_ER_DEFAULT               0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_MASK                 0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_SHIFT                3
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_MWPKT_DEFAULT              0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_MASK                 0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_SHIFT                2
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_MRPKT_DEFAULT              0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_MASK                  0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_SHIFT                 1
#define BCHP_MCIF_INTR2_CPU_MASK_SET_RX_DONE_DEFAULT               0x00000001

/* MCIF_INTR2 :: CPU_MASK_SET :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_MASK                  0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_SHIFT                 0
#define BCHP_MCIF_INTR2_CPU_MASK_SET_TX_DONE_DEFAULT               0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xffc00000
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             22

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved1_MASK              0x003ff800
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_reserved1_SHIFT             11

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_MASK            0x00000400
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_SHIFT           10
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_ALL_DONE_DEFAULT         0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_MASK             0x00000200
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_SHIFT            9
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MEM_RDY_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_MASK             0x00000100
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_SHIFT            8
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_HW_ER_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_MASK             0x00000080
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_SHIFT            7
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_FIFO_OF_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_MASK             0x00000040
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_SHIFT            6
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_FIFO_UF_DEFAULT          0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_MASK                0x00000020
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_SHIFT               5
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_HOST_ER_DEFAULT             0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_MASK                0x00000010
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_SHIFT               4
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_CARD_ER_DEFAULT             0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_MASK               0x00000008
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_SHIFT              3
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_MWPKT_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_MASK               0x00000004
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_SHIFT              2
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_MRPKT_DEFAULT            0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_MASK                0x00000002
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_SHIFT               1
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_RX_DONE_DEFAULT             0x00000001

/* MCIF_INTR2 :: CPU_MASK_CLEAR :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_MASK                0x00000001
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_SHIFT               0
#define BCHP_MCIF_INTR2_CPU_MASK_CLEAR_TX_DONE_DEFAULT             0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved0_MASK                  0xffc00000
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved0_SHIFT                 22

/* MCIF_INTR2 :: PCI_STATUS :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved1_MASK                  0x003ff800
#define BCHP_MCIF_INTR2_PCI_STATUS_reserved1_SHIFT                 11

/* MCIF_INTR2 :: PCI_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_MASK                0x00000400
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_SHIFT               10
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_ALL_DONE_DEFAULT             0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_MASK                 0x00000200
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_SHIFT                9
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MEM_RDY_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_MASK                 0x00000100
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_SHIFT                8
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_HW_ER_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_MASK                 0x00000080
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_SHIFT                7
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_FIFO_OF_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_MASK                 0x00000040
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_SHIFT                6
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_FIFO_UF_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_MASK                    0x00000020
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_SHIFT                   5
#define BCHP_MCIF_INTR2_PCI_STATUS_HOST_ER_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_MASK                    0x00000010
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_SHIFT                   4
#define BCHP_MCIF_INTR2_PCI_STATUS_CARD_ER_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_MASK                   0x00000008
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_SHIFT                  3
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_MWPKT_DEFAULT                0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_MASK                   0x00000004
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_SHIFT                  2
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_MRPKT_DEFAULT                0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_MASK                    0x00000002
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_SHIFT                   1
#define BCHP_MCIF_INTR2_PCI_STATUS_RX_DONE_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_STATUS :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_MASK                    0x00000001
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_SHIFT                   0
#define BCHP_MCIF_INTR2_PCI_STATUS_TX_DONE_DEFAULT                 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_SET_reserved0_MASK                     0xffc00000
#define BCHP_MCIF_INTR2_PCI_SET_reserved0_SHIFT                    22

/* MCIF_INTR2 :: PCI_SET :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_PCI_SET_reserved1_MASK                     0x003ff800
#define BCHP_MCIF_INTR2_PCI_SET_reserved1_SHIFT                    11

/* MCIF_INTR2 :: PCI_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_MASK                   0x00000400
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_SHIFT                  10
#define BCHP_MCIF_INTR2_PCI_SET_RX_ALL_DONE_DEFAULT                0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_MASK                    0x00000200
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_SHIFT                   9
#define BCHP_MCIF_INTR2_PCI_SET_TX_MEM_RDY_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_SET :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_MASK                    0x00000100
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_SHIFT                   8
#define BCHP_MCIF_INTR2_PCI_SET_HOST_HW_ER_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_SET :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_MASK                    0x00000080
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_SHIFT                   7
#define BCHP_MCIF_INTR2_PCI_SET_RX_FIFO_OF_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_MASK                    0x00000040
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_SHIFT                   6
#define BCHP_MCIF_INTR2_PCI_SET_TX_FIFO_UF_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_SET :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_MASK                       0x00000020
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_SHIFT                      5
#define BCHP_MCIF_INTR2_PCI_SET_HOST_ER_DEFAULT                    0x00000000

/* MCIF_INTR2 :: PCI_SET :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_MASK                       0x00000010
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_SHIFT                      4
#define BCHP_MCIF_INTR2_PCI_SET_CARD_ER_DEFAULT                    0x00000000

/* MCIF_INTR2 :: PCI_SET :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_MASK                      0x00000008
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_SHIFT                     3
#define BCHP_MCIF_INTR2_PCI_SET_RX_MWPKT_DEFAULT                   0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_MASK                      0x00000004
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_SHIFT                     2
#define BCHP_MCIF_INTR2_PCI_SET_TX_MRPKT_DEFAULT                   0x00000000

/* MCIF_INTR2 :: PCI_SET :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_MASK                       0x00000002
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_SHIFT                      1
#define BCHP_MCIF_INTR2_PCI_SET_RX_DONE_DEFAULT                    0x00000000

/* MCIF_INTR2 :: PCI_SET :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_MASK                       0x00000001
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_SHIFT                      0
#define BCHP_MCIF_INTR2_PCI_SET_TX_DONE_DEFAULT                    0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved0_MASK                   0xffc00000
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved0_SHIFT                  22

/* MCIF_INTR2 :: PCI_CLEAR :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved1_MASK                   0x003ff800
#define BCHP_MCIF_INTR2_PCI_CLEAR_reserved1_SHIFT                  11

/* MCIF_INTR2 :: PCI_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_MASK                 0x00000400
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_SHIFT                10
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_ALL_DONE_DEFAULT              0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_MASK                  0x00000200
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_SHIFT                 9
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MEM_RDY_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_MASK                  0x00000100
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_SHIFT                 8
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_HW_ER_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_MASK                  0x00000080
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_SHIFT                 7
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_FIFO_OF_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_MASK                  0x00000040
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_SHIFT                 6
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_FIFO_UF_DEFAULT               0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_MASK                     0x00000020
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_SHIFT                    5
#define BCHP_MCIF_INTR2_PCI_CLEAR_HOST_ER_DEFAULT                  0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_MASK                     0x00000010
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_SHIFT                    4
#define BCHP_MCIF_INTR2_PCI_CLEAR_CARD_ER_DEFAULT                  0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_MASK                    0x00000008
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_SHIFT                   3
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_MWPKT_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_MASK                    0x00000004
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_SHIFT                   2
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_MRPKT_DEFAULT                 0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_MASK                     0x00000002
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_SHIFT                    1
#define BCHP_MCIF_INTR2_PCI_CLEAR_RX_DONE_DEFAULT                  0x00000000

/* MCIF_INTR2 :: PCI_CLEAR :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_MASK                     0x00000001
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_SHIFT                    0
#define BCHP_MCIF_INTR2_PCI_CLEAR_TX_DONE_DEFAULT                  0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xffc00000
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            22

/* MCIF_INTR2 :: PCI_MASK_STATUS :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved1_MASK             0x003ff800
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_reserved1_SHIFT            11

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_MASK           0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_SHIFT          10
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_ALL_DONE_DEFAULT        0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_MASK            0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_SHIFT           9
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MEM_RDY_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_MASK            0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_SHIFT           8
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_HW_ER_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_MASK            0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_SHIFT           7
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_FIFO_OF_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_MASK            0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_SHIFT           6
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_FIFO_UF_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_MASK               0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_SHIFT              5
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_HOST_ER_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_MASK               0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_SHIFT              4
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_CARD_ER_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_MASK              0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_SHIFT             3
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_MWPKT_DEFAULT           0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_MASK              0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_SHIFT             2
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_MRPKT_DEFAULT           0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_MASK               0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_SHIFT              1
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_RX_DONE_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_STATUS :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_MASK               0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_SHIFT              0
#define BCHP_MCIF_INTR2_PCI_MASK_STATUS_TX_DONE_DEFAULT            0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved0_MASK                0xffc00000
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved0_SHIFT               22

/* MCIF_INTR2 :: PCI_MASK_SET :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved1_MASK                0x003ff800
#define BCHP_MCIF_INTR2_PCI_MASK_SET_reserved1_SHIFT               11

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_MASK              0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_SHIFT             10
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_ALL_DONE_DEFAULT           0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_MASK               0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_SHIFT              9
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MEM_RDY_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_MASK               0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_SHIFT              8
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_HW_ER_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_MASK               0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_SHIFT              7
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_FIFO_OF_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_MASK               0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_SHIFT              6
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_FIFO_UF_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_MASK                  0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_SHIFT                 5
#define BCHP_MCIF_INTR2_PCI_MASK_SET_HOST_ER_DEFAULT               0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_MASK                  0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_SHIFT                 4
#define BCHP_MCIF_INTR2_PCI_MASK_SET_CARD_ER_DEFAULT               0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_MASK                 0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_SHIFT                3
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_MWPKT_DEFAULT              0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_MASK                 0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_SHIFT                2
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_MRPKT_DEFAULT              0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_MASK                  0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_SHIFT                 1
#define BCHP_MCIF_INTR2_PCI_MASK_SET_RX_DONE_DEFAULT               0x00000001

/* MCIF_INTR2 :: PCI_MASK_SET :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_MASK                  0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_SHIFT                 0
#define BCHP_MCIF_INTR2_PCI_MASK_SET_TX_DONE_DEFAULT               0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xffc00000
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             22

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved1_MASK              0x003ff800
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_reserved1_SHIFT             11

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_MASK            0x00000400
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_SHIFT           10
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_ALL_DONE_DEFAULT         0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_MASK             0x00000200
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_SHIFT            9
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MEM_RDY_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_MASK             0x00000100
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_SHIFT            8
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_HW_ER_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_MASK             0x00000080
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_SHIFT            7
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_FIFO_OF_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_MASK             0x00000040
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_SHIFT            6
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_FIFO_UF_DEFAULT          0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_MASK                0x00000020
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_SHIFT               5
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_HOST_ER_DEFAULT             0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_MASK                0x00000010
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_SHIFT               4
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_CARD_ER_DEFAULT             0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_MASK               0x00000008
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_SHIFT              3
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_MWPKT_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_MASK               0x00000004
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_SHIFT              2
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_MRPKT_DEFAULT            0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_MASK                0x00000002
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_SHIFT               1
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_RX_DONE_DEFAULT             0x00000001

/* MCIF_INTR2 :: PCI_MASK_CLEAR :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_MASK                0x00000001
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_SHIFT               0
#define BCHP_MCIF_INTR2_PCI_MASK_CLEAR_TX_DONE_DEFAULT             0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_reserved0_MASK                 0xffc00000
#define BCHP_MCIF_INTR2_SCPU_STATUS_reserved0_SHIFT                22

/* MCIF_INTR2 :: SCPU_STATUS :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_reserved1_MASK                 0x003ff800
#define BCHP_MCIF_INTR2_SCPU_STATUS_reserved1_SHIFT                11

/* MCIF_INTR2 :: SCPU_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_ALL_DONE_MASK               0x00000400
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_ALL_DONE_SHIFT              10
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_ALL_DONE_DEFAULT            0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MEM_RDY_MASK                0x00000200
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MEM_RDY_SHIFT               9
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MEM_RDY_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_HW_ER_MASK                0x00000100
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_HW_ER_SHIFT               8
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_HW_ER_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_FIFO_OF_MASK                0x00000080
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_FIFO_OF_SHIFT               7
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_FIFO_OF_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_FIFO_UF_MASK                0x00000040
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_FIFO_UF_SHIFT               6
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_FIFO_UF_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_ER_MASK                   0x00000020
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_ER_SHIFT                  5
#define BCHP_MCIF_INTR2_SCPU_STATUS_HOST_ER_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_CARD_ER_MASK                   0x00000010
#define BCHP_MCIF_INTR2_SCPU_STATUS_CARD_ER_SHIFT                  4
#define BCHP_MCIF_INTR2_SCPU_STATUS_CARD_ER_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_MWPKT_MASK                  0x00000008
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_MWPKT_SHIFT                 3
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_MWPKT_DEFAULT               0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MRPKT_MASK                  0x00000004
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MRPKT_SHIFT                 2
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_MRPKT_DEFAULT               0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_DONE_MASK                   0x00000002
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_DONE_SHIFT                  1
#define BCHP_MCIF_INTR2_SCPU_STATUS_RX_DONE_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_STATUS :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_DONE_MASK                   0x00000001
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_DONE_SHIFT                  0
#define BCHP_MCIF_INTR2_SCPU_STATUS_TX_DONE_DEFAULT                0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_SET_reserved0_MASK                    0xffc00000
#define BCHP_MCIF_INTR2_SCPU_SET_reserved0_SHIFT                   22

/* MCIF_INTR2 :: SCPU_SET :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_SCPU_SET_reserved1_MASK                    0x003ff800
#define BCHP_MCIF_INTR2_SCPU_SET_reserved1_SHIFT                   11

/* MCIF_INTR2 :: SCPU_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_ALL_DONE_MASK                  0x00000400
#define BCHP_MCIF_INTR2_SCPU_SET_RX_ALL_DONE_SHIFT                 10
#define BCHP_MCIF_INTR2_SCPU_SET_RX_ALL_DONE_DEFAULT               0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MEM_RDY_MASK                   0x00000200
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MEM_RDY_SHIFT                  9
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MEM_RDY_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_SET :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_HW_ER_MASK                   0x00000100
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_HW_ER_SHIFT                  8
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_HW_ER_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_SET :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_FIFO_OF_MASK                   0x00000080
#define BCHP_MCIF_INTR2_SCPU_SET_RX_FIFO_OF_SHIFT                  7
#define BCHP_MCIF_INTR2_SCPU_SET_RX_FIFO_OF_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_FIFO_UF_MASK                   0x00000040
#define BCHP_MCIF_INTR2_SCPU_SET_TX_FIFO_UF_SHIFT                  6
#define BCHP_MCIF_INTR2_SCPU_SET_TX_FIFO_UF_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_SET :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_ER_MASK                      0x00000020
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_ER_SHIFT                     5
#define BCHP_MCIF_INTR2_SCPU_SET_HOST_ER_DEFAULT                   0x00000000

/* MCIF_INTR2 :: SCPU_SET :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_SCPU_SET_CARD_ER_MASK                      0x00000010
#define BCHP_MCIF_INTR2_SCPU_SET_CARD_ER_SHIFT                     4
#define BCHP_MCIF_INTR2_SCPU_SET_CARD_ER_DEFAULT                   0x00000000

/* MCIF_INTR2 :: SCPU_SET :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_MWPKT_MASK                     0x00000008
#define BCHP_MCIF_INTR2_SCPU_SET_RX_MWPKT_SHIFT                    3
#define BCHP_MCIF_INTR2_SCPU_SET_RX_MWPKT_DEFAULT                  0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MRPKT_MASK                     0x00000004
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MRPKT_SHIFT                    2
#define BCHP_MCIF_INTR2_SCPU_SET_TX_MRPKT_DEFAULT                  0x00000000

/* MCIF_INTR2 :: SCPU_SET :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_SCPU_SET_RX_DONE_MASK                      0x00000002
#define BCHP_MCIF_INTR2_SCPU_SET_RX_DONE_SHIFT                     1
#define BCHP_MCIF_INTR2_SCPU_SET_RX_DONE_DEFAULT                   0x00000000

/* MCIF_INTR2 :: SCPU_SET :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_SCPU_SET_TX_DONE_MASK                      0x00000001
#define BCHP_MCIF_INTR2_SCPU_SET_TX_DONE_SHIFT                     0
#define BCHP_MCIF_INTR2_SCPU_SET_TX_DONE_DEFAULT                   0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_reserved0_MASK                  0xffc00000
#define BCHP_MCIF_INTR2_SCPU_CLEAR_reserved0_SHIFT                 22

/* MCIF_INTR2 :: SCPU_CLEAR :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_reserved1_MASK                  0x003ff800
#define BCHP_MCIF_INTR2_SCPU_CLEAR_reserved1_SHIFT                 11

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_ALL_DONE_MASK                0x00000400
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_ALL_DONE_SHIFT               10
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_ALL_DONE_DEFAULT             0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MEM_RDY_MASK                 0x00000200
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MEM_RDY_SHIFT                9
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MEM_RDY_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_HW_ER_MASK                 0x00000100
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_HW_ER_SHIFT                8
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_HW_ER_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_FIFO_OF_MASK                 0x00000080
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_FIFO_OF_SHIFT                7
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_FIFO_OF_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_FIFO_UF_MASK                 0x00000040
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_FIFO_UF_SHIFT                6
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_FIFO_UF_DEFAULT              0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_ER_MASK                    0x00000020
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_ER_SHIFT                   5
#define BCHP_MCIF_INTR2_SCPU_CLEAR_HOST_ER_DEFAULT                 0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_CARD_ER_MASK                    0x00000010
#define BCHP_MCIF_INTR2_SCPU_CLEAR_CARD_ER_SHIFT                   4
#define BCHP_MCIF_INTR2_SCPU_CLEAR_CARD_ER_DEFAULT                 0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_MWPKT_MASK                   0x00000008
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_MWPKT_SHIFT                  3
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_MWPKT_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MRPKT_MASK                   0x00000004
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MRPKT_SHIFT                  2
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_MRPKT_DEFAULT                0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_DONE_MASK                    0x00000002
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_DONE_SHIFT                   1
#define BCHP_MCIF_INTR2_SCPU_CLEAR_RX_DONE_DEFAULT                 0x00000000

/* MCIF_INTR2 :: SCPU_CLEAR :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_DONE_MASK                    0x00000001
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_DONE_SHIFT                   0
#define BCHP_MCIF_INTR2_SCPU_CLEAR_TX_DONE_DEFAULT                 0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_MASK_STATUS :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_reserved0_MASK            0xffc00000
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_reserved0_SHIFT           22

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_reserved1_MASK            0x003ff800
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_reserved1_SHIFT           11

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_ALL_DONE_MASK          0x00000400
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_ALL_DONE_SHIFT         10
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_ALL_DONE_DEFAULT       0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MEM_RDY_MASK           0x00000200
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MEM_RDY_SHIFT          9
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MEM_RDY_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_HW_ER_MASK           0x00000100
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_HW_ER_SHIFT          8
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_HW_ER_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_FIFO_OF_MASK           0x00000080
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_FIFO_OF_SHIFT          7
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_FIFO_OF_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_FIFO_UF_MASK           0x00000040
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_FIFO_UF_SHIFT          6
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_FIFO_UF_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_ER_MASK              0x00000020
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_ER_SHIFT             5
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_HOST_ER_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_CARD_ER_MASK              0x00000010
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_CARD_ER_SHIFT             4
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_CARD_ER_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_MWPKT_MASK             0x00000008
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_MWPKT_SHIFT            3
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_MWPKT_DEFAULT          0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MRPKT_MASK             0x00000004
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MRPKT_SHIFT            2
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_MRPKT_DEFAULT          0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_DONE_MASK              0x00000002
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_DONE_SHIFT             1
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_RX_DONE_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_STATUS :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_DONE_MASK              0x00000001
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_DONE_SHIFT             0
#define BCHP_MCIF_INTR2_SCPU_MASK_STATUS_TX_DONE_DEFAULT           0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_MASK_SET :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_reserved0_MASK               0xffc00000
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_reserved0_SHIFT              22

/* MCIF_INTR2 :: SCPU_MASK_SET :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_reserved1_MASK               0x003ff800
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_reserved1_SHIFT              11

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_ALL_DONE_MASK             0x00000400
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_ALL_DONE_SHIFT            10
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_ALL_DONE_DEFAULT          0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MEM_RDY_MASK              0x00000200
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MEM_RDY_SHIFT             9
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MEM_RDY_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_HW_ER_MASK              0x00000100
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_HW_ER_SHIFT             8
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_HW_ER_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_FIFO_OF_MASK              0x00000080
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_FIFO_OF_SHIFT             7
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_FIFO_OF_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_FIFO_UF_MASK              0x00000040
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_FIFO_UF_SHIFT             6
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_FIFO_UF_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_ER_MASK                 0x00000020
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_ER_SHIFT                5
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_HOST_ER_DEFAULT              0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_CARD_ER_MASK                 0x00000010
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_CARD_ER_SHIFT                4
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_CARD_ER_DEFAULT              0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_MWPKT_MASK                0x00000008
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_MWPKT_SHIFT               3
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_MWPKT_DEFAULT             0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MRPKT_MASK                0x00000004
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MRPKT_SHIFT               2
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_MRPKT_DEFAULT             0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_DONE_MASK                 0x00000002
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_DONE_SHIFT                1
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_RX_DONE_DEFAULT              0x00000001

/* MCIF_INTR2 :: SCPU_MASK_SET :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_DONE_MASK                 0x00000001
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_DONE_SHIFT                0
#define BCHP_MCIF_INTR2_SCPU_MASK_SET_TX_DONE_DEFAULT              0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: reserved0 [31:22] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_reserved0_MASK             0xffc00000
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_reserved0_SHIFT            22

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: reserved1 [21:11] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_reserved1_MASK             0x003ff800
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_reserved1_SHIFT            11

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_ALL_DONE [10:10] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_ALL_DONE_MASK           0x00000400
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_ALL_DONE_SHIFT          10
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_ALL_DONE_DEFAULT        0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_MEM_RDY [09:09] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MEM_RDY_MASK            0x00000200
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MEM_RDY_SHIFT           9
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MEM_RDY_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: HOST_HW_ER [08:08] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_HW_ER_MASK            0x00000100
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_HW_ER_SHIFT           8
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_HW_ER_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_FIFO_OF [07:07] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_FIFO_OF_MASK            0x00000080
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_FIFO_OF_SHIFT           7
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_FIFO_OF_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_FIFO_UF [06:06] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_FIFO_UF_MASK            0x00000040
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_FIFO_UF_SHIFT           6
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_FIFO_UF_DEFAULT         0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: HOST_ER [05:05] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_ER_MASK               0x00000020
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_ER_SHIFT              5
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_HOST_ER_DEFAULT            0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: CARD_ER [04:04] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_CARD_ER_MASK               0x00000010
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_CARD_ER_SHIFT              4
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_CARD_ER_DEFAULT            0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_MWPKT [03:03] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_MWPKT_MASK              0x00000008
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_MWPKT_SHIFT             3
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_MWPKT_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_MRPKT [02:02] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MRPKT_MASK              0x00000004
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MRPKT_SHIFT             2
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_MRPKT_DEFAULT           0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: RX_DONE [01:01] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_DONE_MASK               0x00000002
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_DONE_SHIFT              1
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_RX_DONE_DEFAULT            0x00000001

/* MCIF_INTR2 :: SCPU_MASK_CLEAR :: TX_DONE [00:00] */
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_DONE_MASK               0x00000001
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_DONE_SHIFT              0
#define BCHP_MCIF_INTR2_SCPU_MASK_CLEAR_TX_DONE_DEFAULT            0x00000001

#endif /* #ifndef BCHP_MCIF_INTR2_H__ */

/* End of File */
