#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar  7 23:08:54 2022
# Process ID: 9764
# Current directory: C:/Users/pewfo/Desktop/RL/completo/VGA/07-03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22440 C:\Users\pewfo\Desktop\RL\completo\VGA\07-03\oraLavoroSuQuesto.xpr
# Log file: C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/vivado.log
# Journal file: C:/Users/pewfo/Desktop/RL/completo/VGA/07-03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/Uni/Reti_Logiche/vivado/fourierCoreFixed/VGA/07-03' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 1011.445 ; gain = 0.000
update_compile_order -fileset sources_1
ereset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar  7 23:12:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar  7 23:29:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/synth_1/runme.log
[Mon Mar  7 23:29:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.844 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696910A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2351.914 ; gain = 1343.070
set_property PROGRAM.FILE {C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/impl_1/progettoRL.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/impl_1/progettoRL.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  8 00:20:38 2022] Launched synth_1...
Run output will be captured here: C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/synth_1/runme.log
[Tue Mar  8 00:20:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Mar  8 00:22:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/synth_1/runme.log
[Tue Mar  8 00:22:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2425.680 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696910A
set_property PROGRAM.FILE {C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/impl_1/progettoRL.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/pewfo/Desktop/RL/completo/VGA/07-03/oraLavoroSuQuesto.runs/impl_1/progettoRL.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  8 00:49:03 2022...
