//fetch
{
	//t0
	PC_enb
	MAR_we	
	//mar = pc
	//pc++
	#
	//t1
	Read
	MDR_we	
	//mdr = ram[mar]
	#
	//t2
	MDR_out
	IR_we	
	//ir = mdr
	#
}

//LOAD r0,32bit
{
	//posta = reg

	//mdr = ram[pc]

	//regfile[posta] = mdr

	//pc++
}