$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % f $end
  $scope module top $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % f $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
#10
1$
1%
#20
1#
0$
#30
1$
0%
#40
0#
0$
#50
1$
1%
#60
1#
0$
#70
1$
0%
