

================================================================
== Vivado HLS Report for 'd_max'
================================================================
* Date:           Mon Dec 10 15:19:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.499|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5021|  5021|  5021|  5021|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  5020|  5020|       502|          -|          -|    10|    no    |
        | + Loop 1.1      |   500|   500|        50|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |    48|    48|         3|          -|          -|    16|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (1.66ns)   --->   "br label %.loopexit" [../Desktop/quantTest/max.c:69]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %0 ], [ %k_3, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.44ns)   --->   "%exitcond2 = icmp eq i4 %k, -6" [../Desktop/quantTest/max.c:69]   --->   Operation 9 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.77ns)   --->   "%k_3 = add i4 %k, 1" [../Desktop/quantTest/max.c:69]   --->   Operation 11 'add' 'k_3' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader3.preheader" [../Desktop/quantTest/max.c:69]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %k, i7 0)" [../Desktop/quantTest/max.c:72]   --->   Operation 13 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl7 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %k, i5 0)" [../Desktop/quantTest/max.c:72]   --->   Operation 14 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i9 %p_shl7 to i11" [../Desktop/quantTest/max.c:72]   --->   Operation 15 'zext' 'p_shl7_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.12ns)   --->   "%tmp1 = add i11 %p_shl7_cast, %p_shl" [../Desktop/quantTest/max.c:72]   --->   Operation 16 'add' 'tmp1' <Predicate = (!exitcond2)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.66ns)   --->   "br label %.preheader3" [../Desktop/quantTest/max.c:70]   --->   Operation 17 'br' <Predicate = (!exitcond2)> <Delay = 1.66>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/max.c:81]   --->   Operation 18 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%b_k = phi i4 [ 0, %.preheader3.preheader ], [ %b_k_1, %.preheader3.loopexit ]"   --->   Operation 19 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i4 %b_k, -6" [../Desktop/quantTest/max.c:70]   --->   Operation 20 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 21 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.77ns)   --->   "%b_k_1 = add i4 %b_k, 1" [../Desktop/quantTest/max.c:70]   --->   Operation 22 'add' 'b_k_1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [../Desktop/quantTest/max.c:70]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %b_k, i4 0)" [../Desktop/quantTest/max.c:72]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.66ns)   --->   "br label %.preheader" [../Desktop/quantTest/max.c:71]   --->   Operation 25 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 26 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.49>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%c_k = phi i5 [ %c_k_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 27 'phi' 'c_k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%c_k_cast3 = zext i5 %c_k to i8" [../Desktop/quantTest/max.c:71]   --->   Operation 28 'zext' 'c_k_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.44ns)   --->   "%exitcond = icmp eq i5 %c_k, -16" [../Desktop/quantTest/max.c:71]   --->   Operation 29 'icmp' 'exitcond' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 30 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.86ns)   --->   "%c_k_1 = add i5 %c_k, 1" [../Desktop/quantTest/max.c:71]   --->   Operation 31 'add' 'c_k_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %1" [../Desktop/quantTest/max.c:71]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.11ns)   --->   "%tmp2 = add i8 %tmp_s, %c_k_cast3" [../Desktop/quantTest/max.c:72]   --->   Operation 33 'add' 'tmp2' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2 to i11" [../Desktop/quantTest/max.c:72]   --->   Operation 34 'zext' 'tmp2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.12ns)   --->   "%tmp_72 = add i11 %tmp2_cast, %tmp1" [../Desktop/quantTest/max.c:72]   --->   Operation 35 'add' 'tmp_72' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_73 = zext i11 %tmp_72 to i64" [../Desktop/quantTest/max.c:72]   --->   Operation 36 'zext' 'tmp_73' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%b_y0_addr = getelementptr [1600 x i16]* %b_y0, i64 0, i64 %tmp_73" [../Desktop/quantTest/max.c:72]   --->   Operation 37 'getelementptr' 'b_y0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%b_y0_load = load i16* %b_y0_addr, align 2" [../Desktop/quantTest/max.c:72]   --->   Operation 38 'load' 'b_y0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 39 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 40 [1/2] (3.25ns)   --->   "%b_y0_load = load i16* %b_y0_addr, align 2" [../Desktop/quantTest/max.c:72]   --->   Operation 40 'load' 'b_y0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>

State 6 <SV = 5> <Delay = 6.93>
ST_6 : Operation 41 [1/1] (2.38ns)   --->   "%tmp_74 = icmp sgt i16 %b_y0_load, 0" [../Desktop/quantTest/max.c:72]   --->   Operation 41 'icmp' 'tmp_74' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%maxval_addr = getelementptr [1600 x i16]* %maxval, i64 0, i64 %tmp_73" [../Desktop/quantTest/max.c:73]   --->   Operation 42 'getelementptr' 'maxval_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.29ns)   --->   "%b_y0_load_s = select i1 %tmp_74, i16 %b_y0_load, i16 0" [../Desktop/quantTest/max.c:72]   --->   Operation 43 'select' 'b_y0_load_s' <Predicate = true> <Delay = 1.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (3.25ns)   --->   "store i16 %b_y0_load_s, i16* %maxval_addr, align 2" [../Desktop/quantTest/max.c:73]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/quantTest/max.c:71]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_y0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ maxval]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7  (br               ) [ 0111111]
k           (phi              ) [ 0010000]
exitcond2   (icmp             ) [ 0011111]
empty       (speclooptripcount) [ 0000000]
k_3         (add              ) [ 0111111]
StgValue_12 (br               ) [ 0000000]
p_shl       (bitconcatenate   ) [ 0000000]
p_shl7      (bitconcatenate   ) [ 0000000]
p_shl7_cast (zext             ) [ 0000000]
tmp1        (add              ) [ 0001111]
StgValue_17 (br               ) [ 0011111]
StgValue_18 (ret              ) [ 0000000]
b_k         (phi              ) [ 0001000]
exitcond1   (icmp             ) [ 0011111]
empty_40    (speclooptripcount) [ 0000000]
b_k_1       (add              ) [ 0011111]
StgValue_23 (br               ) [ 0000000]
tmp_s       (bitconcatenate   ) [ 0000111]
StgValue_25 (br               ) [ 0011111]
StgValue_26 (br               ) [ 0111111]
c_k         (phi              ) [ 0000100]
c_k_cast3   (zext             ) [ 0000000]
exitcond    (icmp             ) [ 0011111]
empty_41    (speclooptripcount) [ 0000000]
c_k_1       (add              ) [ 0011111]
StgValue_32 (br               ) [ 0000000]
tmp2        (add              ) [ 0000000]
tmp2_cast   (zext             ) [ 0000000]
tmp_72      (add              ) [ 0000000]
tmp_73      (zext             ) [ 0000011]
b_y0_addr   (getelementptr    ) [ 0000010]
StgValue_39 (br               ) [ 0011111]
b_y0_load   (load             ) [ 0000001]
tmp_74      (icmp             ) [ 0000000]
maxval_addr (getelementptr    ) [ 0000000]
b_y0_load_s (select           ) [ 0000000]
StgValue_44 (store            ) [ 0000000]
StgValue_45 (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_y0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_y0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="maxval">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxval"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="b_y0_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="11" slack="0"/>
<pin id="38" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_y0_addr/4 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="11" slack="0"/>
<pin id="43" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_y0_load/4 "/>
</bind>
</comp>

<comp id="47" class="1004" name="maxval_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="16" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="11" slack="2"/>
<pin id="51" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="maxval_addr/6 "/>
</bind>
</comp>

<comp id="54" class="1004" name="StgValue_44_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="11" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/6 "/>
</bind>
</comp>

<comp id="60" class="1005" name="k_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="1"/>
<pin id="62" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="k_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="b_k_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="1"/>
<pin id="73" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_k (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="b_k_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_k/3 "/>
</bind>
</comp>

<comp id="82" class="1005" name="c_k_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="1"/>
<pin id="84" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_k (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="c_k_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_k/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="exitcond2_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="4" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="k_3_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="p_shl_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_shl7_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_shl7_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="11" slack="0"/>
<pin id="128" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="exitcond1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="b_k_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_k_1/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="c_k_cast3_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_k_cast3/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="exitcond_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="5" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="c_k_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_k_1/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp2_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_72_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="2"/>
<pin id="179" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_72/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_73_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_74_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_74/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="b_y0_load_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="1"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_y0_load_s/6 "/>
</bind>
</comp>

<comp id="202" class="1005" name="k_3_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="2"/>
<pin id="209" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="b_k_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="b_k_1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_s_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="228" class="1005" name="c_k_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c_k_1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_73_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="2"/>
<pin id="235" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="238" class="1005" name="b_y0_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="1"/>
<pin id="240" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="b_y0_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="b_y0_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="1"/>
<pin id="245" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_y0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="30" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="64" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="64" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="64" pin="4"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="64" pin="4"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="105" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="75" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="75" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="75" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="86" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="86" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="86" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="151" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="54" pin=1"/></net>

<net id="205"><net_src comp="99" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="210"><net_src comp="125" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="218"><net_src comp="137" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="223"><net_src comp="143" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="231"><net_src comp="161" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="236"><net_src comp="181" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="241"><net_src comp="34" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="246"><net_src comp="41" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="191" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: maxval | {6 }
 - Input state : 
	Port: d_max : b_y0 | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		k_3 : 1
		StgValue_12 : 2
		p_shl : 1
		p_shl7 : 1
		p_shl7_cast : 2
		tmp1 : 3
	State 3
		exitcond1 : 1
		b_k_1 : 1
		StgValue_23 : 2
		tmp_s : 1
	State 4
		c_k_cast3 : 1
		exitcond : 1
		c_k_1 : 1
		StgValue_32 : 2
		tmp2 : 2
		tmp2_cast : 3
		tmp_72 : 4
		tmp_73 : 5
		b_y0_addr : 6
		b_y0_load : 7
	State 5
	State 6
		b_y0_load_s : 1
		StgValue_44 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      k_3_fu_99     |    0    |    13   |
|          |     tmp1_fu_125    |    0    |    18   |
|    add   |    b_k_1_fu_137    |    0    |    13   |
|          |    c_k_1_fu_161    |    0    |    15   |
|          |     tmp2_fu_167    |    0    |    15   |
|          |    tmp_72_fu_176   |    0    |    18   |
|----------|--------------------|---------|---------|
|          |   exitcond2_fu_93  |    0    |    9    |
|   icmp   |  exitcond1_fu_131  |    0    |    9    |
|          |   exitcond_fu_155  |    0    |    11   |
|          |    tmp_74_fu_186   |    0    |    13   |
|----------|--------------------|---------|---------|
|  select  | b_y0_load_s_fu_191 |    0    |    16   |
|----------|--------------------|---------|---------|
|          |    p_shl_fu_105    |    0    |    0    |
|bitconcatenate|    p_shl7_fu_113   |    0    |    0    |
|          |    tmp_s_fu_143    |    0    |    0    |
|----------|--------------------|---------|---------|
|          | p_shl7_cast_fu_121 |    0    |    0    |
|   zext   |  c_k_cast3_fu_151  |    0    |    0    |
|          |  tmp2_cast_fu_172  |    0    |    0    |
|          |    tmp_73_fu_181   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   150   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  b_k_1_reg_215  |    4   |
|    b_k_reg_71   |    4   |
|b_y0_addr_reg_238|   11   |
|b_y0_load_reg_243|   16   |
|  c_k_1_reg_228  |    5   |
|    c_k_reg_82   |    5   |
|   k_3_reg_202   |    4   |
|     k_reg_60    |    4   |
|   tmp1_reg_207  |   11   |
|  tmp_73_reg_233 |   64   |
|  tmp_s_reg_220  |    8   |
+-----------------+--------+
|      Total      |   136  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.664  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   150  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   136  |   159  |
+-----------+--------+--------+--------+
