Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Apr 17 14:09:50 2019
| Host         : INDIUM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |            9 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |               9 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               5 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  U1/seg[5][1]  |                | U1/AS[1]         |                1 |              1 |
|  U1/seg[5][0]  |                | U1/AS[0]         |                1 |              3 |
|  clk_IBUF_BUFG |                | sw1_IBUF         |                1 |              3 |
|  U4/W_reg[4]   | U1/W_reg[4][0] | U1/w2            |                1 |              5 |
|  U1/E[0]       |                | U1/AR[0]         |                3 |              5 |
|  clk_IBUF_BUFG |                | U1/w2            |                7 |             26 |
|  clk_IBUF_BUFG |                |                  |                9 |             30 |
+----------------+----------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     2 |
| 5      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


