#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 20 18:01:41 2023
# Process ID: 3067629
# Current directory: /home/maniek/Vivado/audio-effect-box/audio-effect-box.runs/audio_processing_axis_audio_tremolo_0_0_synth_1
# Command line: vivado -log audio_processing_axis_audio_tremolo_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_processing_axis_audio_tremolo_0_0.tcl
# Log file: /home/maniek/Vivado/audio-effect-box/audio-effect-box.runs/audio_processing_axis_audio_tremolo_0_0_synth_1/audio_processing_axis_audio_tremolo_0_0.vds
# Journal file: /home/maniek/Vivado/audio-effect-box/audio-effect-box.runs/audio_processing_axis_audio_tremolo_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/maniek/.Xilinx/Vivado/Vivado_init.tcl'
source audio_processing_axis_audio_tremolo_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/maniek/Vivado/ip_repo/spi_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/maniek/git/audio-processing/pl/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/maniek/Vivado/ip_repo/ssd1306_driver_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/HGST/Programy/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top audio_processing_axis_audio_tremolo_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3067820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1825.211 ; gain = 92.867 ; free physical = 873 ; free virtual = 17236
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'audio_processing_axis_audio_tremolo_0_0' [/home/maniek/Vivado/audio-effect-box/audio-effect-box.srcs/sources_1/bd/audio_processing/ip/audio_processing_axis_audio_tremolo_0_0/synth/audio_processing_axis_audio_tremolo_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axis_audio_tremolo' [/home/maniek/Vivado/audio-effect-box/audio-effect-box.srcs/sources_1/imports/rtl/tremolo.vhdl:28]
	Parameter CLOCK_DIVIDER bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_audio_tremolo' (1#1) [/home/maniek/Vivado/audio-effect-box/audio-effect-box.srcs/sources_1/imports/rtl/tremolo.vhdl:28]
INFO: [Synth 8-6155] done synthesizing module 'audio_processing_axis_audio_tremolo_0_0' (2#1) [/home/maniek/Vivado/audio-effect-box/audio-effect-box.srcs/sources_1/bd/audio_processing/ip/audio_processing_axis_audio_tremolo_0_0/synth/audio_processing_axis_audio_tremolo_0_0.v:58]
WARNING: [Synth 8-3331] design axis_audio_tremolo has unconnected port s_axis_tdata[7]
WARNING: [Synth 8-3331] design axis_audio_tremolo has unconnected port s_axis_tdata[6]
WARNING: [Synth 8-3331] design axis_audio_tremolo has unconnected port s_axis_tdata[5]
WARNING: [Synth 8-3331] design axis_audio_tremolo has unconnected port s_axis_tdata[4]
WARNING: [Synth 8-3331] design axis_audio_tremolo has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design axis_audio_tremolo has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design axis_audio_tremolo has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design axis_audio_tremolo has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design axis_audio_tremolo has unconnected port s_axis_tlast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1869.961 ; gain = 137.617 ; free physical = 755 ; free virtual = 17119
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1869.961 ; gain = 137.617 ; free physical = 745 ; free virtual = 17110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1869.961 ; gain = 137.617 ; free physical = 745 ; free virtual = 17110
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.996 ; gain = 0.000 ; free physical = 524 ; free virtual = 16387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.996 ; gain = 0.000 ; free physical = 524 ; free virtual = 16387
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2227.996 ; gain = 2.000 ; free physical = 531 ; free virtual = 16395
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 656 ; free virtual = 16533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 659 ; free virtual = 16534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 660 ; free virtual = 16535
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "div_register" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "count_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_up" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 640 ; free virtual = 16517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_audio_tremolo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/count_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inst/div_register" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/div_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP inst/out_data_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP inst/out_data_reg.
DSP Report: register A is absorbed into DSP inst/out_data_reg.
DSP Report: register inst/out_data_reg is absorbed into DSP inst/out_data_reg.
DSP Report: operator inst/out_data0 is absorbed into DSP inst/out_data_reg.
INFO: [Synth 8-3917] design audio_processing_axis_audio_tremolo_0_0 has port m_axis_tlast driven by constant 1
WARNING: [Synth 8-3331] design audio_processing_axis_audio_tremolo_0_0 has unconnected port s_axis_tdata[7]
WARNING: [Synth 8-3331] design audio_processing_axis_audio_tremolo_0_0 has unconnected port s_axis_tdata[6]
WARNING: [Synth 8-3331] design audio_processing_axis_audio_tremolo_0_0 has unconnected port s_axis_tdata[5]
WARNING: [Synth 8-3331] design audio_processing_axis_audio_tremolo_0_0 has unconnected port s_axis_tdata[4]
WARNING: [Synth 8-3331] design audio_processing_axis_audio_tremolo_0_0 has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design audio_processing_axis_audio_tremolo_0_0 has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design audio_processing_axis_audio_tremolo_0_0 has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design audio_processing_axis_audio_tremolo_0_0 has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design audio_processing_axis_audio_tremolo_0_0 has unconnected port s_axis_tlast
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[0]' (FDRE) to 'inst/m_axis_tdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[1]' (FDRE) to 'inst/m_axis_tdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[2]' (FDRE) to 'inst/m_axis_tdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[3]' (FDRE) to 'inst/m_axis_tdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[4]' (FDRE) to 'inst/m_axis_tdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[5]' (FDRE) to 'inst/m_axis_tdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[6]' (FDRE) to 'inst/m_axis_tdata_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/m_axis_tdata_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 635 ; free virtual = 16525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                             | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|audio_processing_axis_audio_tremolo_0_0 | (A2*B2)'    | 18     | 6      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+----------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 663 ; free virtual = 16250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 663 ; free virtual = 16250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 656 ; free virtual = 16243
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 746 ; free virtual = 16359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 745 ; free virtual = 16358
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 742 ; free virtual = 16355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 742 ; free virtual = 16355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 741 ; free virtual = 16354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 740 ; free virtual = 16353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     8|
|2     |DSP48E1_1 |     1|
|3     |LUT1      |     4|
|4     |LUT2      |     2|
|5     |LUT3      |    27|
|6     |LUT4      |     5|
|7     |LUT5      |    35|
|8     |LUT6      |     5|
|9     |FDRE      |    89|
|10    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   177|
|2     |  inst   |axis_audio_tremolo |   177|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 740 ; free virtual = 16353
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2227.996 ; gain = 137.617 ; free physical = 1508 ; free virtual = 17119
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2227.996 ; gain = 495.652 ; free physical = 1523 ; free virtual = 17134
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.012 ; gain = 0.000 ; free physical = 1429 ; free virtual = 17042
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2247.012 ; gain = 528.254 ; free physical = 1475 ; free virtual = 17087
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.012 ; gain = 0.000 ; free physical = 1475 ; free virtual = 17087
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/maniek/Vivado/audio-effect-box/audio-effect-box.runs/audio_processing_axis_audio_tremolo_0_0_synth_1/audio_processing_axis_audio_tremolo_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.023 ; gain = 0.000 ; free physical = 1480 ; free virtual = 17092
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/maniek/Vivado/audio-effect-box/audio-effect-box.runs/audio_processing_axis_audio_tremolo_0_0_synth_1/audio_processing_axis_audio_tremolo_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audio_processing_axis_audio_tremolo_0_0_utilization_synth.rpt -pb audio_processing_axis_audio_tremolo_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 18:02:15 2023...
