// Seed: 3663240774
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2,
    input  logic id_3
);
  assign id_0 = 1'b0;
endmodule
