<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v2_v9958\impl\gwsynthesis\tn_vdp_v9958.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v2_v9958\src\v9958.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v2_v9958\src\v9958.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jun 02 22:42:19 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17675</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5416</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>27</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_108</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>clk </td>
<td>clk</td>
<td>clk_108_w </td>
</tr>
<tr>
<td>clk_3</td>
<td>Generated</td>
<td>277.777</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td>clk_108_w </td>
<td>clk_108</td>
<td>clk_3_w </td>
</tr>
<tr>
<td>clk_126</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk </td>
<td>clk</td>
<td>clk_126_w </td>
</tr>
<tr>
<td>clk_25</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>clk_126_w </td>
<td>clk_126</td>
<td>clk_25_w </td>
</tr>
<tr>
<td>clk_audio</td>
<td>Generated</td>
<td>22658.709</td>
<td>0.044
<td>0.000</td>
<td>11329.354</td>
<td>clk_25_w </td>
<td>clk_25</td>
<td>clk_audio_w </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_108</td>
<td>108.000(MHz)</td>
<td>198.263(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_3</td>
<td>3.600(MHz)</td>
<td>447.742(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_126</td>
<td>126.000(MHz)</td>
<td style="color: #FF0000;" class = "error">116.714(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_25</td>
<td>25.200(MHz)</td>
<td>42.557(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_audio</td>
<td>0.044(MHz)</td>
<td>253.340(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_108</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_108</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_126</td>
<td>Setup</td>
<td>-1.020</td>
<td>3</td>
</tr>
<tr>
<td>clk_126</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.798</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_4_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>14.663</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.685</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_8_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>14.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.964</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_2_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>13.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.964</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_3_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>13.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.877</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_MOSI_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>13.386</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.486</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_SCK_enable_s4/D</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>12.994</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.485</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_6_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>13.350</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.481</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_9_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>13.347</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.864</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DV_s1/CE</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>12.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.483</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_7_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>12.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.650</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_DATA_5_s0/CE</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>11.515</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.652</td>
<td>pwr_on_r_s0/Q</td>
<td>SPI_MCP3202/r_STATE_0_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>-0.002</td>
<td>10.160</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.455</td>
<td>cswn_108_r_s0/Q</td>
<td>io_state_r_s5/D</td>
<td>clk_108:[R]</td>
<td>clk_25:[R]</td>
<td>1.323</td>
<td>0.002</td>
<td>3.346</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.485</td>
<td>cswn_108_r_s0/Q</td>
<td>CpuWrt_s0/D</td>
<td>clk_108:[R]</td>
<td>clk_25:[R]</td>
<td>1.323</td>
<td>0.002</td>
<td>2.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.088</td>
<td>csrn_108_r_s0/Q</td>
<td>CpuReq_s0/D</td>
<td>clk_108:[R]</td>
<td>clk_25:[R]</td>
<td>1.323</td>
<td>0.002</td>
<td>1.979</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.005</td>
<td>csrn_108_r_s0/Q</td>
<td>cs_latch_1_s0/D</td>
<td>clk_108:[R]</td>
<td>clk_25:[R]</td>
<td>1.323</td>
<td>0.002</td>
<td>1.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.001</td>
<td>cswn_108_r_s0/Q</td>
<td>cs_latch_0_s0/D</td>
<td>clk_108:[R]</td>
<td>clk_25:[R]</td>
<td>1.323</td>
<td>0.002</td>
<td>1.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.631</td>
<td>SPI_MCP3202/sample_counter_4_s0/Q</td>
<td>SPI_MCP3202/sample_counter_0_s1/D</td>
<td>clk_126:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>8.168</td>
</tr>
<tr>
<td>19</td>
<td>0.079</td>
<td>SPI_MCP3202/sample_counter_4_s0/Q</td>
<td>SPI_MCP3202/sample_counter_1_s0/RESET</td>
<td>clk_126:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>7.815</td>
</tr>
<tr>
<td>20</td>
<td>0.079</td>
<td>SPI_MCP3202/sample_counter_4_s0/Q</td>
<td>SPI_MCP3202/sample_counter_10_s0/RESET</td>
<td>clk_126:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>7.815</td>
</tr>
<tr>
<td>21</td>
<td>0.123</td>
<td>SPI_MCP3202/sample_counter_4_s0/Q</td>
<td>SPI_MCP3202/sample_counter_9_s0/RESET</td>
<td>clk_126:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>7.770</td>
</tr>
<tr>
<td>22</td>
<td>0.146</td>
<td>SPI_MCP3202/sample_counter_4_s0/Q</td>
<td>SPI_MCP3202/sample_counter_11_s0/RESET</td>
<td>clk_126:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>7.747</td>
</tr>
<tr>
<td>23</td>
<td>0.146</td>
<td>SPI_MCP3202/sample_counter_4_s0/Q</td>
<td>SPI_MCP3202/sample_counter_3_s0/RESET</td>
<td>clk_126:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>7.747</td>
</tr>
<tr>
<td>24</td>
<td>0.146</td>
<td>SPI_MCP3202/sample_counter_4_s0/Q</td>
<td>SPI_MCP3202/sample_counter_4_s0/RESET</td>
<td>clk_126:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>7.747</td>
</tr>
<tr>
<td>25</td>
<td>0.146</td>
<td>SPI_MCP3202/sample_counter_4_s0/Q</td>
<td>SPI_MCP3202/sample_counter_5_s0/RESET</td>
<td>clk_126:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.000</td>
<td>7.747</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.286</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.286</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.405</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[6]</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[2]</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[3]</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.550</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[2]</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>8</td>
<td>0.583</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/DI[0]</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s2/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s2/D</td>
<td>clk_audio:[R]</td>
<td>clk_audio:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
<td>clk_audio:[R]</td>
<td>clk_audio:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>SPI_MCP3202/r_SCK_enable_s4/Q</td>
<td>SPI_MCP3202/r_SCK_enable_s4/D</td>
<td>clk_126:[R]</td>
<td>clk_126:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>SPI_MCP3202/SCK_counter_0_s0/Q</td>
<td>SPI_MCP3202/SCK_counter_0_s0/D</td>
<td>clk_126:[R]</td>
<td>clk_126:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>hdmi/cy_2_s0/Q</td>
<td>hdmi/cy_2_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_v9958/U_VDP_COMMAND/STATE_9_s1/Q</td>
<td>u_v9958/U_VDP_COMMAND/STATE_9_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_v9958/U_VDP_REGISTER/SPVDPS5RESETREQ_s1/Q</td>
<td>u_v9958/U_VDP_REGISTER/SPVDPS5RESETREQ_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_v9958/U_VDP_REGISTER/VDPR17REGNUM_4_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/VDPR17REGNUM_4_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_2_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/Q</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_6_s1/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_6_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_v9958/U_VDP_TEXT12/DOTCOUNTER24_4_s0/Q</td>
<td>u_v9958/U_VDP_TEXT12/DOTCOUNTER24_4_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_PERIOD_CNT_3_s0/Q</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_PERIOD_CNT_3_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_v9958/U_SSG/FF_EIGHTDOTSTATE_2_s0/Q</td>
<td>u_v9958/U_SSG/FF_EIGHTDOTSTATE_2_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_v9958/VDPVRAMREADINGA_s2/Q</td>
<td>u_v9958/VDPVRAMREADINGA_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clk_audio:[R]</td>
<td>clk_audio:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.650</td>
<td>pwr_on_r_s0/Q</td>
<td>csr_sync_r_1_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>1.323</td>
<td>-0.002</td>
<td>4.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.650</td>
<td>pwr_on_r_s0/Q</td>
<td>cswn_108_r_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>1.323</td>
<td>-0.002</td>
<td>4.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.650</td>
<td>pwr_on_r_s0/Q</td>
<td>csw_sync_r_0_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>1.323</td>
<td>-0.002</td>
<td>4.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.650</td>
<td>pwr_on_r_s0/Q</td>
<td>csw_sync_r_1_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>1.323</td>
<td>-0.002</td>
<td>4.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.650</td>
<td>pwr_on_r_s0/Q</td>
<td>csrn_108_r_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>1.323</td>
<td>-0.002</td>
<td>4.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.650</td>
<td>pwr_on_r_s0/Q</td>
<td>csr_sync_r_0_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>1.323</td>
<td>-0.002</td>
<td>4.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.129</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[F]</td>
<td>3.968</td>
<td>0.121</td>
<td>4.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.129</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[F]</td>
<td>3.968</td>
<td>0.121</td>
<td>4.902</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.129</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[F]</td>
<td>3.968</td>
<td>0.121</td>
<td>4.902</td>
</tr>
<tr>
<td>10</td>
<td>2.833</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.127</td>
<td>4.902</td>
</tr>
<tr>
<td>11</td>
<td>2.833</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.127</td>
<td>4.902</td>
</tr>
<tr>
<td>12</td>
<td>2.833</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>7.937</td>
<td>0.127</td>
<td>4.902</td>
</tr>
<tr>
<td>13</td>
<td>34.736</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>14</td>
<td>34.736</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>15</td>
<td>34.736</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>16</td>
<td>34.738</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>17</td>
<td>34.738</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>18</td>
<td>34.738</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>19</td>
<td>34.738</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>20</td>
<td>34.738</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>21</td>
<td>34.738</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>22</td>
<td>34.738</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>23</td>
<td>34.738</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>24</td>
<td>34.738</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
<tr>
<td>25</td>
<td>34.738</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>4.902</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.230</td>
<td>pwr_on_r_s0/Q</td>
<td>csr_sync_r_1_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>3.277</td>
</tr>
<tr>
<td>2</td>
<td>3.230</td>
<td>pwr_on_r_s0/Q</td>
<td>cswn_108_r_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>3.277</td>
</tr>
<tr>
<td>3</td>
<td>3.230</td>
<td>pwr_on_r_s0/Q</td>
<td>csw_sync_r_0_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>3.277</td>
</tr>
<tr>
<td>4</td>
<td>3.230</td>
<td>pwr_on_r_s0/Q</td>
<td>csw_sync_r_1_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>3.277</td>
</tr>
<tr>
<td>5</td>
<td>3.230</td>
<td>pwr_on_r_s0/Q</td>
<td>csrn_108_r_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>3.277</td>
</tr>
<tr>
<td>6</td>
<td>3.230</td>
<td>pwr_on_r_s0/Q</td>
<td>csr_sync_r_0_s0/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_108:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>3.277</td>
</tr>
<tr>
<td>7</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>8</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>9</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>10</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>11</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>12</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>13</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>14</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>15</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>16</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>17</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>18</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>19</td>
<td>3.262</td>
<td>pwr_on_r_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.277</td>
</tr>
<tr>
<td>20</td>
<td>3.330</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>0.000</td>
<td>0.098</td>
<td>3.277</td>
</tr>
<tr>
<td>21</td>
<td>3.330</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>0.000</td>
<td>0.098</td>
<td>3.277</td>
</tr>
<tr>
<td>22</td>
<td>3.330</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[R]</td>
<td>0.000</td>
<td>0.098</td>
<td>3.277</td>
</tr>
<tr>
<td>23</td>
<td>7.292</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[F]</td>
<td>-3.968</td>
<td>0.093</td>
<td>3.277</td>
</tr>
<tr>
<td>24</td>
<td>7.292</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[F]</td>
<td>-3.968</td>
<td>0.093</td>
<td>3.277</td>
</tr>
<tr>
<td>25</td>
<td>7.292</td>
<td>pwr_on_r_s0/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>clk_126:[F]</td>
<td>-3.968</td>
<td>0.093</td>
<td>3.277</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_126</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_126</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_126</td>
<td>SPI_MCP3202/sample_counter_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_126</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_126</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
<tr>
<td>6</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_126</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td>7</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_126</td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
<tr>
<td>8</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_126</td>
<td>SPI_MCP3202/r_SCK_enable_s4</td>
</tr>
<tr>
<td>9</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_126</td>
<td>SPI_MCP3202/r_CS_s12</td>
</tr>
<tr>
<td>10</td>
<td>2.640</td>
<td>3.890</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_126</td>
<td>SPI_MCP3202/sample_counter_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.308</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>SPI_MCP3202/n296_s6/I3</td>
</tr>
<tr>
<td>10.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s6/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>SPI_MCP3202/n297_s8/I1</td>
</tr>
<tr>
<td>12.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n297_s8/F</td>
</tr>
<tr>
<td>12.343</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][B]</td>
<td>SPI_MCP3202/n297_s5/I3</td>
</tr>
<tr>
<td>13.369</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n297_s5/F</td>
</tr>
<tr>
<td>14.905</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>SPI_MCP3202/r_DATA_4_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
<tr>
<td>8.107</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>SPI_MCP3202/r_DATA_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.850, 26.256%; route: 10.355, 70.618%; tC2Q: 0.458, 3.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.308</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>SPI_MCP3202/n296_s6/I3</td>
</tr>
<tr>
<td>10.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s6/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>SPI_MCP3202/n292_s7/I2</td>
</tr>
<tr>
<td>12.029</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s7/F</td>
</tr>
<tr>
<td>12.454</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>SPI_MCP3202/n293_s5/I2</td>
</tr>
<tr>
<td>13.256</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n293_s5/F</td>
</tr>
<tr>
<td>14.792</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>SPI_MCP3202/r_DATA_8_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_8_s0</td>
</tr>
<tr>
<td>8.107</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>SPI_MCP3202/r_DATA_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.329, 22.879%; route: 10.763, 73.971%; tC2Q: 0.458, 3.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.308</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>SPI_MCP3202/n296_s6/I3</td>
</tr>
<tr>
<td>10.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s6/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>SPI_MCP3202/n297_s8/I1</td>
</tr>
<tr>
<td>12.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n297_s8/F</td>
</tr>
<tr>
<td>12.674</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][B]</td>
<td>SPI_MCP3202/n299_s6/I3</td>
</tr>
<tr>
<td>13.735</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n299_s6/F</td>
</tr>
<tr>
<td>14.071</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>SPI_MCP3202/r_DATA_2_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_2_s0</td>
</tr>
<tr>
<td>8.107</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>SPI_MCP3202/r_DATA_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.885, 28.093%; route: 9.486, 68.593%; tC2Q: 0.458, 3.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.308</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>SPI_MCP3202/n296_s6/I3</td>
</tr>
<tr>
<td>10.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s6/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>SPI_MCP3202/n297_s8/I1</td>
</tr>
<tr>
<td>12.326</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n297_s8/F</td>
</tr>
<tr>
<td>12.674</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td>SPI_MCP3202/n298_s5/I2</td>
</tr>
<tr>
<td>13.735</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C30[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n298_s5/F</td>
</tr>
<tr>
<td>14.071</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][A]</td>
<td>SPI_MCP3202/r_DATA_3_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_3_s0</td>
</tr>
<tr>
<td>8.107</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[2][A]</td>
<td>SPI_MCP3202/r_DATA_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.885, 28.093%; route: 9.486, 68.593%; tC2Q: 0.458, 3.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.308</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>SPI_MCP3202/n302_s8/I3</td>
</tr>
<tr>
<td>10.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n302_s8/F</td>
</tr>
<tr>
<td>10.902</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>SPI_MCP3202/n257_s7/I3</td>
</tr>
<tr>
<td>12.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s7/F</td>
</tr>
<tr>
<td>12.806</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>SPI_MCP3202/n257_s6/I0</td>
</tr>
<tr>
<td>13.628</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n257_s6/F</td>
</tr>
<tr>
<td>13.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_MOSI_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>SPI_MCP3202/r_MOSI_s1/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
<tr>
<td>7.750</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>SPI_MCP3202/r_MOSI_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 27.238%; route: 9.281, 69.337%; tC2Q: 0.458, 3.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_SCK_enable_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.788</td>
<td>4.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td>SPI_MCP3202/n256_s9/I3</td>
</tr>
<tr>
<td>10.887</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n256_s9/F</td>
</tr>
<tr>
<td>11.377</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>SPI_MCP3202/n256_s14/I0</td>
</tr>
<tr>
<td>12.409</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n256_s14/F</td>
</tr>
<tr>
<td>12.414</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>SPI_MCP3202/n256_s15/I0</td>
</tr>
<tr>
<td>13.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n256_s15/F</td>
</tr>
<tr>
<td>13.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_SCK_enable_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>SPI_MCP3202/r_SCK_enable_s4/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_SCK_enable_s4</td>
</tr>
<tr>
<td>7.750</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>SPI_MCP3202/r_SCK_enable_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 27.543%; route: 8.957, 68.930%; tC2Q: 0.458, 3.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.308</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>SPI_MCP3202/n296_s6/I3</td>
</tr>
<tr>
<td>10.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s6/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>SPI_MCP3202/n292_s7/I2</td>
</tr>
<tr>
<td>12.029</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s7/F</td>
</tr>
<tr>
<td>12.454</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][B]</td>
<td>SPI_MCP3202/n295_s5/I2</td>
</tr>
<tr>
<td>13.256</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s5/F</td>
</tr>
<tr>
<td>13.592</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>SPI_MCP3202/r_DATA_6_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_6_s0</td>
</tr>
<tr>
<td>8.107</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>SPI_MCP3202/r_DATA_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.329, 24.935%; route: 9.563, 71.632%; tC2Q: 0.458, 3.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.308</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>SPI_MCP3202/n296_s6/I3</td>
</tr>
<tr>
<td>10.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s6/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>SPI_MCP3202/n292_s7/I2</td>
</tr>
<tr>
<td>12.029</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s7/F</td>
</tr>
<tr>
<td>12.450</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td>SPI_MCP3202/n292_s5/I2</td>
</tr>
<tr>
<td>13.252</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C31[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n292_s5/F</td>
</tr>
<tr>
<td>13.589</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>SPI_MCP3202/r_DATA_9_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_9_s0</td>
</tr>
<tr>
<td>8.107</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>SPI_MCP3202/r_DATA_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.329, 24.943%; route: 9.559, 71.623%; tC2Q: 0.458, 3.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.308</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>SPI_MCP3202/n302_s8/I3</td>
</tr>
<tr>
<td>10.369</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n302_s8/F</td>
</tr>
<tr>
<td>10.789</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][B]</td>
<td>SPI_MCP3202/n302_s6/I2</td>
</tr>
<tr>
<td>11.850</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n302_s6/F</td>
</tr>
<tr>
<td>12.971</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DV_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>SPI_MCP3202/r_DV_s1/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
<tr>
<td>8.107</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.748, 21.588%; route: 9.523, 74.811%; tC2Q: 0.458, 3.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.308</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>SPI_MCP3202/n296_s6/I3</td>
</tr>
<tr>
<td>10.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s6/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td>SPI_MCP3202/n294_s7/I2</td>
</tr>
<tr>
<td>12.253</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C30[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n294_s7/F</td>
</tr>
<tr>
<td>12.590</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>SPI_MCP3202/r_DATA_7_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
<tr>
<td>8.107</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>SPI_MCP3202/r_DATA_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.751, 22.279%; route: 9.138, 74.009%; tC2Q: 0.458, 3.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.308</td>
<td>3.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>SPI_MCP3202/n296_s6/I3</td>
</tr>
<tr>
<td>10.407</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s6/F</td>
</tr>
<tr>
<td>10.429</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>SPI_MCP3202/n296_s5/I0</td>
</tr>
<tr>
<td>11.054</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n296_s5/F</td>
</tr>
<tr>
<td>11.757</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_DATA_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>SPI_MCP3202/r_DATA_5_s0/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
<tr>
<td>8.107</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>SPI_MCP3202/r_DATA_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.350, 20.407%; route: 8.707, 75.612%; tC2Q: 0.458, 3.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>5.099</td>
<td>4.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>5.725</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>9.303</td>
<td>3.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>SPI_MCP3202/n304_s6/I3</td>
</tr>
<tr>
<td>10.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n304_s6/F</td>
</tr>
<tr>
<td>10.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_STATE_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
<tr>
<td>8.150</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
<tr>
<td>7.750</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 16.978%; route: 7.977, 78.511%; tC2Q: 0.458, 4.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>160.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_state_r_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_108:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>157.407</td>
<td>157.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>157.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>157.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>157.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
<tr>
<td>158.110</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">cswn_108_r_s0/Q</td>
</tr>
<tr>
<td>158.928</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>io_state_r_s4/I3</td>
</tr>
<tr>
<td>159.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">io_state_r_s4/F</td>
</tr>
<tr>
<td>159.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>CpuDbo_7_s4/I1</td>
</tr>
<tr>
<td>160.997</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" background: #97FFFF;">CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>160.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" font-weight:bold;">io_state_r_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>158.730</td>
<td>158.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>158.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>158.730</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>158.972</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>io_state_r_s5/CLK</td>
</tr>
<tr>
<td>158.942</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_state_r_s5</td>
</tr>
<tr>
<td>158.542</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>io_state_r_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 61.682%; route: 0.824, 24.621%; tC2Q: 0.458, 13.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>160.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_108:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>157.407</td>
<td>157.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>157.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>157.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>157.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
<tr>
<td>158.110</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">cswn_108_r_s0/Q</td>
</tr>
<tr>
<td>158.928</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>n264_s2/I1</td>
</tr>
<tr>
<td>160.027</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" background: #97FFFF;">n264_s2/F</td>
</tr>
<tr>
<td>160.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" font-weight:bold;">CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>158.730</td>
<td>158.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>158.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>158.730</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>158.972</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>158.942</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CpuWrt_s0</td>
</tr>
<tr>
<td>158.542</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 46.260%; route: 0.818, 34.448%; tC2Q: 0.458, 19.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_108:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>157.407</td>
<td>157.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>157.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>157.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>157.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
<tr>
<td>158.110</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">csrn_108_r_s0/Q</td>
</tr>
<tr>
<td>158.531</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>n263_s2/I1</td>
</tr>
<tr>
<td>159.630</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">n263_s2/F</td>
</tr>
<tr>
<td>159.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" font-weight:bold;">CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>158.730</td>
<td>158.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>158.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>158.730</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>158.972</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>CpuReq_s0/CLK</td>
</tr>
<tr>
<td>158.942</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CpuReq_s0</td>
</tr>
<tr>
<td>158.542</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 55.534%; route: 0.422, 21.306%; tC2Q: 0.458, 23.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_108:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>157.407</td>
<td>157.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>157.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>157.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>157.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
<tr>
<td>158.110</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">csrn_108_r_s0/Q</td>
</tr>
<tr>
<td>159.547</td>
<td>1.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">cs_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>158.730</td>
<td>158.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>158.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>158.730</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>158.972</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>158.942</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cs_latch_1_s0</td>
</tr>
<tr>
<td>158.542</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 75.820%; tC2Q: 0.458, 24.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>159.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_108:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>157.407</td>
<td>157.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>157.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>157.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>157.651</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
<tr>
<td>158.110</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">cswn_108_r_s0/Q</td>
</tr>
<tr>
<td>159.543</td>
<td>1.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" font-weight:bold;">cs_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>158.730</td>
<td>158.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>158.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>158.730</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>158.972</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>158.942</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cs_latch_0_s0</td>
</tr>
<tr>
<td>158.542</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.433, 75.767%; tC2Q: 0.458, 24.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_126:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td>SPI_MCP3202/n295_s6/I0</td>
</tr>
<tr>
<td>2.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s6/F</td>
</tr>
<tr>
<td>4.371</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td>SPI_MCP3202/n32_s2/I0</td>
</tr>
<tr>
<td>6.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>SPI_MCP3202/n32_s4/I0</td>
</tr>
<tr>
<td>7.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>SPI_MCP3202/sample_counter_0_s4/I1</td>
</tr>
<tr>
<td>8.412</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/sample_counter_0_s4/F</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1/CLK</td>
</tr>
<tr>
<td>7.780</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>SPI_MCP3202/sample_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.544, 55.632%; route: 3.166, 38.756%; tC2Q: 0.458, 5.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_126:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td>SPI_MCP3202/n295_s6/I0</td>
</tr>
<tr>
<td>2.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s6/F</td>
</tr>
<tr>
<td>4.371</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td>SPI_MCP3202/n32_s2/I0</td>
</tr>
<tr>
<td>6.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>SPI_MCP3202/n32_s4/I0</td>
</tr>
<tr>
<td>7.262</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>8.059</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>SPI_MCP3202/sample_counter_1_s0/CLK</td>
</tr>
<tr>
<td>8.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>SPI_MCP3202/sample_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.912, 50.060%; route: 3.444, 44.075%; tC2Q: 0.458, 5.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_126:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td>SPI_MCP3202/n295_s6/I0</td>
</tr>
<tr>
<td>2.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s6/F</td>
</tr>
<tr>
<td>4.371</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td>SPI_MCP3202/n32_s2/I0</td>
</tr>
<tr>
<td>6.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>SPI_MCP3202/n32_s4/I0</td>
</tr>
<tr>
<td>7.262</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>8.059</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_10_s0/CLK</td>
</tr>
<tr>
<td>8.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.912, 50.060%; route: 3.444, 44.075%; tC2Q: 0.458, 5.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_126:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td>SPI_MCP3202/n295_s6/I0</td>
</tr>
<tr>
<td>2.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s6/F</td>
</tr>
<tr>
<td>4.371</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td>SPI_MCP3202/n32_s2/I0</td>
</tr>
<tr>
<td>6.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>SPI_MCP3202/n32_s4/I0</td>
</tr>
<tr>
<td>7.262</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>8.014</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>SPI_MCP3202/sample_counter_9_s0/CLK</td>
</tr>
<tr>
<td>8.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.912, 50.349%; route: 3.399, 43.752%; tC2Q: 0.458, 5.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_126:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td>SPI_MCP3202/n295_s6/I0</td>
</tr>
<tr>
<td>2.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s6/F</td>
</tr>
<tr>
<td>4.371</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td>SPI_MCP3202/n32_s2/I0</td>
</tr>
<tr>
<td>6.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>SPI_MCP3202/n32_s4/I0</td>
</tr>
<tr>
<td>7.262</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>7.991</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>SPI_MCP3202/sample_counter_11_s0/CLK</td>
</tr>
<tr>
<td>8.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>SPI_MCP3202/sample_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.912, 50.499%; route: 3.376, 43.585%; tC2Q: 0.458, 5.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_126:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td>SPI_MCP3202/n295_s6/I0</td>
</tr>
<tr>
<td>2.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s6/F</td>
</tr>
<tr>
<td>4.371</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td>SPI_MCP3202/n32_s2/I0</td>
</tr>
<tr>
<td>6.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>SPI_MCP3202/n32_s4/I0</td>
</tr>
<tr>
<td>7.262</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>7.991</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0/CLK</td>
</tr>
<tr>
<td>8.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>SPI_MCP3202/sample_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.912, 50.499%; route: 3.376, 43.585%; tC2Q: 0.458, 5.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_126:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td>SPI_MCP3202/n295_s6/I0</td>
</tr>
<tr>
<td>2.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s6/F</td>
</tr>
<tr>
<td>4.371</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td>SPI_MCP3202/n32_s2/I0</td>
</tr>
<tr>
<td>6.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>SPI_MCP3202/n32_s4/I0</td>
</tr>
<tr>
<td>7.262</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>7.991</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>8.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.912, 50.499%; route: 3.376, 43.585%; tC2Q: 0.458, 5.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/sample_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/sample_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_126:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPI_MCP3202/sample_counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td>SPI_MCP3202/n295_s6/I0</td>
</tr>
<tr>
<td>2.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n295_s6/F</td>
</tr>
<tr>
<td>4.371</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>SPI_MCP3202/n32_s3/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s3/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td>SPI_MCP3202/n32_s2/I0</td>
</tr>
<tr>
<td>6.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][B]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s2/F</td>
</tr>
<tr>
<td>6.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>SPI_MCP3202/n32_s4/I0</td>
</tr>
<tr>
<td>7.262</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n32_s4/F</td>
</tr>
<tr>
<td>7.991</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" font-weight:bold;">SPI_MCP3202/sample_counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.180</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>SPI_MCP3202/sample_counter_5_s0/CLK</td>
</tr>
<tr>
<td>8.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>SPI_MCP3202/sample_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.912, 50.499%; route: 3.376, 43.585%; tC2Q: 0.458, 5.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R23C15[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
</tr>
<tr>
<td>0.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[1][A]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R27C7[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>0.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[1][A]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R27C7[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>0.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>0.230</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/Q</td>
</tr>
<tr>
<td>0.748</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.343</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[2][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C3[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/Q</td>
</tr>
<tr>
<td>0.748</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C4</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/Q</td>
</tr>
<tr>
<td>0.748</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/Q</td>
</tr>
<tr>
<td>0.748</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C5[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_2_s0/Q</td>
</tr>
<tr>
<td>0.781</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C5</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>19</td>
<td>R27C31[2][B]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s2/CLK</td>
</tr>
<tr>
<td>1.352</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s2/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n22_s5/I3</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n22_s5/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>19</td>
<td>R27C31[2][B]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s2/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>19</td>
<td>R27C31[2][B]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1.352</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C42[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n750_s2/I0</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n750_s2/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>19</td>
<td>R27C31[2][B]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C42[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/r_SCK_enable_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/r_SCK_enable_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_126:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>SPI_MCP3202/r_SCK_enable_s4/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_SCK_enable_s4/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>SPI_MCP3202/n256_s15/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n256_s15/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/r_SCK_enable_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>SPI_MCP3202/r_SCK_enable_s4/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>SPI_MCP3202/r_SCK_enable_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_MCP3202/SCK_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_MCP3202/SCK_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_126:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>SPI_MCP3202/SCK_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/SCK_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>SPI_MCP3202/n66_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">SPI_MCP3202/n66_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">SPI_MCP3202/SCK_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>SPI_MCP3202/SCK_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>SPI_MCP3202/SCK_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C37[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n915_s0/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n915_s0/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/frame_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_2_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>hdmi/n350_s4/I1</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n350_s4/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[1][A]</td>
<td>hdmi/cy_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/STATE_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/STATE_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_9_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/STATE_9_s1/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1880_s2/I1</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1880_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/STATE_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_9_s1/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/SPVDPS5RESETREQ_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/SPVDPS5RESETREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/SPVDPS5RESETREQ_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/SPVDPS5RESETREQ_s1/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/n1579_s10/I2</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n1579_s10/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/SPVDPS5RESETREQ_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/SPVDPS5RESETREQ_s1/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/SPVDPS5RESETREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/VDPR17REGNUM_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/VDPR17REGNUM_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/VDPR17REGNUM_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/VDPR17REGNUM_4_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/n940_s0/I1</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n940_s0/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/VDPR17REGNUM_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/VDPR17REGNUM_4_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/VDPR17REGNUM_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/VDPR16PALNUM_2_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/n926_s0/I1</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n926_s0/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/VDPR16PALNUM_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_2_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C19[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>u_v9958/U_SPRITE/n1599_s3/I1</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n1599_s3/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_6_s1/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C15[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_6_s1/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/n356_s7/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_GRAPHIC4567/n356_s7/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_6_s1/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_OUT_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_TEXT12/DOTCOUNTER24_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_TEXT12/DOTCOUNTER24_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>u_v9958/U_VDP_TEXT12/DOTCOUNTER24_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_TEXT12/DOTCOUNTER24_4_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>u_v9958/U_VDP_TEXT12/n109_s2/I2</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n109_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_TEXT12/DOTCOUNTER24_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>u_v9958/U_VDP_TEXT12/DOTCOUNTER24_4_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>u_v9958/U_VDP_TEXT12/DOTCOUNTER24_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_PERIOD_CNT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_PERIOD_CNT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_PERIOD_CNT_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_TEXT12/FF_BLINK_PERIOD_CNT_3_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>u_v9958/U_VDP_TEXT12/n618_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n618_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_TEXT12/FF_BLINK_PERIOD_CNT_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_PERIOD_CNT_3_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>u_v9958/U_VDP_TEXT12/FF_BLINK_PERIOD_CNT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/FF_EIGHTDOTSTATE_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SSG/FF_EIGHTDOTSTATE_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C3[1][A]</td>
<td>u_v9958/U_SSG/FF_EIGHTDOTSTATE_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R24C3[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/FF_EIGHTDOTSTATE_2_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C3[1][A]</td>
<td>u_v9958/U_SSG/n155_s3/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C3[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SSG/n155_s3/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/FF_EIGHTDOTSTATE_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C3[1][A]</td>
<td>u_v9958/U_SSG/FF_EIGHTDOTSTATE_2_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C3[1][A]</td>
<td>u_v9958/U_SSG/FF_EIGHTDOTSTATE_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/VDPVRAMREADINGA_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/VDPVRAMREADINGA_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_v9958/VDPVRAMREADINGA_s2/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/VDPVRAMREADINGA_s2/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_v9958/n1364_s3/I1</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n1364_s3/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/VDPVRAMREADINGA_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_v9958/VDPVRAMREADINGA_s2/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_v9958/VDPVRAMREADINGA_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>19</td>
<td>R27C31[2][B]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.352</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.355</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>1.727</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>1.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>19</td>
<td>R27C31[2][B]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>1.018</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.018, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>119.048</td>
<td>119.048</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>119.290</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>119.748</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>121.071</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>121.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>124.191</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">csr_sync_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>csr_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>120.584</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_sync_r_1_s0</td>
</tr>
<tr>
<td>120.541</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>csr_sync_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>119.048</td>
<td>119.048</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>119.290</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>119.748</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>121.071</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>121.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>124.191</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">cswn_108_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
<tr>
<td>120.584</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td>120.541</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>cswn_108_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csw_sync_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>119.048</td>
<td>119.048</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>119.290</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>119.748</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>121.071</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>121.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>124.191</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB31[A]</td>
<td style=" font-weight:bold;">csw_sync_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB31[A]</td>
<td>csw_sync_r_0_s0/CLK</td>
</tr>
<tr>
<td>120.584</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csw_sync_r_0_s0</td>
</tr>
<tr>
<td>120.541</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB31[A]</td>
<td>csw_sync_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csw_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>119.048</td>
<td>119.048</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>119.290</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>119.748</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>121.071</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>121.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>124.191</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" font-weight:bold;">csw_sync_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>csw_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>120.584</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csw_sync_r_1_s0</td>
</tr>
<tr>
<td>120.541</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>csw_sync_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>119.048</td>
<td>119.048</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>119.290</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>119.748</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>121.071</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>121.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>124.191</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">csrn_108_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
<tr>
<td>120.584</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td>120.541</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>csrn_108_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>124.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>120.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_sync_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>119.048</td>
<td>119.048</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>119.048</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>119.290</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>119.748</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>121.071</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>121.893</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>124.191</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">csr_sync_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>120.370</td>
<td>120.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>120.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>120.614</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>csr_sync_r_0_s0/CLK</td>
</tr>
<tr>
<td>120.584</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_sync_r_0_s0</td>
</tr>
<tr>
<td>120.541</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>csr_sync_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.090</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>4.060</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>4.015</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.090</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>4.060</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>4.015</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.090</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>4.060</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>4.015</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.976</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>8.021</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.976</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>8.021</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.976</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>7.937</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>8.021</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.937</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>39.880</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>39.880</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>39.880</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>2.024</td>
<td>1.323</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>5.144</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>39.925</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK</td>
</tr>
<tr>
<td>39.881</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.770%; route: 3.621, 73.880%; tC2Q: 0.458, 9.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">csr_sync_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>csr_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_sync_r_1_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>csr_sync_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">cswn_108_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>cswn_108_r_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cswn_108_r_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>cswn_108_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csw_sync_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB31[A]</td>
<td style=" font-weight:bold;">csw_sync_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB31[A]</td>
<td>csw_sync_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csw_sync_r_0_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB31[A]</td>
<td>csw_sync_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csw_sync_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" font-weight:bold;">csw_sync_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>csw_sync_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csw_sync_r_1_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>csw_sync_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">csrn_108_r_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>csrn_108_r_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csrn_108_r_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>csrn_108_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_sync_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_108:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">csr_sync_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_108</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6</td>
<td>PLL_L</td>
<td>clk_108_3_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>csr_sync_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.215</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_sync_r_0_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>csr_sync_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C23[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK</td>
</tr>
<tr>
<td>0.198</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.098</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.098</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.098</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.878</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>-3.848</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>-3.833</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.878</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>-3.848</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>-3.833</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>pwr_on_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_126:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1937</td>
<td>TOPSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>pwr_on_r_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">pwr_on_r_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1020</td>
<td>R21C30[3][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.460</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>40</td>
<td>PLL_R</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.878</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>-3.848</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>-3.833</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.969%; route: 2.387, 72.858%; tC2Q: 0.333, 10.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_126</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.121</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_126</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.121</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_126</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.121</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_126</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.121</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_126</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_STATE_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.121</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_STATE_1_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_126</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_STATE_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.121</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_STATE_0_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_126</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_DV_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_DV_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.121</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_DV_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_126</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_SCK_enable_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_SCK_enable_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.121</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_SCK_enable_s4/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_126</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/r_CS_s12</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/r_CS_s12/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.121</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/r_CS_s12/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_126</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_MCP3202/sample_counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_MCP3202/sample_counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_126</td>
</tr>
<tr>
<td>7.937</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_126_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.121</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_MCP3202/sample_counter_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1937</td>
<td>clk_25_w</td>
<td>-6.798</td>
<td>0.659</td>
</tr>
<tr>
<td>1020</td>
<td>reset_w</td>
<td>-3.650</td>
<td>3.739</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>31.904</td>
<td>2.539</td>
</tr>
<tr>
<td>128</td>
<td>n4054_5</td>
<td>24.932</td>
<td>2.964</td>
</tr>
<tr>
<td>109</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>24.825</td>
<td>5.201</td>
</tr>
<tr>
<td>94</td>
<td>DOTSTATE[1]</td>
<td>23.068</td>
<td>6.746</td>
</tr>
<tr>
<td>86</td>
<td>true_hdmi_output.packet_pixel_counter[1]</td>
<td>23.794</td>
<td>4.284</td>
</tr>
<tr>
<td>72</td>
<td>samples_remaining[1]</td>
<td>28.962</td>
<td>6.212</td>
</tr>
<tr>
<td>69</td>
<td>EIGHTDOTSTATE[1]</td>
<td>24.152</td>
<td>4.910</td>
</tr>
<tr>
<td>61</td>
<td>EIGHTDOTSTATE[0]</td>
<td>23.091</td>
<td>5.254</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C6</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C37</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C5</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C18</td>
<td>86.11%</td>
</tr>
<tr>
<td>R3C40</td>
<td>86.11%</td>
</tr>
<tr>
<td>R14C15</td>
<td>86.11%</td>
</tr>
<tr>
<td>R23C22</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C20</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C35</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C7</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_108 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 4 -add [get_nets {clk_108_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_3 -source [get_nets {clk_108_w}] -master_clock clk_108 -divide_by 30 -multiply_by 1 -add [get_nets {clk_3_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_126 -source [get_ports {clk}] -master_clock clk -divide_by 3 -multiply_by 14 -add [get_nets {clk_126_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_25 -source [get_nets {clk_126_w}] -master_clock clk_126 -divide_by 5 -multiply_by 1 -add [get_nets {clk_25_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_audio -source [get_nets {clk_25_w}] -master_clock clk_25 -divide_by 571 -multiply_by 1 -add [get_nets {clk_audio_w}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_25}] -group [get_clocks {clk_audio}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
