\hypertarget{group___d_m_a__interrupt__enable__definitions}{}\section{D\+MA interrupt enable definitions}
\label{group___d_m_a__interrupt__enable__definitions}\index{D\+M\+A interrupt enable definitions@{D\+M\+A interrupt enable definitions}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}\label{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}} 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+TC}~((uint32\+\_\+t)D\+M\+A\+\_\+\+C\+C\+R\+\_\+\+T\+C\+IE)
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}\label{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}} 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+HT}~((uint32\+\_\+t)D\+M\+A\+\_\+\+C\+C\+R\+\_\+\+H\+T\+IE)
\item 
\mbox{\Hypertarget{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}\label{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}} 
\#define {\bfseries D\+M\+A\+\_\+\+I\+T\+\_\+\+TE}~((uint32\+\_\+t)D\+M\+A\+\_\+\+C\+C\+R\+\_\+\+T\+E\+IE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
