// Seed: 2502611990
module module_0;
endmodule
module module_1 #(
    parameter id_5 = 32'd64
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter [id_5 : 1] id_7 = 1;
  tri1 id_8 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5, id_6, id_7;
  module_0 modCall_1 ();
  assign id_6 = -1;
  wire id_8 = 1'd0;
  assign id_4#(.id_6(1)) = id_2;
endmodule
