$comment
	File created using the following command:
		vcd file bbtronenhanced.msim.vcd -direction
$end
$date
	Tue Jun 27 02:09:48 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module bbtronenhancedCPU_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 16 " switches [15:0] $end
$var wire 1 # wire_RAMOutput [31] $end
$var wire 1 $ wire_RAMOutput [30] $end
$var wire 1 % wire_RAMOutput [29] $end
$var wire 1 & wire_RAMOutput [28] $end
$var wire 1 ' wire_RAMOutput [27] $end
$var wire 1 ( wire_RAMOutput [26] $end
$var wire 1 ) wire_RAMOutput [25] $end
$var wire 1 * wire_RAMOutput [24] $end
$var wire 1 + wire_RAMOutput [23] $end
$var wire 1 , wire_RAMOutput [22] $end
$var wire 1 - wire_RAMOutput [21] $end
$var wire 1 . wire_RAMOutput [20] $end
$var wire 1 / wire_RAMOutput [19] $end
$var wire 1 0 wire_RAMOutput [18] $end
$var wire 1 1 wire_RAMOutput [17] $end
$var wire 1 2 wire_RAMOutput [16] $end
$var wire 1 3 wire_RAMOutput [15] $end
$var wire 1 4 wire_RAMOutput [14] $end
$var wire 1 5 wire_RAMOutput [13] $end
$var wire 1 6 wire_RAMOutput [12] $end
$var wire 1 7 wire_RAMOutput [11] $end
$var wire 1 8 wire_RAMOutput [10] $end
$var wire 1 9 wire_RAMOutput [9] $end
$var wire 1 : wire_RAMOutput [8] $end
$var wire 1 ; wire_RAMOutput [7] $end
$var wire 1 < wire_RAMOutput [6] $end
$var wire 1 = wire_RAMOutput [5] $end
$var wire 1 > wire_RAMOutput [4] $end
$var wire 1 ? wire_RAMOutput [3] $end
$var wire 1 @ wire_RAMOutput [2] $end
$var wire 1 A wire_RAMOutput [1] $end
$var wire 1 B wire_RAMOutput [0] $end
$var wire 1 C wire_aluOut [31] $end
$var wire 1 D wire_aluOut [30] $end
$var wire 1 E wire_aluOut [29] $end
$var wire 1 F wire_aluOut [28] $end
$var wire 1 G wire_aluOut [27] $end
$var wire 1 H wire_aluOut [26] $end
$var wire 1 I wire_aluOut [25] $end
$var wire 1 J wire_aluOut [24] $end
$var wire 1 K wire_aluOut [23] $end
$var wire 1 L wire_aluOut [22] $end
$var wire 1 M wire_aluOut [21] $end
$var wire 1 N wire_aluOut [20] $end
$var wire 1 O wire_aluOut [19] $end
$var wire 1 P wire_aluOut [18] $end
$var wire 1 Q wire_aluOut [17] $end
$var wire 1 R wire_aluOut [16] $end
$var wire 1 S wire_aluOut [15] $end
$var wire 1 T wire_aluOut [14] $end
$var wire 1 U wire_aluOut [13] $end
$var wire 1 V wire_aluOut [12] $end
$var wire 1 W wire_aluOut [11] $end
$var wire 1 X wire_aluOut [10] $end
$var wire 1 Y wire_aluOut [9] $end
$var wire 1 Z wire_aluOut [8] $end
$var wire 1 [ wire_aluOut [7] $end
$var wire 1 \ wire_aluOut [6] $end
$var wire 1 ] wire_aluOut [5] $end
$var wire 1 ^ wire_aluOut [4] $end
$var wire 1 _ wire_aluOut [3] $end
$var wire 1 ` wire_aluOut [2] $end
$var wire 1 a wire_aluOut [1] $end
$var wire 1 b wire_aluOut [0] $end
$var wire 1 c wire_cu_aluOp [3] $end
$var wire 1 d wire_cu_aluOp [2] $end
$var wire 1 e wire_cu_aluOp [1] $end
$var wire 1 f wire_cu_aluOp [0] $end
$var wire 1 g wire_data1 [31] $end
$var wire 1 h wire_data1 [30] $end
$var wire 1 i wire_data1 [29] $end
$var wire 1 j wire_data1 [28] $end
$var wire 1 k wire_data1 [27] $end
$var wire 1 l wire_data1 [26] $end
$var wire 1 m wire_data1 [25] $end
$var wire 1 n wire_data1 [24] $end
$var wire 1 o wire_data1 [23] $end
$var wire 1 p wire_data1 [22] $end
$var wire 1 q wire_data1 [21] $end
$var wire 1 r wire_data1 [20] $end
$var wire 1 s wire_data1 [19] $end
$var wire 1 t wire_data1 [18] $end
$var wire 1 u wire_data1 [17] $end
$var wire 1 v wire_data1 [16] $end
$var wire 1 w wire_data1 [15] $end
$var wire 1 x wire_data1 [14] $end
$var wire 1 y wire_data1 [13] $end
$var wire 1 z wire_data1 [12] $end
$var wire 1 { wire_data1 [11] $end
$var wire 1 | wire_data1 [10] $end
$var wire 1 } wire_data1 [9] $end
$var wire 1 ~ wire_data1 [8] $end
$var wire 1 !! wire_data1 [7] $end
$var wire 1 "! wire_data1 [6] $end
$var wire 1 #! wire_data1 [5] $end
$var wire 1 $! wire_data1 [4] $end
$var wire 1 %! wire_data1 [3] $end
$var wire 1 &! wire_data1 [2] $end
$var wire 1 '! wire_data1 [1] $end
$var wire 1 (! wire_data1 [0] $end
$var wire 1 )! wire_negative $end
$var wire 1 *! wire_out1 [6] $end
$var wire 1 +! wire_out1 [5] $end
$var wire 1 ,! wire_out1 [4] $end
$var wire 1 -! wire_out1 [3] $end
$var wire 1 .! wire_out1 [2] $end
$var wire 1 /! wire_out1 [1] $end
$var wire 1 0! wire_out1 [0] $end
$var wire 1 1! wire_out2 [6] $end
$var wire 1 2! wire_out2 [5] $end
$var wire 1 3! wire_out2 [4] $end
$var wire 1 4! wire_out2 [3] $end
$var wire 1 5! wire_out2 [2] $end
$var wire 1 6! wire_out2 [1] $end
$var wire 1 7! wire_out2 [0] $end
$var wire 1 8! wire_out3 [6] $end
$var wire 1 9! wire_out3 [5] $end
$var wire 1 :! wire_out3 [4] $end
$var wire 1 ;! wire_out3 [3] $end
$var wire 1 <! wire_out3 [2] $end
$var wire 1 =! wire_out3 [1] $end
$var wire 1 >! wire_out3 [0] $end
$var wire 1 ?! wire_out_aluscr [31] $end
$var wire 1 @! wire_out_aluscr [30] $end
$var wire 1 A! wire_out_aluscr [29] $end
$var wire 1 B! wire_out_aluscr [28] $end
$var wire 1 C! wire_out_aluscr [27] $end
$var wire 1 D! wire_out_aluscr [26] $end
$var wire 1 E! wire_out_aluscr [25] $end
$var wire 1 F! wire_out_aluscr [24] $end
$var wire 1 G! wire_out_aluscr [23] $end
$var wire 1 H! wire_out_aluscr [22] $end
$var wire 1 I! wire_out_aluscr [21] $end
$var wire 1 J! wire_out_aluscr [20] $end
$var wire 1 K! wire_out_aluscr [19] $end
$var wire 1 L! wire_out_aluscr [18] $end
$var wire 1 M! wire_out_aluscr [17] $end
$var wire 1 N! wire_out_aluscr [16] $end
$var wire 1 O! wire_out_aluscr [15] $end
$var wire 1 P! wire_out_aluscr [14] $end
$var wire 1 Q! wire_out_aluscr [13] $end
$var wire 1 R! wire_out_aluscr [12] $end
$var wire 1 S! wire_out_aluscr [11] $end
$var wire 1 T! wire_out_aluscr [10] $end
$var wire 1 U! wire_out_aluscr [9] $end
$var wire 1 V! wire_out_aluscr [8] $end
$var wire 1 W! wire_out_aluscr [7] $end
$var wire 1 X! wire_out_aluscr [6] $end
$var wire 1 Y! wire_out_aluscr [5] $end
$var wire 1 Z! wire_out_aluscr [4] $end
$var wire 1 [! wire_out_aluscr [3] $end
$var wire 1 \! wire_out_aluscr [2] $end
$var wire 1 ]! wire_out_aluscr [1] $end
$var wire 1 ^! wire_out_aluscr [0] $end
$var wire 1 _! wire_out_memtoreg [31] $end
$var wire 1 `! wire_out_memtoreg [30] $end
$var wire 1 a! wire_out_memtoreg [29] $end
$var wire 1 b! wire_out_memtoreg [28] $end
$var wire 1 c! wire_out_memtoreg [27] $end
$var wire 1 d! wire_out_memtoreg [26] $end
$var wire 1 e! wire_out_memtoreg [25] $end
$var wire 1 f! wire_out_memtoreg [24] $end
$var wire 1 g! wire_out_memtoreg [23] $end
$var wire 1 h! wire_out_memtoreg [22] $end
$var wire 1 i! wire_out_memtoreg [21] $end
$var wire 1 j! wire_out_memtoreg [20] $end
$var wire 1 k! wire_out_memtoreg [19] $end
$var wire 1 l! wire_out_memtoreg [18] $end
$var wire 1 m! wire_out_memtoreg [17] $end
$var wire 1 n! wire_out_memtoreg [16] $end
$var wire 1 o! wire_out_memtoreg [15] $end
$var wire 1 p! wire_out_memtoreg [14] $end
$var wire 1 q! wire_out_memtoreg [13] $end
$var wire 1 r! wire_out_memtoreg [12] $end
$var wire 1 s! wire_out_memtoreg [11] $end
$var wire 1 t! wire_out_memtoreg [10] $end
$var wire 1 u! wire_out_memtoreg [9] $end
$var wire 1 v! wire_out_memtoreg [8] $end
$var wire 1 w! wire_out_memtoreg [7] $end
$var wire 1 x! wire_out_memtoreg [6] $end
$var wire 1 y! wire_out_memtoreg [5] $end
$var wire 1 z! wire_out_memtoreg [4] $end
$var wire 1 {! wire_out_memtoreg [3] $end
$var wire 1 |! wire_out_memtoreg [2] $end
$var wire 1 }! wire_out_memtoreg [1] $end
$var wire 1 ~! wire_out_memtoreg [0] $end
$var wire 1 !" wire_out_pcsrc [31] $end
$var wire 1 "" wire_out_pcsrc [30] $end
$var wire 1 #" wire_out_pcsrc [29] $end
$var wire 1 $" wire_out_pcsrc [28] $end
$var wire 1 %" wire_out_pcsrc [27] $end
$var wire 1 &" wire_out_pcsrc [26] $end
$var wire 1 '" wire_out_pcsrc [25] $end
$var wire 1 (" wire_out_pcsrc [24] $end
$var wire 1 )" wire_out_pcsrc [23] $end
$var wire 1 *" wire_out_pcsrc [22] $end
$var wire 1 +" wire_out_pcsrc [21] $end
$var wire 1 ," wire_out_pcsrc [20] $end
$var wire 1 -" wire_out_pcsrc [19] $end
$var wire 1 ." wire_out_pcsrc [18] $end
$var wire 1 /" wire_out_pcsrc [17] $end
$var wire 1 0" wire_out_pcsrc [16] $end
$var wire 1 1" wire_out_pcsrc [15] $end
$var wire 1 2" wire_out_pcsrc [14] $end
$var wire 1 3" wire_out_pcsrc [13] $end
$var wire 1 4" wire_out_pcsrc [12] $end
$var wire 1 5" wire_out_pcsrc [11] $end
$var wire 1 6" wire_out_pcsrc [10] $end
$var wire 1 7" wire_out_pcsrc [9] $end
$var wire 1 8" wire_out_pcsrc [8] $end
$var wire 1 9" wire_out_pcsrc [7] $end
$var wire 1 :" wire_out_pcsrc [6] $end
$var wire 1 ;" wire_out_pcsrc [5] $end
$var wire 1 <" wire_out_pcsrc [4] $end
$var wire 1 =" wire_out_pcsrc [3] $end
$var wire 1 >" wire_out_pcsrc [2] $end
$var wire 1 ?" wire_out_pcsrc [1] $end
$var wire 1 @" wire_out_pcsrc [0] $end

$scope module i1 $end
$var wire 1 A" gnd $end
$var wire 1 B" vcc $end
$var wire 1 C" unknown $end
$var tri1 1 D" devclrn $end
$var tri1 1 E" devpor $end
$var tri1 1 F" devoe $end
$var wire 1 G" switches[0]~input_o $end
$var wire 1 H" switches[1]~input_o $end
$var wire 1 I" switches[2]~input_o $end
$var wire 1 J" switches[3]~input_o $end
$var wire 1 K" switches[4]~input_o $end
$var wire 1 L" switches[5]~input_o $end
$var wire 1 M" switches[6]~input_o $end
$var wire 1 N" switches[7]~input_o $end
$var wire 1 O" switches[8]~input_o $end
$var wire 1 P" switches[9]~input_o $end
$var wire 1 Q" switches[10]~input_o $end
$var wire 1 R" switches[11]~input_o $end
$var wire 1 S" switches[12]~input_o $end
$var wire 1 T" switches[13]~input_o $end
$var wire 1 U" switches[14]~input_o $end
$var wire 1 V" switches[15]~input_o $end
$var wire 1 W" wire_out1[0]~output_o $end
$var wire 1 X" wire_out1[1]~output_o $end
$var wire 1 Y" wire_out1[2]~output_o $end
$var wire 1 Z" wire_out1[3]~output_o $end
$var wire 1 [" wire_out1[4]~output_o $end
$var wire 1 \" wire_out1[5]~output_o $end
$var wire 1 ]" wire_out1[6]~output_o $end
$var wire 1 ^" wire_out2[0]~output_o $end
$var wire 1 _" wire_out2[1]~output_o $end
$var wire 1 `" wire_out2[2]~output_o $end
$var wire 1 a" wire_out2[3]~output_o $end
$var wire 1 b" wire_out2[4]~output_o $end
$var wire 1 c" wire_out2[5]~output_o $end
$var wire 1 d" wire_out2[6]~output_o $end
$var wire 1 e" wire_out3[0]~output_o $end
$var wire 1 f" wire_out3[1]~output_o $end
$var wire 1 g" wire_out3[2]~output_o $end
$var wire 1 h" wire_out3[3]~output_o $end
$var wire 1 i" wire_out3[4]~output_o $end
$var wire 1 j" wire_out3[5]~output_o $end
$var wire 1 k" wire_out3[6]~output_o $end
$var wire 1 l" wire_negative~output_o $end
$var wire 1 m" wire_out_pcsrc[0]~output_o $end
$var wire 1 n" wire_out_pcsrc[1]~output_o $end
$var wire 1 o" wire_out_pcsrc[2]~output_o $end
$var wire 1 p" wire_out_pcsrc[3]~output_o $end
$var wire 1 q" wire_out_pcsrc[4]~output_o $end
$var wire 1 r" wire_out_pcsrc[5]~output_o $end
$var wire 1 s" wire_out_pcsrc[6]~output_o $end
$var wire 1 t" wire_out_pcsrc[7]~output_o $end
$var wire 1 u" wire_out_pcsrc[8]~output_o $end
$var wire 1 v" wire_out_pcsrc[9]~output_o $end
$var wire 1 w" wire_out_pcsrc[10]~output_o $end
$var wire 1 x" wire_out_pcsrc[11]~output_o $end
$var wire 1 y" wire_out_pcsrc[12]~output_o $end
$var wire 1 z" wire_out_pcsrc[13]~output_o $end
$var wire 1 {" wire_out_pcsrc[14]~output_o $end
$var wire 1 |" wire_out_pcsrc[15]~output_o $end
$var wire 1 }" wire_out_pcsrc[16]~output_o $end
$var wire 1 ~" wire_out_pcsrc[17]~output_o $end
$var wire 1 !# wire_out_pcsrc[18]~output_o $end
$var wire 1 "# wire_out_pcsrc[19]~output_o $end
$var wire 1 ## wire_out_pcsrc[20]~output_o $end
$var wire 1 $# wire_out_pcsrc[21]~output_o $end
$var wire 1 %# wire_out_pcsrc[22]~output_o $end
$var wire 1 &# wire_out_pcsrc[23]~output_o $end
$var wire 1 '# wire_out_pcsrc[24]~output_o $end
$var wire 1 (# wire_out_pcsrc[25]~output_o $end
$var wire 1 )# wire_out_pcsrc[26]~output_o $end
$var wire 1 *# wire_out_pcsrc[27]~output_o $end
$var wire 1 +# wire_out_pcsrc[28]~output_o $end
$var wire 1 ,# wire_out_pcsrc[29]~output_o $end
$var wire 1 -# wire_out_pcsrc[30]~output_o $end
$var wire 1 .# wire_out_pcsrc[31]~output_o $end
$var wire 1 /# wire_aluOut[0]~output_o $end
$var wire 1 0# wire_aluOut[1]~output_o $end
$var wire 1 1# wire_aluOut[2]~output_o $end
$var wire 1 2# wire_aluOut[3]~output_o $end
$var wire 1 3# wire_aluOut[4]~output_o $end
$var wire 1 4# wire_aluOut[5]~output_o $end
$var wire 1 5# wire_aluOut[6]~output_o $end
$var wire 1 6# wire_aluOut[7]~output_o $end
$var wire 1 7# wire_aluOut[8]~output_o $end
$var wire 1 8# wire_aluOut[9]~output_o $end
$var wire 1 9# wire_aluOut[10]~output_o $end
$var wire 1 :# wire_aluOut[11]~output_o $end
$var wire 1 ;# wire_aluOut[12]~output_o $end
$var wire 1 <# wire_aluOut[13]~output_o $end
$var wire 1 =# wire_aluOut[14]~output_o $end
$var wire 1 ># wire_aluOut[15]~output_o $end
$var wire 1 ?# wire_aluOut[16]~output_o $end
$var wire 1 @# wire_aluOut[17]~output_o $end
$var wire 1 A# wire_aluOut[18]~output_o $end
$var wire 1 B# wire_aluOut[19]~output_o $end
$var wire 1 C# wire_aluOut[20]~output_o $end
$var wire 1 D# wire_aluOut[21]~output_o $end
$var wire 1 E# wire_aluOut[22]~output_o $end
$var wire 1 F# wire_aluOut[23]~output_o $end
$var wire 1 G# wire_aluOut[24]~output_o $end
$var wire 1 H# wire_aluOut[25]~output_o $end
$var wire 1 I# wire_aluOut[26]~output_o $end
$var wire 1 J# wire_aluOut[27]~output_o $end
$var wire 1 K# wire_aluOut[28]~output_o $end
$var wire 1 L# wire_aluOut[29]~output_o $end
$var wire 1 M# wire_aluOut[30]~output_o $end
$var wire 1 N# wire_aluOut[31]~output_o $end
$var wire 1 O# wire_RAMOutput[0]~output_o $end
$var wire 1 P# wire_RAMOutput[1]~output_o $end
$var wire 1 Q# wire_RAMOutput[2]~output_o $end
$var wire 1 R# wire_RAMOutput[3]~output_o $end
$var wire 1 S# wire_RAMOutput[4]~output_o $end
$var wire 1 T# wire_RAMOutput[5]~output_o $end
$var wire 1 U# wire_RAMOutput[6]~output_o $end
$var wire 1 V# wire_RAMOutput[7]~output_o $end
$var wire 1 W# wire_RAMOutput[8]~output_o $end
$var wire 1 X# wire_RAMOutput[9]~output_o $end
$var wire 1 Y# wire_RAMOutput[10]~output_o $end
$var wire 1 Z# wire_RAMOutput[11]~output_o $end
$var wire 1 [# wire_RAMOutput[12]~output_o $end
$var wire 1 \# wire_RAMOutput[13]~output_o $end
$var wire 1 ]# wire_RAMOutput[14]~output_o $end
$var wire 1 ^# wire_RAMOutput[15]~output_o $end
$var wire 1 _# wire_RAMOutput[16]~output_o $end
$var wire 1 `# wire_RAMOutput[17]~output_o $end
$var wire 1 a# wire_RAMOutput[18]~output_o $end
$var wire 1 b# wire_RAMOutput[19]~output_o $end
$var wire 1 c# wire_RAMOutput[20]~output_o $end
$var wire 1 d# wire_RAMOutput[21]~output_o $end
$var wire 1 e# wire_RAMOutput[22]~output_o $end
$var wire 1 f# wire_RAMOutput[23]~output_o $end
$var wire 1 g# wire_RAMOutput[24]~output_o $end
$var wire 1 h# wire_RAMOutput[25]~output_o $end
$var wire 1 i# wire_RAMOutput[26]~output_o $end
$var wire 1 j# wire_RAMOutput[27]~output_o $end
$var wire 1 k# wire_RAMOutput[28]~output_o $end
$var wire 1 l# wire_RAMOutput[29]~output_o $end
$var wire 1 m# wire_RAMOutput[30]~output_o $end
$var wire 1 n# wire_RAMOutput[31]~output_o $end
$var wire 1 o# wire_out_memtoreg[0]~output_o $end
$var wire 1 p# wire_out_memtoreg[1]~output_o $end
$var wire 1 q# wire_out_memtoreg[2]~output_o $end
$var wire 1 r# wire_out_memtoreg[3]~output_o $end
$var wire 1 s# wire_out_memtoreg[4]~output_o $end
$var wire 1 t# wire_out_memtoreg[5]~output_o $end
$var wire 1 u# wire_out_memtoreg[6]~output_o $end
$var wire 1 v# wire_out_memtoreg[7]~output_o $end
$var wire 1 w# wire_out_memtoreg[8]~output_o $end
$var wire 1 x# wire_out_memtoreg[9]~output_o $end
$var wire 1 y# wire_out_memtoreg[10]~output_o $end
$var wire 1 z# wire_out_memtoreg[11]~output_o $end
$var wire 1 {# wire_out_memtoreg[12]~output_o $end
$var wire 1 |# wire_out_memtoreg[13]~output_o $end
$var wire 1 }# wire_out_memtoreg[14]~output_o $end
$var wire 1 ~# wire_out_memtoreg[15]~output_o $end
$var wire 1 !$ wire_out_memtoreg[16]~output_o $end
$var wire 1 "$ wire_out_memtoreg[17]~output_o $end
$var wire 1 #$ wire_out_memtoreg[18]~output_o $end
$var wire 1 $$ wire_out_memtoreg[19]~output_o $end
$var wire 1 %$ wire_out_memtoreg[20]~output_o $end
$var wire 1 &$ wire_out_memtoreg[21]~output_o $end
$var wire 1 '$ wire_out_memtoreg[22]~output_o $end
$var wire 1 ($ wire_out_memtoreg[23]~output_o $end
$var wire 1 )$ wire_out_memtoreg[24]~output_o $end
$var wire 1 *$ wire_out_memtoreg[25]~output_o $end
$var wire 1 +$ wire_out_memtoreg[26]~output_o $end
$var wire 1 ,$ wire_out_memtoreg[27]~output_o $end
$var wire 1 -$ wire_out_memtoreg[28]~output_o $end
$var wire 1 .$ wire_out_memtoreg[29]~output_o $end
$var wire 1 /$ wire_out_memtoreg[30]~output_o $end
$var wire 1 0$ wire_out_memtoreg[31]~output_o $end
$var wire 1 1$ wire_data1[0]~output_o $end
$var wire 1 2$ wire_data1[1]~output_o $end
$var wire 1 3$ wire_data1[2]~output_o $end
$var wire 1 4$ wire_data1[3]~output_o $end
$var wire 1 5$ wire_data1[4]~output_o $end
$var wire 1 6$ wire_data1[5]~output_o $end
$var wire 1 7$ wire_data1[6]~output_o $end
$var wire 1 8$ wire_data1[7]~output_o $end
$var wire 1 9$ wire_data1[8]~output_o $end
$var wire 1 :$ wire_data1[9]~output_o $end
$var wire 1 ;$ wire_data1[10]~output_o $end
$var wire 1 <$ wire_data1[11]~output_o $end
$var wire 1 =$ wire_data1[12]~output_o $end
$var wire 1 >$ wire_data1[13]~output_o $end
$var wire 1 ?$ wire_data1[14]~output_o $end
$var wire 1 @$ wire_data1[15]~output_o $end
$var wire 1 A$ wire_data1[16]~output_o $end
$var wire 1 B$ wire_data1[17]~output_o $end
$var wire 1 C$ wire_data1[18]~output_o $end
$var wire 1 D$ wire_data1[19]~output_o $end
$var wire 1 E$ wire_data1[20]~output_o $end
$var wire 1 F$ wire_data1[21]~output_o $end
$var wire 1 G$ wire_data1[22]~output_o $end
$var wire 1 H$ wire_data1[23]~output_o $end
$var wire 1 I$ wire_data1[24]~output_o $end
$var wire 1 J$ wire_data1[25]~output_o $end
$var wire 1 K$ wire_data1[26]~output_o $end
$var wire 1 L$ wire_data1[27]~output_o $end
$var wire 1 M$ wire_data1[28]~output_o $end
$var wire 1 N$ wire_data1[29]~output_o $end
$var wire 1 O$ wire_data1[30]~output_o $end
$var wire 1 P$ wire_data1[31]~output_o $end
$var wire 1 Q$ wire_out_aluscr[0]~output_o $end
$var wire 1 R$ wire_out_aluscr[1]~output_o $end
$var wire 1 S$ wire_out_aluscr[2]~output_o $end
$var wire 1 T$ wire_out_aluscr[3]~output_o $end
$var wire 1 U$ wire_out_aluscr[4]~output_o $end
$var wire 1 V$ wire_out_aluscr[5]~output_o $end
$var wire 1 W$ wire_out_aluscr[6]~output_o $end
$var wire 1 X$ wire_out_aluscr[7]~output_o $end
$var wire 1 Y$ wire_out_aluscr[8]~output_o $end
$var wire 1 Z$ wire_out_aluscr[9]~output_o $end
$var wire 1 [$ wire_out_aluscr[10]~output_o $end
$var wire 1 \$ wire_out_aluscr[11]~output_o $end
$var wire 1 ]$ wire_out_aluscr[12]~output_o $end
$var wire 1 ^$ wire_out_aluscr[13]~output_o $end
$var wire 1 _$ wire_out_aluscr[14]~output_o $end
$var wire 1 `$ wire_out_aluscr[15]~output_o $end
$var wire 1 a$ wire_out_aluscr[16]~output_o $end
$var wire 1 b$ wire_out_aluscr[17]~output_o $end
$var wire 1 c$ wire_out_aluscr[18]~output_o $end
$var wire 1 d$ wire_out_aluscr[19]~output_o $end
$var wire 1 e$ wire_out_aluscr[20]~output_o $end
$var wire 1 f$ wire_out_aluscr[21]~output_o $end
$var wire 1 g$ wire_out_aluscr[22]~output_o $end
$var wire 1 h$ wire_out_aluscr[23]~output_o $end
$var wire 1 i$ wire_out_aluscr[24]~output_o $end
$var wire 1 j$ wire_out_aluscr[25]~output_o $end
$var wire 1 k$ wire_out_aluscr[26]~output_o $end
$var wire 1 l$ wire_out_aluscr[27]~output_o $end
$var wire 1 m$ wire_out_aluscr[28]~output_o $end
$var wire 1 n$ wire_out_aluscr[29]~output_o $end
$var wire 1 o$ wire_out_aluscr[30]~output_o $end
$var wire 1 p$ wire_out_aluscr[31]~output_o $end
$var wire 1 q$ wire_cu_aluOp[0]~output_o $end
$var wire 1 r$ wire_cu_aluOp[1]~output_o $end
$var wire 1 s$ wire_cu_aluOp[2]~output_o $end
$var wire 1 t$ wire_cu_aluOp[3]~output_o $end
$var wire 1 u$ clock~input_o $end
$var wire 1 v$ clock~inputclkctrl_outclk $end
$var wire 1 w$ inst_muxPCScr|Add0~10 $end
$var wire 1 x$ inst_muxPCScr|Add0~12_combout $end
$var wire 1 y$ inst_instructionMemory|Mux4~0_combout $end
$var wire 1 z$ inst_instructionMemory|Mux3~2_combout $end
$var wire 1 {$ inst_controlUnity|cu_Branch~1_combout $end
$var wire 1 |$ inst_controlUnity|cu_Branch~2_combout $end
$var wire 1 }$ inst_controlUnity|Mux4~0_combout $end
$var wire 1 ~$ inst_controlUnity|Mux4~0clkctrl_outclk $end
$var wire 1 !% inst_controlUnity|cu_Branch~combout $end
$var wire 1 "% inst_muxPCScr|Add0~14_combout $end
$var wire 1 #% inst_instructionMemory|Mux31~0_combout $end
$var wire 1 $% inst_muxPCScr|Add0~0_combout $end
$var wire 1 %% inst_muxPCScr|Add0~2_combout $end
$var wire 1 &% inst_muxPCScr|Add0~1 $end
$var wire 1 '% inst_muxPCScr|Add0~3_combout $end
$var wire 1 (% inst_muxPCScr|Add0~5_combout $end
$var wire 1 )% inst_muxPCScr|Add0~4 $end
$var wire 1 *% inst_muxPCScr|Add0~6_combout $end
$var wire 1 +% inst_muxPCScr|Add0~8_combout $end
$var wire 1 ,% inst_muxPCScr|Add0~7 $end
$var wire 1 -% inst_muxPCScr|Add0~9_combout $end
$var wire 1 .% inst_muxPCScr|Add0~11_combout $end
$var wire 1 /% inst_instructionMemory|Mux3~0_combout $end
$var wire 1 0% inst_instructionMemory|Mux3~1_combout $end
$var wire 1 1% inst_instructionMemory|Mux31~1_combout $end
$var wire 1 2% inst_instructionMemory|Mux31~2_combout $end
$var wire 1 3% inst_controlUnity|Mux2~2_combout $end
$var wire 1 4% inst_controlUnity|Mux0~3_combout $end
$var wire 1 5% inst_controlUnity|cu_Branch~0_combout $end
$var wire 1 6% inst_instructionMemory|Mux10~0_combout $end
$var wire 1 7% inst_controlUnity|Decoder0~0_combout $end
$var wire 1 8% inst_instructionMemory|Mux9~0_combout $end
$var wire 1 9% inst_ALU|Mult0|mult_core|decoder_node[2][3]~combout $end
$var wire 1 :% inst_controlUnity|WideOr9~2_combout $end
$var wire 1 ;% inst_controlUnity|cu_aluScr~combout $end
$var wire 1 <% inst_muxALUScr|out[1]~0_combout $end
$var wire 1 =% inst_ALU|Mult0|mult_core|decoder_node[1][3]~combout $end
$var wire 1 >% inst_muxALUScr|out[0]~1_combout $end
$var wire 1 ?% inst_ALU|Mult0|mult_core|decoder_node[0][3]~combout $end
$var wire 1 @% inst_ALU|Mult0|mult_core|decoder_node[1][2]~combout $end
$var wire 1 A% inst_ALU|Mult0|mult_core|decoder_node[0][2]~combout $end
$var wire 1 B% inst_ALU|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 C% inst_ALU|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout $end
$var wire 1 D% inst_ALU|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 $end
$var wire 1 E% inst_ALU|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 $end
$var wire 1 F% inst_ALU|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 $end
$var wire 1 G% inst_ALU|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout $end
$var wire 1 H% inst_ALU|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout $end
$var wire 1 I% inst_ALU|Mult0|mult_core|decoder_node[2][2]~combout $end
$var wire 1 J% inst_ALU|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout $end
$var wire 1 K% inst_ALU|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout $end
$var wire 1 L% inst_ALU|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_cout $end
$var wire 1 M% inst_ALU|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3_cout $end
$var wire 1 N% inst_ALU|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 $end
$var wire 1 O% inst_ALU|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout $end
$var wire 1 P% inst_ALU|Mux26~9_combout $end
$var wire 1 Q% inst_ALU|Mux23~10_combout $end
$var wire 1 R% inst_ALU|Mux23~11_combout $end
$var wire 1 S% inst_ALU|Add0~0_combout $end
$var wire 1 T% inst_ALU|Add0~1_combout $end
$var wire 1 U% inst_registerBench|Mux28~0_combout $end
$var wire 1 V% inst_ALU|Add0~3_combout $end
$var wire 1 W% inst_ALU|Add0~2_combout $end
$var wire 1 X% inst_ALU|Add0~4_combout $end
$var wire 1 Y% inst_registerBench|Mux29~0_combout $end
$var wire 1 Z% inst_ALU|Add0~5_combout $end
$var wire 1 [% inst_ALU|Add0~6_combout $end
$var wire 1 \% inst_registerBench|Mux30~0_combout $end
$var wire 1 ]% inst_ALU|Add0~7_combout $end
$var wire 1 ^% inst_ALU|Add0~10_combout $end
$var wire 1 _% inst_ALU|Add0~8_combout $end
$var wire 1 `% inst_ALU|Add0~9_combout $end
$var wire 1 a% inst_ALU|Add0~12_cout $end
$var wire 1 b% inst_ALU|Add0~14 $end
$var wire 1 c% inst_ALU|Add0~16 $end
$var wire 1 d% inst_ALU|Add0~18 $end
$var wire 1 e% inst_ALU|Add0~20 $end
$var wire 1 f% inst_ALU|Add0~22 $end
$var wire 1 g% inst_ALU|Add0~23_combout $end
$var wire 1 h% inst_ALU|Mux26~7_combout $end
$var wire 1 i% inst_ALU|Mux26~8_combout $end
$var wire 1 j% inst_ALU|Mux12~8_combout $end
$var wire 1 k% inst_ALU|Add0~21_combout $end
$var wire 1 l% inst_ALU|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout $end
$var wire 1 m% inst_ALU|Mux27~9_combout $end
$var wire 1 n% inst_ALU|Mux27~7_combout $end
$var wire 1 o% inst_ALU|Mux27~8_combout $end
$var wire 1 p% inst_ALU|Add0~19_combout $end
$var wire 1 q% inst_ALU|Mux29~0_combout $end
$var wire 1 r% inst_ALU|Mux28~0_combout $end
$var wire 1 s% inst_ALU|Mux28~1_combout $end
$var wire 1 t% inst_ALU|Add0~17_combout $end
$var wire 1 u% inst_ALU|Mux29~1_combout $end
$var wire 1 v% inst_ALU|Mux29~2_combout $end
$var wire 1 w% inst_ALU|Mux29~3_combout $end
$var wire 1 x% inst_ALU|Add0~15_combout $end
$var wire 1 y% inst_ALU|Mux30~0_combout $end
$var wire 1 z% inst_ALU|aluOut~0_combout $end
$var wire 1 {% inst_ALU|Mux30~1_combout $end
$var wire 1 |% inst_ALU|Mux30~2_combout $end
$var wire 1 }% inst_ALU|Mux30~3_combout $end
$var wire 1 ~% inst_ALU|Mux31~0_combout $end
$var wire 1 !& inst_ALU|Add0~13_combout $end
$var wire 1 "& inst_ALU|Mux31~1_combout $end
$var wire 1 #& inst_outModule|comb_3|Add0~1_cout $end
$var wire 1 $& inst_outModule|comb_3|Add0~3 $end
$var wire 1 %& inst_outModule|comb_3|Add0~5 $end
$var wire 1 && inst_outModule|comb_3|Add0~7 $end
$var wire 1 '& inst_outModule|comb_3|Add0~9 $end
$var wire 1 (& inst_outModule|comb_3|Add0~10_combout $end
$var wire 1 )& inst_outModule|comb_3|in2[5]~2_combout $end
$var wire 1 *& inst_outModule|comb_3|Add0~8_combout $end
$var wire 1 +& inst_outModule|comb_3|in2[4]~1_combout $end
$var wire 1 ,& inst_ALU|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 $end
$var wire 1 -& inst_ALU|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout $end
$var wire 1 .& inst_ALU|Mux25~9_combout $end
$var wire 1 /& inst_ALU|Mux25~7_combout $end
$var wire 1 0& inst_ALU|Mux25~8_combout $end
$var wire 1 1& inst_outModule|comb_3|Add0~11 $end
$var wire 1 2& inst_outModule|comb_3|Add0~13 $end
$var wire 1 3& inst_outModule|comb_3|Add0~14_combout $end
$var wire 1 4& inst_outModule|comb_3|LessThan0~0_combout $end
$var wire 1 5& inst_outModule|comb_3|Add0~12_combout $end
$var wire 1 6& inst_outModule|comb_3|in2[6]~0_combout $end
$var wire 1 7& inst_outModule|comb_3|centena[1]~0_combout $end
$var wire 1 8& inst_controlUnity|Decoder0~1_combout $end
$var wire 1 9& inst_controlUnity|cu_showDisplay~combout $end
$var wire 1 :& inst_outModule|comb_3|dezena[2]~0_combout $end
$var wire 1 ;& inst_outModule|comb_3|unidade~2_combout $end
$var wire 1 <& inst_outModule|comb_3|unidade~1_combout $end
$var wire 1 =& inst_outModule|comb_3|Add0~6_combout $end
$var wire 1 >& inst_outModule|comb_3|in2[3]~3_combout $end
$var wire 1 ?& inst_outModule|comb_3|unidade~0_combout $end
$var wire 1 @& inst_outModule|comb_3|unidade~3_combout $end
$var wire 1 A& inst_outModule|d1|Saida[0]~0_combout $end
$var wire 1 B& inst_outModule|comb_3|centena[1]~1_combout $end
$var wire 1 C& inst_outModule|comb_3|unidade~6_combout $end
$var wire 1 D& inst_outModule|comb_3|unidade~5_combout $end
$var wire 1 E& inst_outModule|comb_3|Add0~4_combout $end
$var wire 1 F& inst_outModule|comb_3|in2[2]~4_combout $end
$var wire 1 G& inst_outModule|comb_3|unidade~4_combout $end
$var wire 1 H& inst_outModule|comb_3|unidade~7_combout $end
$var wire 1 I& inst_outModule|d1|Decoder0~0_combout $end
$var wire 1 J& inst_outModule|d1|Saida[1]~1_combout $end
$var wire 1 K& inst_outModule|d1|Saida[2]~2_combout $end
$var wire 1 L& inst_outModule|d1|Saida[3]~3_combout $end
$var wire 1 M& inst_outModule|d1|Saida[4]~4_combout $end
$var wire 1 N& inst_outModule|comb_3|Add0~2_combout $end
$var wire 1 O& inst_outModule|comb_3|in2[1]~5_combout $end
$var wire 1 P& inst_outModule|comb_3|unidade~9_combout $end
$var wire 1 Q& inst_outModule|comb_3|unidade~8_combout $end
$var wire 1 R& inst_outModule|comb_3|unidade~10_combout $end
$var wire 1 S& inst_outModule|comb_3|dezena[0]~1_combout $end
$var wire 1 T& inst_outModule|comb_3|dezena[2]~3_combout $end
$var wire 1 U& inst_outModule|comb_3|dezena[3]~4_combout $end
$var wire 1 V& inst_outModule|comb_3|dezena[1]~2_combout $end
$var wire 1 W& inst_outModule|d2|WideOr6~0_combout $end
$var wire 1 X& inst_outModule|d2|Saida[0]~0_combout $end
$var wire 1 Y& inst_outModule|d2|WideOr5~0_combout $end
$var wire 1 Z& inst_outModule|d2|Saida[1]~1_combout $end
$var wire 1 [& inst_outModule|d2|WideOr4~0_combout $end
$var wire 1 \& inst_outModule|d2|Saida[2]~2_combout $end
$var wire 1 ]& inst_outModule|d2|WideOr3~0_combout $end
$var wire 1 ^& inst_outModule|d2|Saida[3]~3_combout $end
$var wire 1 _& inst_outModule|d2|WideOr2~0_combout $end
$var wire 1 `& inst_outModule|d2|Saida[4]~4_combout $end
$var wire 1 a& inst_outModule|d2|WideOr1~0_combout $end
$var wire 1 b& inst_outModule|d2|Saida[5]~5_combout $end
$var wire 1 c& inst_outModule|d2|WideOr0~0_combout $end
$var wire 1 d& inst_outModule|d2|Saida[6]~6_combout $end
$var wire 1 e& inst_outModule|comb_3|unidade[2]~12_combout $end
$var wire 1 f& inst_outModule|comb_3|unidade[3]~13_combout $end
$var wire 1 g& inst_outModule|comb_3|unidade[1]~11_combout $end
$var wire 1 h& inst_outModule|d3|WideOr6~0_combout $end
$var wire 1 i& inst_outModule|d3|Saida[0]~0_combout $end
$var wire 1 j& inst_outModule|d3|WideOr5~0_combout $end
$var wire 1 k& inst_outModule|d3|Saida[1]~1_combout $end
$var wire 1 l& inst_outModule|d3|WideOr4~0_combout $end
$var wire 1 m& inst_outModule|d3|Saida[2]~2_combout $end
$var wire 1 n& inst_outModule|d3|WideOr3~0_combout $end
$var wire 1 o& inst_outModule|d3|Saida[3]~3_combout $end
$var wire 1 p& inst_outModule|d3|WideOr2~0_combout $end
$var wire 1 q& inst_outModule|d3|Saida[4]~4_combout $end
$var wire 1 r& inst_outModule|d3|WideOr1~0_combout $end
$var wire 1 s& inst_outModule|d3|Saida[5]~5_combout $end
$var wire 1 t& inst_outModule|d3|WideOr0~0_combout $end
$var wire 1 u& inst_outModule|d3|Saida[6]~6_combout $end
$var wire 1 v& inst_muxPCScr|Add0~13 $end
$var wire 1 w& inst_muxPCScr|Add0~15_combout $end
$var wire 1 x& inst_muxPCScr|Add0~17_combout $end
$var wire 1 y& inst_muxPCScr|Add0~16 $end
$var wire 1 z& inst_muxPCScr|Add0~18_combout $end
$var wire 1 {& inst_muxPCScr|Add0~20_combout $end
$var wire 1 |& inst_muxPCScr|Add0~19 $end
$var wire 1 }& inst_muxPCScr|Add0~21_combout $end
$var wire 1 ~& inst_muxPCScr|Add0~23_combout $end
$var wire 1 !' inst_muxPCScr|Add0~22 $end
$var wire 1 "' inst_muxPCScr|Add0~24_combout $end
$var wire 1 #' inst_muxPCScr|Add0~26_combout $end
$var wire 1 $' inst_muxPCScr|Add0~25 $end
$var wire 1 %' inst_muxPCScr|Add0~27_combout $end
$var wire 1 &' inst_muxPCScr|Add0~29_combout $end
$var wire 1 '' inst_muxPCScr|Add0~28 $end
$var wire 1 (' inst_muxPCScr|Add0~30_combout $end
$var wire 1 )' inst_muxPCScr|Add0~32_combout $end
$var wire 1 *' inst_muxPCScr|Add0~31 $end
$var wire 1 +' inst_muxPCScr|Add0~33_combout $end
$var wire 1 ,' inst_muxPCScr|Add0~35_combout $end
$var wire 1 -' inst_muxPCScr|Add0~34 $end
$var wire 1 .' inst_muxPCScr|Add0~36_combout $end
$var wire 1 /' inst_muxPCScr|Add0~38_combout $end
$var wire 1 0' inst_muxPCScr|Add0~37 $end
$var wire 1 1' inst_muxPCScr|Add0~39_combout $end
$var wire 1 2' inst_muxPCScr|Add0~41_combout $end
$var wire 1 3' inst_muxPCScr|Add0~40 $end
$var wire 1 4' inst_muxPCScr|Add0~42_combout $end
$var wire 1 5' inst_muxPCScr|Add0~44_combout $end
$var wire 1 6' inst_muxPCScr|Add0~43 $end
$var wire 1 7' inst_muxPCScr|Add0~45_combout $end
$var wire 1 8' inst_muxPCScr|Add0~47_combout $end
$var wire 1 9' inst_muxPCScr|Add0~46 $end
$var wire 1 :' inst_muxPCScr|Add0~48_combout $end
$var wire 1 ;' inst_muxPCScr|Add0~50_combout $end
$var wire 1 <' inst_ALU|Mux15~2_combout $end
$var wire 1 =' inst_instructionMemory|Mux10~1_combout $end
$var wire 1 >' inst_controlUnity|Mux0~2_combout $end
$var wire 1 ?' inst_programCounter|outAddy [15] $end
$var wire 1 @' inst_programCounter|outAddy [14] $end
$var wire 1 A' inst_programCounter|outAddy [13] $end
$var wire 1 B' inst_programCounter|outAddy [12] $end
$var wire 1 C' inst_programCounter|outAddy [11] $end
$var wire 1 D' inst_programCounter|outAddy [10] $end
$var wire 1 E' inst_programCounter|outAddy [9] $end
$var wire 1 F' inst_programCounter|outAddy [8] $end
$var wire 1 G' inst_programCounter|outAddy [7] $end
$var wire 1 H' inst_programCounter|outAddy [6] $end
$var wire 1 I' inst_programCounter|outAddy [5] $end
$var wire 1 J' inst_programCounter|outAddy [4] $end
$var wire 1 K' inst_programCounter|outAddy [3] $end
$var wire 1 L' inst_programCounter|outAddy [2] $end
$var wire 1 M' inst_programCounter|outAddy [1] $end
$var wire 1 N' inst_programCounter|outAddy [0] $end
$var wire 1 O' inst_controlUnity|cu_aluOp [3] $end
$var wire 1 P' inst_controlUnity|cu_aluOp [2] $end
$var wire 1 Q' inst_controlUnity|cu_aluOp [1] $end
$var wire 1 R' inst_controlUnity|cu_aluOp [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b0 "
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
1-
0,
0+
0*
0)
0(
1'
1&
0%
1$
0#
0b
0a
1`
1_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0f
0e
0d
0c
0(!
0'!
1&!
1%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0)!
10!
0/!
0.!
0-!
0,!
0+!
0*!
17!
16!
15!
14!
03!
02!
11!
0>!
1=!
0<!
0;!
1:!
09!
08!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0~!
0}!
1|!
1{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
1@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0A"
1B"
xC"
1D"
1E"
1F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
1W"
0X"
0Y"
0Z"
0["
0\"
0]"
1^"
1_"
1`"
1a"
0b"
0c"
1d"
0e"
1f"
0g"
0h"
1i"
0j"
0k"
0l"
1m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
11#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
1d#
0e#
0f#
0g#
0h#
0i#
1j#
1k#
0l#
1m#
0n#
0o#
0p#
1q#
1r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
13$
14$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
1u$
1v$
1w$
0x$
0y$
0z$
1{$
0|$
0}$
0~$
0!%
0"%
0#%
1$%
1%%
0&%
0'%
0(%
1)%
0*%
0+%
0,%
0-%
0.%
1/%
10%
11%
02%
03%
14%
05%
06%
17%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
1D%
0E%
1F%
0G%
0H%
0I%
0J%
0K%
0L%
1M%
0N%
0O%
0P%
1Q%
0R%
1S%
0T%
0U%
1V%
0W%
0X%
0Y%
1Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
1b%
0c%
0d%
1e%
0f%
0g%
1h%
0i%
0j%
0k%
0l%
0m%
1n%
0o%
1p%
0q%
1r%
1s%
0t%
0u%
1v%
1w%
1x%
0y%
0z%
1{%
1|%
0}%
0~%
1!&
0"&
1#&
0$&
0%&
1&&
0'&
1(&
0)&
1*&
0+&
1,&
0-&
0.&
1/&
00&
11&
02&
13&
04&
15&
06&
07&
18&
19&
0:&
1;&
0<&
0=&
1>&
0?&
1@&
1A&
1B&
0C&
0D&
1E&
1F&
0G&
1H&
0I&
0J&
1K&
0L&
0M&
0N&
0O&
0P&
1Q&
0R&
0S&
0T&
0U&
0V&
1W&
1X&
0Y&
1Z&
1[&
1\&
1]&
1^&
1_&
0`&
0a&
0b&
1c&
1d&
0e&
0f&
0g&
0h&
0i&
0j&
1k&
0l&
0m&
0n&
0o&
0p&
1q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
1y&
0z&
0{&
0|&
0}&
0~&
1!'
0"'
0#'
0$'
0%'
0&'
1''
0('
0)'
0*'
0+'
0,'
1-'
0.'
0/'
00'
01'
02'
13'
04'
05'
06'
07'
08'
19'
0:'
0;'
0<'
0='
1>'
0N'
0M'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0R'
0Q'
0P'
zO'
$end
#50000
0!
0u$
0v$
#100000
1!
1u$
1v$
1N'
16%
01%
1&%
0$%
0{$
18%
1e#
1='
1z%
1U%
1'%
1,
1\%
0%%
0m"
12$
04$
0d#
0r%
0V%
1y%
1]%
0-
0%!
1'!
0@"
1(%
1n"
0p%
1c%
0x%
1?"
0s%
1}%
10#
1p#
02#
0r#
1t%
0{%
0>&
1=&
1O&
1$&
1N&
0{!
0_
1}!
1a
0|%
1C&
1g&
1e&
0E&
0Q&
1t&
1p&
1n&
1l&
1j&
0g&
1S&
1u&
0q&
1o&
1m&
0k&
0f"
1g"
1h"
0i"
1k"
0t&
1r&
0n&
0l&
0c&
0]&
0[&
1Y&
18!
0:!
1;!
1<!
0=!
0u&
1s&
0o&
0m&
0d&
0^&
0\&
0Z&
0_"
0`"
0a"
0d"
0g"
0h"
1j"
0k"
08!
19!
0;!
0<!
01!
04!
05!
06!
#150000
0!
0u$
0v$
#200000
1!
1u$
1v$
1M'
0N'
08&
06%
0/%
0)%
0'%
1#%
1z$
11%
0&%
1$%
1{$
08%
0e#
09&
0='
0z%
0U%
1*%
1X%
15%
1|$
04%
1)%
1'%
0,
0\%
00%
0(%
1<%
1%%
12%
1O#
1Q#
1`#
1l#
1S$
1m"
1R$
0n"
0k#
0m#
02$
14$
1d#
1\"
0K&
1r%
1V%
0t%
1!%
0*%
0y%
0]%
1z%
1[%
1@%
1=%
1I%
19%
14%
1+!
1-
1%!
0'!
0$
0&
0?"
1]!
1@"
1\!
1%
11
1@
1B
1u&
1q&
1o&
1m&
1k&
1i&
1d&
1b&
1`&
1^&
1\&
1Z&
1M&
1L&
1J&
1+%
1Q'
1R'
1(%
1n"
1q$
1r$
1o"
1X"
1Z"
1]"
1["
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1k"
1Y"
1p%
0c%
1{%
1J%
1H%
1l%
1O%
1u%
0r%
1q%
1_%
0Z%
0V%
0S%
1R%
0Q%
0[%
0X%
1W%
1.!
18!
1:!
1;!
1<!
1=!
1>!
11!
12!
13!
14!
15!
16!
1,!
1*!
1-!
1/!
1>"
1e
1f
1?"
1s%
0(%
0}%
0R'
10&
1o%
1i%
14#
1t#
13#
1s#
15#
1u#
0q$
00#
0p#
0n"
12#
1r#
1d%
1t%
1|%
1N%
0l%
0v%
0e%
1g%
1f%
1k%
0/&
0n%
0h%
1x%
1>&
0=&
0O&
0$&
0N&
0u%
1a%
0_%
1^%
1[%
1Z%
1X%
0W%
1V%
1T%
16&
05&
1+&
0*&
1)&
0(&
1{!
1_
0?"
0}!
0a
0f
1x!
1\
1z!
1^
1y!
1]
1"&
0w%
01#
0q#
1/#
1o#
1e%
0p%
0,&
0O%
1/&
1h%
1n%
1y%
0C&
1g&
1%&
1v%
1`%
0x%
1?&
17&
0r&
1n&
1l&
0j&
1h&
0#&
0F&
1~!
1b
0|!
0`
1w%
1<'
1j%
00&
0o%
0i%
04#
0t#
03#
0s#
05#
0u#
1l"
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
1?#
1@#
1A#
1!$
1"$
1#$
11#
1q#
0f%
0k%
1-&
1R&
1Q&
1r&
0n&
1j&
0h&
1=&
0b%
0!&
0y%
1C&
0@&
1U&
1$&
1N&
0%&
1E&
0>&
06&
14&
03&
0+&
0)&
15&
1*&
1(&
1|!
1`
1l!
1m!
1n!
1P
1Q
1R
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1o!
1p!
1q!
1r!
1s!
1t!
1u!
1v!
1w!
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
1N
1O
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1)!
0x!
0\
0z!
0^
0y!
0]
0s%
10&
1i%
1o%
1}%
10#
1p#
13#
1s#
14#
1t#
15#
1u#
02#
0r#
0g%
0n%
1f&
0e&
1>&
1x%
0Q&
1V&
0U&
1I&
0W&
0E&
1O&
1F&
1D&
1@&
0;&
04&
16&
1+&
1)&
05&
0(&
0*&
0N&
0{!
0_
1x!
1\
1y!
1]
1z!
1^
1}!
1a
0"&
0}%
00#
0p#
0/#
0o#
0/&
0h%
0r&
0l&
1G&
0D&
0@&
1y%
0g&
0f&
0_&
0Y&
0F&
1P&
0H&
0V&
1U&
0I&
1;&
06&
0)&
0+&
0O&
1#&
1N&
0~!
0b
0}!
0a
0<'
0j%
0o%
03#
0s#
0l"
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
0?#
0@#
0A#
0!$
0"$
0#$
1H&
0U&
1T&
1I&
0p&
0j&
1e&
0S&
1_&
1Y&
0G&
0?&
07&
0$&
0N&
1F&
0>&
16&
13&
1)&
1*&
0l!
0m!
0n!
0P
0Q
0R
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0)!
0z!
0^
00&
0i%
1}%
10#
1p#
04#
0t#
05#
0u#
0I&
1a&
1[&
1r&
1p&
1j&
0R&
0P&
1@&
1E&
1O&
0;&
17&
06&
15&
0)&
1(&
1$&
1N&
0x!
0\
0y!
0]
1}!
1a
1S&
1U&
0T&
1G&
1;&
07&
0E&
0a&
0[&
1R&
0H&
0G&
0U&
0e&
1V&
0R&
1H&
1W&
0r&
0p&
0j&
0_&
0Y&
0W&
1e&
0V&
1r&
1p&
1j&
1_&
1Y&
1W&
#250000
0!
0u$
0v$
#300000
1!
1u$
1v$
1L'
0M'
1N'
18&
1*%
0#%
0z$
1/%
0'%
0X%
05%
01%
1&%
0$%
0{$
02%
0<%
0+%
0%%
0m"
0o"
0R$
0O#
0Q#
0`#
0l#
0S$
19&
0|$
0d%
0t%
1'%
0I%
09%
13%
0z%
0[%
0@%
0=%
0\!
0%
01
0@
0B
0]!
0>"
0@"
10%
0Q'
0r$
1k#
1m#
0\"
1K&
0!%
1p%
0N%
1l%
1,&
1O%
1c%
0x%
0J%
0H%
03%
1.&
0y%
1r%
0q%
0a%
0^%
0T%
1S%
0R%
1Q%
0+!
1$
1&
0e
0u&
0q&
0o&
0m&
0k&
0i&
0d&
0b&
0`&
0^&
0\&
0Z&
0M&
0L&
0J&
0w%
1P'
1s$
01#
0q#
0X"
0Z"
0]"
0["
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0k"
0Y"
0O%
1m%
0-&
1P%
1t%
0{%
0l%
1/&
0`%
1n%
1h%
0F&
1E&
1u%
0r%
1q%
1_%
1]%
1[%
1X%
1W%
1R%
0Q%
0.!
08!
0:!
0;!
0<!
0=!
0>!
01!
02!
03!
04!
05!
06!
0,!
0*!
0-!
0/!
0|!
0`
1d
1+%
1(%
1s%
0P'
1w%
11#
1q#
0s$
12#
1r#
1n"
1o"
0P%
0n%
0.&
0h%
0|%
0m%
1b%
1!&
1R&
1F&
0v%
0t%
0p%
0/&
1>&
0=&
0u%
1r%
0q%
0_%
0]%
0[%
0X%
0W%
0R%
1Q%
0E&
1>"
1?"
1{!
1_
0d
1|!
1`
0}%
00#
0p#
1h%
1/&
1n%
0c%
1x%
0e&
0R&
0C&
1v%
1t%
1p%
0O&
0$&
0N&
0}!
0a
0w%
01#
0q#
0t%
1{%
0r&
0p&
0j&
1g&
1e&
1Q&
1%&
0F&
0|!
0`
1w%
11#
1q#
1|%
1t&
1p&
1n&
1l&
1j&
0g&
0e&
0S&
1=&
1R&
1F&
0%&
1E&
1|!
1`
0s&
1q&
1k&
1f"
1i"
0j"
0t&
0p&
0n&
0l&
0j&
1c&
1]&
1[&
0Y&
1g&
1f&
1S&
0R&
0=&
09!
1:!
1=!
1u&
0q&
1o&
1m&
0k&
0f"
1g"
1h"
0i"
1k"
1p&
1j&
0c&
0]&
0[&
1Y&
0g&
0f&
0S&
18!
0:!
1;!
1<!
0=!
0u&
1q&
0o&
0m&
1k&
1d&
1^&
1\&
1Z&
1_"
1`"
1a"
1d"
1f"
0g"
0h"
1i"
0k"
0p&
0j&
1c&
1]&
1[&
0Y&
08!
1:!
0;!
0<!
1=!
11!
14!
15!
16!
0q&
0k&
0d&
0^&
0\&
0Z&
0_"
0`"
0a"
0d"
0f"
0i"
0:!
0=!
01!
04!
05!
06!
1q&
1k&
1d&
1^&
1\&
1Z&
1_"
1`"
1a"
1d"
1f"
1i"
1:!
1=!
11!
14!
15!
16!
#350000
0!
0u$
0v$
#400000
1!
1u$
1v$
1M'
0N'
08&
16%
0/%
0)%
0'%
1z$
1y$
11%
0&%
1$%
1{$
00%
0k#
0m#
09&
1='
1Y%
1U%
1,%
0*%
04%
1)%
1'%
0$
0&
0(%
0>'
1%%
1m"
0j#
0n"
04$
03$
0d#
1\"
0K&
0v%
0Z%
0r%
0V%
1-%
0,%
1*%
1+!
0-
0&!
0%!
0?"
0'
1@"
1u&
1s&
1o&
1m&
1i&
1b&
1`&
1M&
1L&
1J&
0+%
1R'
1(%
1n"
1q$
0o"
1X"
1Z"
1]"
1["
1b"
1c"
1e"
1g"
1h"
1j"
1k"
1Y"
1d%
1t%
0p%
0-%
0|%
0{%
1y%
1q%
1_%
1^%
1[%
1X%
1W%
0S%
1R%
0Q%
1.!
18!
19!
1;!
1<!
1>!
12!
13!
1,!
1*!
1-!
1/!
0>"
1f
1?"
0w%
0s%
1.%
1+%
10&
1o%
1i%
14#
1t#
13#
1s#
15#
1u#
1o"
1p"
02#
0r#
01#
0q#
0e%
0!&
0x%
0t%
1g%
1f%
1k%
0/&
0n%
0h%
0F&
1%&
0E&
0>&
1=&
16&
05&
1+&
0*&
1)&
0(&
0|!
0`
0{!
0_
1="
1>"
1x!
1\
1z!
1^
1y!
1]
1w%
0.%
1}%
1"&
1/#
1o#
10#
1p#
0p"
11#
1q#
0k%
0y%
1/&
1h%
0g%
1n%
1R&
0&&
0=&
1F&
1C&
1?&
17&
0%&
1E&
1O&
1$&
1N&
1p&
1l&
0#&
1|!
1`
0="
1}!
1a
1~!
1b
0"&
0w%
1<'
1j%
00&
0o%
0i%
04#
0t#
03#
0s#
05#
0u#
1l"
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
1?#
1@#
1A#
1!$
1"$
1#$
01#
0q#
0/#
0o#
0n%
0/&
0h%
1g&
1'&
0R&
0Q&
1D&
1U&
1&&
1=&
0N&
0p&
0l&
1#&
06&
14&
03&
0+&
0)&
15&
1(&
0~!
0b
0|!
0`
1l!
1m!
1n!
1P
1Q
1R
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1o!
1p!
1q!
1r!
1s!
1t!
1u!
1v!
1w!
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
1N
1O
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1)!
0x!
0\
0z!
0^
0y!
0]
0}%
10&
1i%
0<'
0j%
1o%
13#
1s#
0l"
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
0?#
0@#
0A#
0!$
0"$
0#$
14#
1t#
15#
1u#
00#
0p#
1p&
1j&
1h&
0g&
1e&
1S&
1R&
1P&
0H&
0c&
1Y&
0W&
0'&
0O&
0$&
0;&
04&
16&
1)&
05&
0F&
13&
1+&
0}!
0a
1x!
1\
1y!
1]
0l!
0m!
0n!
0P
0Q
0R
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0)!
1z!
1^
0o%
00&
0i%
04#
0t#
05#
0u#
03#
0s#
1r&
0h&
0]&
0[&
0S&
0U&
1I&
1%&
0E&
0D&
0C&
0@&
1;&
06&
0R&
1Q&
0P&
0+&
1*&
15&
0)&
0z!
0^
0x!
0\
0y!
0]
1c&
1]&
1[&
0Y&
1W&
0&&
0=&
1R&
1H&
1T&
1D&
1C&
1@&
0?&
07&
0e&
1'&
0*&
1g&
1f&
1S&
0T&
0I&
0c&
1a&
0]&
1Y&
0W&
0R&
0H&
0D&
0r&
0p&
0j&
01&
0(&
1p&
1j&
0a&
0[&
1W&
0g&
0f&
0S&
1V&
1R&
0Q&
1H&
12&
05&
0p&
0j&
1[&
0Y&
0W&
1g&
1S&
0V&
03&
1p&
1j&
1h&
0[&
1Y&
1W&
#450000
0!
0u$
0v$
#500000
1!
1u$
1v$
1N'
01%
1&%
0$%
0{$
0)%
0'%
0%%
0m"
1,%
0*%
0@"
0(%
0n"
1-%
0?"
0+%
0o"
0>"
1.%
1p"
1="
#550000
0!
0u$
0v$
#600000
1!
1u$
1v$
1K'
0L'
0M'
0N'
07%
0w$
0-%
18&
0,%
1*%
1/%
1)%
1'%
0&%
1$%
1{$
08&
1x$
19&
1w$
1-%
0*%
0'%
0.%
1+%
1(%
1%%
1m"
1n"
1o"
0p"
0\"
09&
1K&
0x$
0+!
0="
1>"
1?"
1@"
1"%
0u&
0s&
0q&
0o&
0m&
0k&
0d&
0b&
0`&
0^&
0\&
0Z&
0M&
0L&
0J&
1.%
0+%
0(%
0n"
0o"
1p"
0X"
0Z"
0]"
0["
0_"
0`"
0a"
0b"
0c"
0d"
0f"
0g"
0h"
0i"
0j"
0k"
1q"
0Y"
1\"
0K&
1+!
0.!
1<"
08!
09!
0:!
0;!
0<!
0=!
01!
02!
03!
04!
05!
06!
0,!
0*!
0-!
0/!
1="
0>"
0?"
1u&
1s&
1q&
1o&
1m&
1k&
1d&
1b&
1`&
1^&
1\&
1Z&
1M&
1L&
1J&
0"%
0q"
1X"
1Z"
1]"
1["
1_"
1`"
1a"
1b"
1c"
1d"
1f"
1g"
1h"
1i"
1j"
1k"
1Y"
1.!
18!
19!
1:!
1;!
1<!
1=!
11!
12!
13!
14!
15!
16!
1,!
1*!
1-!
1/!
0<"
#650000
0!
0u$
0v$
#700000
1!
1u$
1v$
1N'
1&%
0$%
0{$
1'%
0%%
0m"
0@"
1(%
1n"
1?"
#750000
0!
0u$
0v$
#800000
1!
1u$
1v$
1M'
0N'
0/%
0)%
0'%
0&%
1$%
1{$
1*%
1)%
1'%
0(%
1%%
1m"
0n"
0*%
0?"
1@"
1+%
1(%
1n"
1o"
1>"
1?"
0+%
0o"
0>"
#850000
0!
0u$
0v$
#900000
1!
1u$
1v$
1N'
1&%
0$%
0{$
0)%
0'%
0%%
0m"
1*%
0@"
0(%
0n"
0?"
1+%
1o"
1>"
#950000
0!
0u$
0v$
#1000000
