WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500063 heartbeat IPC: 3.9999 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500064 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10626189 heartbeat IPC: 1.2306 cumulative IPC: 1.2306 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 18607506 heartbeat IPC: 1.25293 cumulative IPC: 1.24167 (Simulation time: 0 hr 1 min 24 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 26615414 heartbeat IPC: 1.24877 cumulative IPC: 1.24403 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 34668768 heartbeat IPC: 1.24172 cumulative IPC: 1.24345 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 42790944 heartbeat IPC: 1.2312 cumulative IPC: 1.24098 (Simulation time: 0 hr 3 min 2 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 40290881 cumulative IPC: 1.24098 (Simulation time: 0 hr 3 min 2 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 40290881 (Simulation time: 0 hr 3 min 2 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.24098 instructions: 50000003 cycles: 40290881
CPU 0 Branch Prediction Accuracy: 88.0955% MPKI: 17.6905 Average ROB Occupancy at Mispredict: 23.0846
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 17.1688
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:      37415  HIT:      10296  MISS:      27119
LLC LOAD         ACCESS:      15046  HIT:        814  MISS:      14232
LLC RFO          ACCESS:        773  HIT:        424  MISS:        349
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       8701  HIT:       8692  MISS:          9
LLC TRANSLATION  ACCESS:      12895  HIT:        366  MISS:      12529
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 122.597 cycles
cpu0_DTLB TOTAL       ACCESS:   13091070  HIT:   13032806  MISS:      58264
cpu0_DTLB LOAD         ACCESS:   13091070  HIT:   13032806  MISS:      58264
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 101.686 cycles
cpu0_ITLB TOTAL       ACCESS:    3602257  HIT:    3602257  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3602257  HIT:    3602257  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15824055  HIT:   15693780  MISS:     130275
cpu0_L1D LOAD         ACCESS:    9794775  HIT:    9721518  MISS:      73257
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6010809  HIT:    5971276  MISS:      39533
cpu0_L1D TRANSLATION  ACCESS:      18471  HIT:        986  MISS:      17485
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 34.8805 cycles
cpu0_L1I TOTAL       ACCESS:    4240306  HIT:    4181072  MISS:      59234
cpu0_L1I LOAD         ACCESS:    4240306  HIT:    4181072  MISS:      59234
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.78987 cycles
cpu0_L2C TOTAL       ACCESS:     120838  HIT:      92109  MISS:      28729
cpu0_L2C LOAD         ACCESS:      73868  HIT:      58822  MISS:      15046
cpu0_L2C RFO          ACCESS:      13434  HIT:      12661  MISS:        773
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      16082  HIT:      16067  MISS:         15
cpu0_L2C TRANSLATION  ACCESS:      17454  HIT:       4559  MISS:      12895
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 136.66 cycles
cpu0_STLB TOTAL       ACCESS:      13752  HIT:       4613  MISS:       9139
cpu0_STLB LOAD         ACCESS:      13752  HIT:       4613  MISS:       9139
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 635.237 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11506
  ROW_BUFFER_MISS:      15604
 AVG DBUS CONGESTED CYCLE:    3.98103
 WQ ROW_BUFFER_HIT:         10
  ROW_BUFFER_MISS:       1155  FULL:          0
