<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/include/asm/processor.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/include/asm</a> - processor.h<span style="font-size: 80%;"> (source / <a href="processor.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">55</td>
            <td class="headerCovTableEntry">69</td>
            <td class="headerCovTableEntryMed">79.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-07 12:34:12</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* SPDX-License-Identifier: GPL-2.0 */</a>
<a name="2"><span class="lineNum">       2 </span>            : #ifndef _ASM_X86_PROCESSOR_H</a>
<a name="3"><span class="lineNum">       3 </span>            : #define _ASM_X86_PROCESSOR_H</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;asm/processor-flags.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : </a>
<a name="7"><span class="lineNum">       7 </span>            : /* Forward declaration, a strange C thing */</a>
<a name="8"><span class="lineNum">       8 </span>            : struct task_struct;</a>
<a name="9"><span class="lineNum">       9 </span>            : struct mm_struct;</a>
<a name="10"><span class="lineNum">      10 </span>            : struct io_bitmap;</a>
<a name="11"><span class="lineNum">      11 </span>            : struct vm86;</a>
<a name="12"><span class="lineNum">      12 </span>            : </a>
<a name="13"><span class="lineNum">      13 </span>            : #include &lt;asm/math_emu.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;asm/segment.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;asm/types.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;uapi/asm/sigcontext.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;asm/current.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;asm/cpufeatures.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;asm/page.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;asm/pgtable_types.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;asm/percpu.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;asm/msr.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;asm/desc_defs.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;asm/nops.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;asm/special_insns.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;asm/fpu/types.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;asm/unwind_hints.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;asm/vmxfeatures.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;asm/vdso/processor.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;linux/personality.h&gt;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;linux/cache.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &lt;linux/threads.h&gt;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &lt;linux/math64.h&gt;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &lt;linux/err.h&gt;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &lt;linux/irqflags.h&gt;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &lt;linux/mem_encrypt.h&gt;</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : /*</a>
<a name="40"><span class="lineNum">      40 </span>            :  * We handle most unaligned accesses in hardware.  On the other hand</a>
<a name="41"><span class="lineNum">      41 </span>            :  * unaligned DMA can be quite expensive on some Nehalem processors.</a>
<a name="42"><span class="lineNum">      42 </span>            :  *</a>
<a name="43"><span class="lineNum">      43 </span>            :  * Based on this we disable the IP header alignment in network drivers.</a>
<a name="44"><span class="lineNum">      44 </span>            :  */</a>
<a name="45"><span class="lineNum">      45 </span>            : #define NET_IP_ALIGN    0</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : #define HBP_NUM 4</a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span>            : /*</a>
<a name="50"><span class="lineNum">      50 </span>            :  * These alignment constraints are for performance in the vSMP case,</a>
<a name="51"><span class="lineNum">      51 </span>            :  * but in the task_struct case we must also meet hardware imposed</a>
<a name="52"><span class="lineNum">      52 </span>            :  * alignment requirements of the FPU state:</a>
<a name="53"><span class="lineNum">      53 </span>            :  */</a>
<a name="54"><span class="lineNum">      54 </span>            : #ifdef CONFIG_X86_VSMP</a>
<a name="55"><span class="lineNum">      55 </span>            : # define ARCH_MIN_TASKALIGN             (1 &lt;&lt; INTERNODE_CACHE_SHIFT)</a>
<a name="56"><span class="lineNum">      56 </span>            : # define ARCH_MIN_MMSTRUCT_ALIGN        (1 &lt;&lt; INTERNODE_CACHE_SHIFT)</a>
<a name="57"><span class="lineNum">      57 </span>            : #else</a>
<a name="58"><span class="lineNum">      58 </span>            : # define ARCH_MIN_TASKALIGN             __alignof__(union fpregs_state)</a>
<a name="59"><span class="lineNum">      59 </span>            : # define ARCH_MIN_MMSTRUCT_ALIGN        0</a>
<a name="60"><span class="lineNum">      60 </span>            : #endif</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : enum tlb_infos {</a>
<a name="63"><span class="lineNum">      63 </span>            :         ENTRIES,</a>
<a name="64"><span class="lineNum">      64 </span>            :         NR_INFO</a>
<a name="65"><span class="lineNum">      65 </span>            : };</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : extern u16 __read_mostly tlb_lli_4k[NR_INFO];</a>
<a name="68"><span class="lineNum">      68 </span>            : extern u16 __read_mostly tlb_lli_2m[NR_INFO];</a>
<a name="69"><span class="lineNum">      69 </span>            : extern u16 __read_mostly tlb_lli_4m[NR_INFO];</a>
<a name="70"><span class="lineNum">      70 </span>            : extern u16 __read_mostly tlb_lld_4k[NR_INFO];</a>
<a name="71"><span class="lineNum">      71 </span>            : extern u16 __read_mostly tlb_lld_2m[NR_INFO];</a>
<a name="72"><span class="lineNum">      72 </span>            : extern u16 __read_mostly tlb_lld_4m[NR_INFO];</a>
<a name="73"><span class="lineNum">      73 </span>            : extern u16 __read_mostly tlb_lld_1g[NR_INFO];</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            : /*</a>
<a name="76"><span class="lineNum">      76 </span>            :  *  CPU type and hardware bug flags. Kept separately for each CPU.</a>
<a name="77"><span class="lineNum">      77 </span>            :  *  Members of this structure are referenced in head_32.S, so think twice</a>
<a name="78"><span class="lineNum">      78 </span>            :  *  before touching them. [mj]</a>
<a name="79"><span class="lineNum">      79 </span>            :  */</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : struct cpuinfo_x86 {</a>
<a name="82"><span class="lineNum">      82 </span>            :         __u8                    x86;            /* CPU family */</a>
<a name="83"><span class="lineNum">      83 </span>            :         __u8                    x86_vendor;     /* CPU vendor */</a>
<a name="84"><span class="lineNum">      84 </span>            :         __u8                    x86_model;</a>
<a name="85"><span class="lineNum">      85 </span>            :         __u8                    x86_stepping;</a>
<a name="86"><span class="lineNum">      86 </span>            : #ifdef CONFIG_X86_64</a>
<a name="87"><span class="lineNum">      87 </span>            :         /* Number of 4K pages in DTLB/ITLB combined(in pages): */</a>
<a name="88"><span class="lineNum">      88 </span>            :         int                     x86_tlbsize;</a>
<a name="89"><span class="lineNum">      89 </span>            : #endif</a>
<a name="90"><span class="lineNum">      90 </span>            : #ifdef CONFIG_X86_VMX_FEATURE_NAMES</a>
<a name="91"><span class="lineNum">      91 </span>            :         __u32                   vmx_capability[NVMXINTS];</a>
<a name="92"><span class="lineNum">      92 </span>            : #endif</a>
<a name="93"><span class="lineNum">      93 </span>            :         __u8                    x86_virt_bits;</a>
<a name="94"><span class="lineNum">      94 </span>            :         __u8                    x86_phys_bits;</a>
<a name="95"><span class="lineNum">      95 </span>            :         /* CPUID returned core id bits: */</a>
<a name="96"><span class="lineNum">      96 </span>            :         __u8                    x86_coreid_bits;</a>
<a name="97"><span class="lineNum">      97 </span>            :         __u8                    cu_id;</a>
<a name="98"><span class="lineNum">      98 </span>            :         /* Max extended CPUID function supported: */</a>
<a name="99"><span class="lineNum">      99 </span>            :         __u32                   extended_cpuid_level;</a>
<a name="100"><span class="lineNum">     100 </span>            :         /* Maximum supported CPUID level, -1=no CPUID: */</a>
<a name="101"><span class="lineNum">     101 </span>            :         int                     cpuid_level;</a>
<a name="102"><span class="lineNum">     102 </span>            :         /*</a>
<a name="103"><span class="lineNum">     103 </span>            :          * Align to size of unsigned long because the x86_capability array</a>
<a name="104"><span class="lineNum">     104 </span>            :          * is passed to bitops which require the alignment. Use unnamed</a>
<a name="105"><span class="lineNum">     105 </span>            :          * union to enforce the array is aligned to size of unsigned long.</a>
<a name="106"><span class="lineNum">     106 </span>            :          */</a>
<a name="107"><span class="lineNum">     107 </span>            :         union {</a>
<a name="108"><span class="lineNum">     108 </span>            :                 __u32           x86_capability[NCAPINTS + NBUGINTS];</a>
<a name="109"><span class="lineNum">     109 </span>            :                 unsigned long   x86_capability_alignment;</a>
<a name="110"><span class="lineNum">     110 </span>            :         };</a>
<a name="111"><span class="lineNum">     111 </span>            :         char                    x86_vendor_id[16];</a>
<a name="112"><span class="lineNum">     112 </span>            :         char                    x86_model_id[64];</a>
<a name="113"><span class="lineNum">     113 </span>            :         /* in KB - valid for CPUS which support this call: */</a>
<a name="114"><span class="lineNum">     114 </span>            :         unsigned int            x86_cache_size;</a>
<a name="115"><span class="lineNum">     115 </span>            :         int                     x86_cache_alignment;    /* In bytes */</a>
<a name="116"><span class="lineNum">     116 </span>            :         /* Cache QoS architectural values, valid only on the BSP: */</a>
<a name="117"><span class="lineNum">     117 </span>            :         int                     x86_cache_max_rmid;     /* max index */</a>
<a name="118"><span class="lineNum">     118 </span>            :         int                     x86_cache_occ_scale;    /* scale to bytes */</a>
<a name="119"><span class="lineNum">     119 </span>            :         int                     x86_cache_mbm_width_offset;</a>
<a name="120"><span class="lineNum">     120 </span>            :         int                     x86_power;</a>
<a name="121"><span class="lineNum">     121 </span>            :         unsigned long           loops_per_jiffy;</a>
<a name="122"><span class="lineNum">     122 </span>            :         /* cpuid returned max cores value: */</a>
<a name="123"><span class="lineNum">     123 </span>            :         u16                     x86_max_cores;</a>
<a name="124"><span class="lineNum">     124 </span>            :         u16                     apicid;</a>
<a name="125"><span class="lineNum">     125 </span>            :         u16                     initial_apicid;</a>
<a name="126"><span class="lineNum">     126 </span>            :         u16                     x86_clflush_size;</a>
<a name="127"><span class="lineNum">     127 </span>            :         /* number of cores as seen by the OS: */</a>
<a name="128"><span class="lineNum">     128 </span>            :         u16                     booted_cores;</a>
<a name="129"><span class="lineNum">     129 </span>            :         /* Physical processor id: */</a>
<a name="130"><span class="lineNum">     130 </span>            :         u16                     phys_proc_id;</a>
<a name="131"><span class="lineNum">     131 </span>            :         /* Logical processor id: */</a>
<a name="132"><span class="lineNum">     132 </span>            :         u16                     logical_proc_id;</a>
<a name="133"><span class="lineNum">     133 </span>            :         /* Core id: */</a>
<a name="134"><span class="lineNum">     134 </span>            :         u16                     cpu_core_id;</a>
<a name="135"><span class="lineNum">     135 </span>            :         u16                     cpu_die_id;</a>
<a name="136"><span class="lineNum">     136 </span>            :         u16                     logical_die_id;</a>
<a name="137"><span class="lineNum">     137 </span>            :         /* Index into per_cpu list: */</a>
<a name="138"><span class="lineNum">     138 </span>            :         u16                     cpu_index;</a>
<a name="139"><span class="lineNum">     139 </span>            :         u32                     microcode;</a>
<a name="140"><span class="lineNum">     140 </span>            :         /* Address space bits used by the cache internally */</a>
<a name="141"><span class="lineNum">     141 </span>            :         u8                      x86_cache_bits;</a>
<a name="142"><span class="lineNum">     142 </span>            :         unsigned                initialized : 1;</a>
<a name="143"><span class="lineNum">     143 </span>            : } __randomize_layout;</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : struct cpuid_regs {</a>
<a name="146"><span class="lineNum">     146 </span>            :         u32 eax, ebx, ecx, edx;</a>
<a name="147"><span class="lineNum">     147 </span>            : };</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span>            : enum cpuid_regs_idx {</a>
<a name="150"><span class="lineNum">     150 </span>            :         CPUID_EAX = 0,</a>
<a name="151"><span class="lineNum">     151 </span>            :         CPUID_EBX,</a>
<a name="152"><span class="lineNum">     152 </span>            :         CPUID_ECX,</a>
<a name="153"><span class="lineNum">     153 </span>            :         CPUID_EDX,</a>
<a name="154"><span class="lineNum">     154 </span>            : };</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            : #define X86_VENDOR_INTEL        0</a>
<a name="157"><span class="lineNum">     157 </span>            : #define X86_VENDOR_CYRIX        1</a>
<a name="158"><span class="lineNum">     158 </span>            : #define X86_VENDOR_AMD          2</a>
<a name="159"><span class="lineNum">     159 </span>            : #define X86_VENDOR_UMC          3</a>
<a name="160"><span class="lineNum">     160 </span>            : #define X86_VENDOR_CENTAUR      5</a>
<a name="161"><span class="lineNum">     161 </span>            : #define X86_VENDOR_TRANSMETA    7</a>
<a name="162"><span class="lineNum">     162 </span>            : #define X86_VENDOR_NSC          8</a>
<a name="163"><span class="lineNum">     163 </span>            : #define X86_VENDOR_HYGON        9</a>
<a name="164"><span class="lineNum">     164 </span>            : #define X86_VENDOR_ZHAOXIN      10</a>
<a name="165"><span class="lineNum">     165 </span>            : #define X86_VENDOR_NUM          11</a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            : #define X86_VENDOR_UNKNOWN      0xff</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            : /*</a>
<a name="170"><span class="lineNum">     170 </span>            :  * capabilities of CPUs</a>
<a name="171"><span class="lineNum">     171 </span>            :  */</a>
<a name="172"><span class="lineNum">     172 </span>            : extern struct cpuinfo_x86       boot_cpu_data;</a>
<a name="173"><span class="lineNum">     173 </span>            : extern struct cpuinfo_x86       new_cpu_data;</a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span>            : extern __u32                    cpu_caps_cleared[NCAPINTS + NBUGINTS];</a>
<a name="176"><span class="lineNum">     176 </span>            : extern __u32                    cpu_caps_set[NCAPINTS + NBUGINTS];</a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span>            : #ifdef CONFIG_SMP</a>
<a name="179"><span class="lineNum">     179 </span>            : DECLARE_PER_CPU_READ_MOSTLY(struct cpuinfo_x86, cpu_info);</a>
<a name="180"><span class="lineNum">     180 </span>            : #define cpu_data(cpu)           per_cpu(cpu_info, cpu)</a>
<a name="181"><span class="lineNum">     181 </span>            : #else</a>
<a name="182"><span class="lineNum">     182 </span>            : #define cpu_info                boot_cpu_data</a>
<a name="183"><span class="lineNum">     183 </span>            : #define cpu_data(cpu)           boot_cpu_data</a>
<a name="184"><span class="lineNum">     184 </span>            : #endif</a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            : extern const struct seq_operations cpuinfo_op;</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            : #define cache_line_size()       (boot_cpu_data.x86_cache_alignment)</a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span>            : extern void cpu_detect(struct cpuinfo_x86 *c);</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">          1 : static inline unsigned long long l1tf_pfn_limit(void)</span></a>
<a name="193"><span class="lineNum">     193 </span>            : {</a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">          1 :         return BIT_ULL(boot_cpu_data.x86_cache_bits - 1 - PAGE_SHIFT);</span></a>
<a name="195"><span class="lineNum">     195 </span>            : }</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            : extern void early_cpu_init(void);</a>
<a name="198"><span class="lineNum">     198 </span>            : extern void identify_boot_cpu(void);</a>
<a name="199"><span class="lineNum">     199 </span>            : extern void identify_secondary_cpu(struct cpuinfo_x86 *);</a>
<a name="200"><span class="lineNum">     200 </span>            : extern void print_cpu_info(struct cpuinfo_x86 *);</a>
<a name="201"><span class="lineNum">     201 </span>            : void print_cpu_msr(struct cpuinfo_x86 *);</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            : #ifdef CONFIG_X86_32</a>
<a name="204"><span class="lineNum">     204 </span>            : extern int have_cpuid_p(void);</a>
<a name="205"><span class="lineNum">     205 </span>            : #else</a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">          5 : static inline int have_cpuid_p(void)</span></a>
<a name="207"><span class="lineNum">     207 </span>            : {</a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">          5 :         return 1;</span></a>
<a name="209"><span class="lineNum">     209 </span>            : }</a>
<a name="210"><span class="lineNum">     210 </span>            : #endif</a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">        305 : static inline void native_cpuid(unsigned int *eax, unsigned int *ebx,</span></a>
<a name="212"><span class="lineNum">     212 </span>            :                                 unsigned int *ecx, unsigned int *edx)</a>
<a name="213"><span class="lineNum">     213 </span>            : {</a>
<a name="214"><span class="lineNum">     214 </span>            :         /* ecx is often an input as well as an output. */</a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">        528 :         asm volatile(&quot;cpuid&quot;</span></a>
<a name="216"><span class="lineNum">     216 </span>            :             : &quot;=a&quot; (*eax),</a>
<a name="217"><span class="lineNum">     217 </span>            :               &quot;=b&quot; (*ebx),</a>
<a name="218"><span class="lineNum">     218 </span>            :               &quot;=c&quot; (*ecx),</a>
<a name="219"><span class="lineNum">     219 </span>            :               &quot;=d&quot; (*edx)</a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :             : &quot;0&quot; (*eax), &quot;2&quot; (*ecx)</span></a>
<a name="221"><span class="lineNum">     221 </span>            :             : &quot;memory&quot;);</a>
<a name="222"><span class="lineNum">     222 </span>            : }</a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            : #define native_cpuid_reg(reg)                                   \</a>
<a name="225"><span class="lineNum">     225 </span>            : static inline unsigned int native_cpuid_##reg(unsigned int op)  \</a>
<a name="226"><span class="lineNum">     226 </span>            : {                                                               \</a>
<a name="227"><span class="lineNum">     227 </span>            :         unsigned int eax = op, ebx, ecx = 0, edx;               \</a>
<a name="228"><span class="lineNum">     228 </span>            :                                                                 \</a>
<a name="229"><span class="lineNum">     229 </span>            :         native_cpuid(&amp;eax, &amp;ebx, &amp;ecx, &amp;edx);                   \</a>
<a name="230"><span class="lineNum">     230 </span>            :                                                                 \</a>
<a name="231"><span class="lineNum">     231 </span>            :         return reg;                                             \</a>
<a name="232"><span class="lineNum">     232 </span>            : }</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            : /*</a>
<a name="235"><span class="lineNum">     235 </span>            :  * Native CPUID functions returning a single datum.</a>
<a name="236"><span class="lineNum">     236 </span>            :  */</a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">          5 : native_cpuid_reg(eax)</span></a>
<a name="238"><span class="lineNum">     238 </span>            : native_cpuid_reg(ebx)</a>
<a name="239"><span class="lineNum">     239 </span>            : native_cpuid_reg(ecx)</a>
<a name="240"><span class="lineNum">     240 </span>            : native_cpuid_reg(edx)</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span>            : /*</a>
<a name="243"><span class="lineNum">     243 </span>            :  * Friendlier CR3 helpers.</a>
<a name="244"><span class="lineNum">     244 </span>            :  */</a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">          7 : static inline unsigned long read_cr3_pa(void)</span></a>
<a name="246"><span class="lineNum">     246 </span>            : {</a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">          7 :         return __read_cr3() &amp; CR3_ADDR_MASK;</span></a>
<a name="248"><span class="lineNum">     248 </span>            : }</a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            : static inline unsigned long native_read_cr3_pa(void)</a>
<a name="251"><span class="lineNum">     251 </span>            : {</a>
<a name="252"><span class="lineNum">     252 </span>            :         return __native_read_cr3() &amp; CR3_ADDR_MASK;</a>
<a name="253"><span class="lineNum">     253 </span>            : }</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">          3 : static inline void load_cr3(pgd_t *pgdir)</span></a>
<a name="256"><span class="lineNum">     256 </span>            : {</a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">          6 :         write_cr3(__sme_pa(pgdir));</span></a>
<a name="258"><span class="lineNum">     258 </span>            : }</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            : /*</a>
<a name="261"><span class="lineNum">     261 </span>            :  * Note that while the legacy 'TSS' name comes from 'Task State Segment',</a>
<a name="262"><span class="lineNum">     262 </span>            :  * on modern x86 CPUs the TSS also holds information important to 64-bit mode,</a>
<a name="263"><span class="lineNum">     263 </span>            :  * unrelated to the task-switch mechanism:</a>
<a name="264"><span class="lineNum">     264 </span>            :  */</a>
<a name="265"><span class="lineNum">     265 </span>            : #ifdef CONFIG_X86_32</a>
<a name="266"><span class="lineNum">     266 </span>            : /* This is the TSS defined by the hardware. */</a>
<a name="267"><span class="lineNum">     267 </span>            : struct x86_hw_tss {</a>
<a name="268"><span class="lineNum">     268 </span>            :         unsigned short          back_link, __blh;</a>
<a name="269"><span class="lineNum">     269 </span>            :         unsigned long           sp0;</a>
<a name="270"><span class="lineNum">     270 </span>            :         unsigned short          ss0, __ss0h;</a>
<a name="271"><span class="lineNum">     271 </span>            :         unsigned long           sp1;</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            :         /*</a>
<a name="274"><span class="lineNum">     274 </span>            :          * We don't use ring 1, so ss1 is a convenient scratch space in</a>
<a name="275"><span class="lineNum">     275 </span>            :          * the same cacheline as sp0.  We use ss1 to cache the value in</a>
<a name="276"><span class="lineNum">     276 </span>            :          * MSR_IA32_SYSENTER_CS.  When we context switch</a>
<a name="277"><span class="lineNum">     277 </span>            :          * MSR_IA32_SYSENTER_CS, we first check if the new value being</a>
<a name="278"><span class="lineNum">     278 </span>            :          * written matches ss1, and, if it's not, then we wrmsr the new</a>
<a name="279"><span class="lineNum">     279 </span>            :          * value and update ss1.</a>
<a name="280"><span class="lineNum">     280 </span>            :          *</a>
<a name="281"><span class="lineNum">     281 </span>            :          * The only reason we context switch MSR_IA32_SYSENTER_CS is</a>
<a name="282"><span class="lineNum">     282 </span>            :          * that we set it to zero in vm86 tasks to avoid corrupting the</a>
<a name="283"><span class="lineNum">     283 </span>            :          * stack if we were to go through the sysenter path from vm86</a>
<a name="284"><span class="lineNum">     284 </span>            :          * mode.</a>
<a name="285"><span class="lineNum">     285 </span>            :          */</a>
<a name="286"><span class="lineNum">     286 </span>            :         unsigned short          ss1;    /* MSR_IA32_SYSENTER_CS */</a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            :         unsigned short          __ss1h;</a>
<a name="289"><span class="lineNum">     289 </span>            :         unsigned long           sp2;</a>
<a name="290"><span class="lineNum">     290 </span>            :         unsigned short          ss2, __ss2h;</a>
<a name="291"><span class="lineNum">     291 </span>            :         unsigned long           __cr3;</a>
<a name="292"><span class="lineNum">     292 </span>            :         unsigned long           ip;</a>
<a name="293"><span class="lineNum">     293 </span>            :         unsigned long           flags;</a>
<a name="294"><span class="lineNum">     294 </span>            :         unsigned long           ax;</a>
<a name="295"><span class="lineNum">     295 </span>            :         unsigned long           cx;</a>
<a name="296"><span class="lineNum">     296 </span>            :         unsigned long           dx;</a>
<a name="297"><span class="lineNum">     297 </span>            :         unsigned long           bx;</a>
<a name="298"><span class="lineNum">     298 </span>            :         unsigned long           sp;</a>
<a name="299"><span class="lineNum">     299 </span>            :         unsigned long           bp;</a>
<a name="300"><span class="lineNum">     300 </span>            :         unsigned long           si;</a>
<a name="301"><span class="lineNum">     301 </span>            :         unsigned long           di;</a>
<a name="302"><span class="lineNum">     302 </span>            :         unsigned short          es, __esh;</a>
<a name="303"><span class="lineNum">     303 </span>            :         unsigned short          cs, __csh;</a>
<a name="304"><span class="lineNum">     304 </span>            :         unsigned short          ss, __ssh;</a>
<a name="305"><span class="lineNum">     305 </span>            :         unsigned short          ds, __dsh;</a>
<a name="306"><span class="lineNum">     306 </span>            :         unsigned short          fs, __fsh;</a>
<a name="307"><span class="lineNum">     307 </span>            :         unsigned short          gs, __gsh;</a>
<a name="308"><span class="lineNum">     308 </span>            :         unsigned short          ldt, __ldth;</a>
<a name="309"><span class="lineNum">     309 </span>            :         unsigned short          trace;</a>
<a name="310"><span class="lineNum">     310 </span>            :         unsigned short          io_bitmap_base;</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            : } __attribute__((packed));</a>
<a name="313"><span class="lineNum">     313 </span>            : #else</a>
<a name="314"><span class="lineNum">     314 </span>            : struct x86_hw_tss {</a>
<a name="315"><span class="lineNum">     315 </span>            :         u32                     reserved1;</a>
<a name="316"><span class="lineNum">     316 </span>            :         u64                     sp0;</a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span>            :         /*</a>
<a name="319"><span class="lineNum">     319 </span>            :          * We store cpu_current_top_of_stack in sp1 so it's always accessible.</a>
<a name="320"><span class="lineNum">     320 </span>            :          * Linux does not use ring 1, so sp1 is not otherwise needed.</a>
<a name="321"><span class="lineNum">     321 </span>            :          */</a>
<a name="322"><span class="lineNum">     322 </span>            :         u64                     sp1;</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            :         /*</a>
<a name="325"><span class="lineNum">     325 </span>            :          * Since Linux does not use ring 2, the 'sp2' slot is unused by</a>
<a name="326"><span class="lineNum">     326 </span>            :          * hardware.  entry_SYSCALL_64 uses it as scratch space to stash</a>
<a name="327"><span class="lineNum">     327 </span>            :          * the user RSP value.</a>
<a name="328"><span class="lineNum">     328 </span>            :          */</a>
<a name="329"><span class="lineNum">     329 </span>            :         u64                     sp2;</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            :         u64                     reserved2;</a>
<a name="332"><span class="lineNum">     332 </span>            :         u64                     ist[7];</a>
<a name="333"><span class="lineNum">     333 </span>            :         u32                     reserved3;</a>
<a name="334"><span class="lineNum">     334 </span>            :         u32                     reserved4;</a>
<a name="335"><span class="lineNum">     335 </span>            :         u16                     reserved5;</a>
<a name="336"><span class="lineNum">     336 </span>            :         u16                     io_bitmap_base;</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span>            : } __attribute__((packed));</a>
<a name="339"><span class="lineNum">     339 </span>            : #endif</a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span>            : /*</a>
<a name="342"><span class="lineNum">     342 </span>            :  * IO-bitmap sizes:</a>
<a name="343"><span class="lineNum">     343 </span>            :  */</a>
<a name="344"><span class="lineNum">     344 </span>            : #define IO_BITMAP_BITS                  65536</a>
<a name="345"><span class="lineNum">     345 </span>            : #define IO_BITMAP_BYTES                 (IO_BITMAP_BITS / BITS_PER_BYTE)</a>
<a name="346"><span class="lineNum">     346 </span>            : #define IO_BITMAP_LONGS                 (IO_BITMAP_BYTES / sizeof(long))</a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span>            : #define IO_BITMAP_OFFSET_VALID_MAP                              \</a>
<a name="349"><span class="lineNum">     349 </span>            :         (offsetof(struct tss_struct, io_bitmap.bitmap) -        \</a>
<a name="350"><span class="lineNum">     350 </span>            :          offsetof(struct tss_struct, x86_tss))</a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            : #define IO_BITMAP_OFFSET_VALID_ALL                              \</a>
<a name="353"><span class="lineNum">     353 </span>            :         (offsetof(struct tss_struct, io_bitmap.mapall) -        \</a>
<a name="354"><span class="lineNum">     354 </span>            :          offsetof(struct tss_struct, x86_tss))</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            : #ifdef CONFIG_X86_IOPL_IOPERM</a>
<a name="357"><span class="lineNum">     357 </span>            : /*</a>
<a name="358"><span class="lineNum">     358 </span>            :  * sizeof(unsigned long) coming from an extra &quot;long&quot; at the end of the</a>
<a name="359"><span class="lineNum">     359 </span>            :  * iobitmap. The limit is inclusive, i.e. the last valid byte.</a>
<a name="360"><span class="lineNum">     360 </span>            :  */</a>
<a name="361"><span class="lineNum">     361 </span>            : # define __KERNEL_TSS_LIMIT     \</a>
<a name="362"><span class="lineNum">     362 </span>            :         (IO_BITMAP_OFFSET_VALID_ALL + IO_BITMAP_BYTES + \</a>
<a name="363"><span class="lineNum">     363 </span>            :          sizeof(unsigned long) - 1)</a>
<a name="364"><span class="lineNum">     364 </span>            : #else</a>
<a name="365"><span class="lineNum">     365 </span>            : # define __KERNEL_TSS_LIMIT     \</a>
<a name="366"><span class="lineNum">     366 </span>            :         (offsetof(struct tss_struct, x86_tss) + sizeof(struct x86_hw_tss) - 1)</a>
<a name="367"><span class="lineNum">     367 </span>            : #endif</a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span>            : /* Base offset outside of TSS_LIMIT so unpriviledged IO causes #GP */</a>
<a name="370"><span class="lineNum">     370 </span>            : #define IO_BITMAP_OFFSET_INVALID        (__KERNEL_TSS_LIMIT + 1)</a>
<a name="371"><span class="lineNum">     371 </span>            : </a>
<a name="372"><span class="lineNum">     372 </span>            : struct entry_stack {</a>
<a name="373"><span class="lineNum">     373 </span>            :         char    stack[PAGE_SIZE];</a>
<a name="374"><span class="lineNum">     374 </span>            : };</a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span>            : struct entry_stack_page {</a>
<a name="377"><span class="lineNum">     377 </span>            :         struct entry_stack stack;</a>
<a name="378"><span class="lineNum">     378 </span>            : } __aligned(PAGE_SIZE);</a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span>            : /*</a>
<a name="381"><span class="lineNum">     381 </span>            :  * All IO bitmap related data stored in the TSS:</a>
<a name="382"><span class="lineNum">     382 </span>            :  */</a>
<a name="383"><span class="lineNum">     383 </span>            : struct x86_io_bitmap {</a>
<a name="384"><span class="lineNum">     384 </span>            :         /* The sequence number of the last active bitmap. */</a>
<a name="385"><span class="lineNum">     385 </span>            :         u64                     prev_sequence;</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span>            :         /*</a>
<a name="388"><span class="lineNum">     388 </span>            :          * Store the dirty size of the last io bitmap offender. The next</a>
<a name="389"><span class="lineNum">     389 </span>            :          * one will have to do the cleanup as the switch out to a non io</a>
<a name="390"><span class="lineNum">     390 </span>            :          * bitmap user will just set x86_tss.io_bitmap_base to a value</a>
<a name="391"><span class="lineNum">     391 </span>            :          * outside of the TSS limit. So for sane tasks there is no need to</a>
<a name="392"><span class="lineNum">     392 </span>            :          * actually touch the io_bitmap at all.</a>
<a name="393"><span class="lineNum">     393 </span>            :          */</a>
<a name="394"><span class="lineNum">     394 </span>            :         unsigned int            prev_max;</a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span>            :         /*</a>
<a name="397"><span class="lineNum">     397 </span>            :          * The extra 1 is there because the CPU will access an</a>
<a name="398"><span class="lineNum">     398 </span>            :          * additional byte beyond the end of the IO permission</a>
<a name="399"><span class="lineNum">     399 </span>            :          * bitmap. The extra byte must be all 1 bits, and must</a>
<a name="400"><span class="lineNum">     400 </span>            :          * be within the limit.</a>
<a name="401"><span class="lineNum">     401 </span>            :          */</a>
<a name="402"><span class="lineNum">     402 </span>            :         unsigned long           bitmap[IO_BITMAP_LONGS + 1];</a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span>            :         /*</a>
<a name="405"><span class="lineNum">     405 </span>            :          * Special I/O bitmap to emulate IOPL(3). All bytes zero,</a>
<a name="406"><span class="lineNum">     406 </span>            :          * except the additional byte at the end.</a>
<a name="407"><span class="lineNum">     407 </span>            :          */</a>
<a name="408"><span class="lineNum">     408 </span>            :         unsigned long           mapall[IO_BITMAP_LONGS + 1];</a>
<a name="409"><span class="lineNum">     409 </span>            : };</a>
<a name="410"><span class="lineNum">     410 </span>            : </a>
<a name="411"><span class="lineNum">     411 </span>            : struct tss_struct {</a>
<a name="412"><span class="lineNum">     412 </span>            :         /*</a>
<a name="413"><span class="lineNum">     413 </span>            :          * The fixed hardware portion.  This must not cross a page boundary</a>
<a name="414"><span class="lineNum">     414 </span>            :          * at risk of violating the SDM's advice and potentially triggering</a>
<a name="415"><span class="lineNum">     415 </span>            :          * errata.</a>
<a name="416"><span class="lineNum">     416 </span>            :          */</a>
<a name="417"><span class="lineNum">     417 </span>            :         struct x86_hw_tss       x86_tss;</a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span>            :         struct x86_io_bitmap    io_bitmap;</a>
<a name="420"><span class="lineNum">     420 </span>            : } __aligned(PAGE_SIZE);</a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span>            : DECLARE_PER_CPU_PAGE_ALIGNED(struct tss_struct, cpu_tss_rw);</a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span>            : /* Per CPU interrupt stacks */</a>
<a name="425"><span class="lineNum">     425 </span>            : struct irq_stack {</a>
<a name="426"><span class="lineNum">     426 </span>            :         char            stack[IRQ_STACK_SIZE];</a>
<a name="427"><span class="lineNum">     427 </span>            : } __aligned(IRQ_STACK_SIZE);</a>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<a name="429"><span class="lineNum">     429 </span>            : #ifdef CONFIG_X86_32</a>
<a name="430"><span class="lineNum">     430 </span>            : DECLARE_PER_CPU(unsigned long, cpu_current_top_of_stack);</a>
<a name="431"><span class="lineNum">     431 </span>            : #else</a>
<a name="432"><span class="lineNum">     432 </span>            : /* The RO copy can't be accessed with this_cpu_xyz(), so use the RW copy. */</a>
<a name="433"><span class="lineNum">     433 </span>            : #define cpu_current_top_of_stack cpu_tss_rw.x86_tss.sp1</a>
<a name="434"><span class="lineNum">     434 </span>            : #endif</a>
<a name="435"><span class="lineNum">     435 </span>            : </a>
<a name="436"><span class="lineNum">     436 </span>            : #ifdef CONFIG_X86_64</a>
<a name="437"><span class="lineNum">     437 </span>            : struct fixed_percpu_data {</a>
<a name="438"><span class="lineNum">     438 </span>            :         /*</a>
<a name="439"><span class="lineNum">     439 </span>            :          * GCC hardcodes the stack canary as %gs:40.  Since the</a>
<a name="440"><span class="lineNum">     440 </span>            :          * irq_stack is the object at %gs:0, we reserve the bottom</a>
<a name="441"><span class="lineNum">     441 </span>            :          * 48 bytes of the irq stack for the canary.</a>
<a name="442"><span class="lineNum">     442 </span>            :          */</a>
<a name="443"><span class="lineNum">     443 </span>            :         char            gs_base[40];</a>
<a name="444"><span class="lineNum">     444 </span>            :         unsigned long   stack_canary;</a>
<a name="445"><span class="lineNum">     445 </span>            : };</a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span>            : DECLARE_PER_CPU_FIRST(struct fixed_percpu_data, fixed_percpu_data) __visible;</a>
<a name="448"><span class="lineNum">     448 </span>            : DECLARE_INIT_PER_CPU(fixed_percpu_data);</a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span><span class="lineCov">          6 : static inline unsigned long cpu_kernelmode_gs_base(int cpu)</span></a>
<a name="451"><span class="lineNum">     451 </span>            : {</a>
<a name="452"><span class="lineNum">     452 </span><span class="lineCov">          6 :         return (unsigned long)per_cpu(fixed_percpu_data.gs_base, cpu);</span></a>
<a name="453"><span class="lineNum">     453 </span>            : }</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            : DECLARE_PER_CPU(void *, hardirq_stack_ptr);</a>
<a name="456"><span class="lineNum">     456 </span>            : DECLARE_PER_CPU(bool, hardirq_stack_inuse);</a>
<a name="457"><span class="lineNum">     457 </span>            : extern asmlinkage void ignore_sysret(void);</a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span>            : /* Save actual FS/GS selectors and bases to current-&gt;thread */</a>
<a name="460"><span class="lineNum">     460 </span>            : void current_save_fsgs(void);</a>
<a name="461"><span class="lineNum">     461 </span>            : #else   /* X86_64 */</a>
<a name="462"><span class="lineNum">     462 </span>            : #ifdef CONFIG_STACKPROTECTOR</a>
<a name="463"><span class="lineNum">     463 </span>            : /*</a>
<a name="464"><span class="lineNum">     464 </span>            :  * Make sure stack canary segment base is cached-aligned:</a>
<a name="465"><span class="lineNum">     465 </span>            :  *   &quot;For Intel Atom processors, avoid non zero segment base address</a>
<a name="466"><span class="lineNum">     466 </span>            :  *    that is not aligned to cache line boundary at all cost.&quot;</a>
<a name="467"><span class="lineNum">     467 </span>            :  * (Optim Ref Manual Assembly/Compiler Coding Rule 15.)</a>
<a name="468"><span class="lineNum">     468 </span>            :  */</a>
<a name="469"><span class="lineNum">     469 </span>            : struct stack_canary {</a>
<a name="470"><span class="lineNum">     470 </span>            :         char __pad[20];         /* canary at %gs:20 */</a>
<a name="471"><span class="lineNum">     471 </span>            :         unsigned long canary;</a>
<a name="472"><span class="lineNum">     472 </span>            : };</a>
<a name="473"><span class="lineNum">     473 </span>            : DECLARE_PER_CPU_ALIGNED(struct stack_canary, stack_canary);</a>
<a name="474"><span class="lineNum">     474 </span>            : #endif</a>
<a name="475"><span class="lineNum">     475 </span>            : DECLARE_PER_CPU(struct irq_stack *, hardirq_stack_ptr);</a>
<a name="476"><span class="lineNum">     476 </span>            : DECLARE_PER_CPU(struct irq_stack *, softirq_stack_ptr);</a>
<a name="477"><span class="lineNum">     477 </span>            : #endif  /* !X86_64 */</a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span>            : extern unsigned int fpu_kernel_xstate_size;</a>
<a name="480"><span class="lineNum">     480 </span>            : extern unsigned int fpu_user_xstate_size;</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            : struct perf_event;</a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span>            : struct thread_struct {</a>
<a name="485"><span class="lineNum">     485 </span>            :         /* Cached TLS descriptors: */</a>
<a name="486"><span class="lineNum">     486 </span>            :         struct desc_struct      tls_array[GDT_ENTRY_TLS_ENTRIES];</a>
<a name="487"><span class="lineNum">     487 </span>            : #ifdef CONFIG_X86_32</a>
<a name="488"><span class="lineNum">     488 </span>            :         unsigned long           sp0;</a>
<a name="489"><span class="lineNum">     489 </span>            : #endif</a>
<a name="490"><span class="lineNum">     490 </span>            :         unsigned long           sp;</a>
<a name="491"><span class="lineNum">     491 </span>            : #ifdef CONFIG_X86_32</a>
<a name="492"><span class="lineNum">     492 </span>            :         unsigned long           sysenter_cs;</a>
<a name="493"><span class="lineNum">     493 </span>            : #else</a>
<a name="494"><span class="lineNum">     494 </span>            :         unsigned short          es;</a>
<a name="495"><span class="lineNum">     495 </span>            :         unsigned short          ds;</a>
<a name="496"><span class="lineNum">     496 </span>            :         unsigned short          fsindex;</a>
<a name="497"><span class="lineNum">     497 </span>            :         unsigned short          gsindex;</a>
<a name="498"><span class="lineNum">     498 </span>            : #endif</a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span>            : #ifdef CONFIG_X86_64</a>
<a name="501"><span class="lineNum">     501 </span>            :         unsigned long           fsbase;</a>
<a name="502"><span class="lineNum">     502 </span>            :         unsigned long           gsbase;</a>
<a name="503"><span class="lineNum">     503 </span>            : #else</a>
<a name="504"><span class="lineNum">     504 </span>            :         /*</a>
<a name="505"><span class="lineNum">     505 </span>            :          * XXX: this could presumably be unsigned short.  Alternatively,</a>
<a name="506"><span class="lineNum">     506 </span>            :          * 32-bit kernels could be taught to use fsindex instead.</a>
<a name="507"><span class="lineNum">     507 </span>            :          */</a>
<a name="508"><span class="lineNum">     508 </span>            :         unsigned long fs;</a>
<a name="509"><span class="lineNum">     509 </span>            :         unsigned long gs;</a>
<a name="510"><span class="lineNum">     510 </span>            : #endif</a>
<a name="511"><span class="lineNum">     511 </span>            : </a>
<a name="512"><span class="lineNum">     512 </span>            :         /* Save middle states of ptrace breakpoints */</a>
<a name="513"><span class="lineNum">     513 </span>            :         struct perf_event       *ptrace_bps[HBP_NUM];</a>
<a name="514"><span class="lineNum">     514 </span>            :         /* Debug status used for traps, single steps, etc... */</a>
<a name="515"><span class="lineNum">     515 </span>            :         unsigned long           virtual_dr6;</a>
<a name="516"><span class="lineNum">     516 </span>            :         /* Keep track of the exact dr7 value set by the user */</a>
<a name="517"><span class="lineNum">     517 </span>            :         unsigned long           ptrace_dr7;</a>
<a name="518"><span class="lineNum">     518 </span>            :         /* Fault info: */</a>
<a name="519"><span class="lineNum">     519 </span>            :         unsigned long           cr2;</a>
<a name="520"><span class="lineNum">     520 </span>            :         unsigned long           trap_nr;</a>
<a name="521"><span class="lineNum">     521 </span>            :         unsigned long           error_code;</a>
<a name="522"><span class="lineNum">     522 </span>            : #ifdef CONFIG_VM86</a>
<a name="523"><span class="lineNum">     523 </span>            :         /* Virtual 86 mode info */</a>
<a name="524"><span class="lineNum">     524 </span>            :         struct vm86             *vm86;</a>
<a name="525"><span class="lineNum">     525 </span>            : #endif</a>
<a name="526"><span class="lineNum">     526 </span>            :         /* IO permissions: */</a>
<a name="527"><span class="lineNum">     527 </span>            :         struct io_bitmap        *io_bitmap;</a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span>            :         /*</a>
<a name="530"><span class="lineNum">     530 </span>            :          * IOPL. Priviledge level dependent I/O permission which is</a>
<a name="531"><span class="lineNum">     531 </span>            :          * emulated via the I/O bitmap to prevent user space from disabling</a>
<a name="532"><span class="lineNum">     532 </span>            :          * interrupts.</a>
<a name="533"><span class="lineNum">     533 </span>            :          */</a>
<a name="534"><span class="lineNum">     534 </span>            :         unsigned long           iopl_emul;</a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span>            :         unsigned int            sig_on_uaccess_err:1;</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            :         /* Floating point and extended processor state */</a>
<a name="539"><span class="lineNum">     539 </span>            :         struct fpu              fpu;</a>
<a name="540"><span class="lineNum">     540 </span>            :         /*</a>
<a name="541"><span class="lineNum">     541 </span>            :          * WARNING: 'fpu' is dynamically-sized.  It *MUST* be at</a>
<a name="542"><span class="lineNum">     542 </span>            :          * the end.</a>
<a name="543"><span class="lineNum">     543 </span>            :          */</a>
<a name="544"><span class="lineNum">     544 </span>            : };</a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span>            : /* Whitelist the FPU state from the task_struct for hardened usercopy. */</a>
<a name="547"><span class="lineNum">     547 </span><span class="lineCov">          1 : static inline void arch_thread_struct_whitelist(unsigned long *offset,</span></a>
<a name="548"><span class="lineNum">     548 </span>            :                                                 unsigned long *size)</a>
<a name="549"><span class="lineNum">     549 </span>            : {</a>
<a name="550"><span class="lineNum">     550 </span><span class="lineCov">          1 :         *offset = offsetof(struct thread_struct, fpu.state);</span></a>
<a name="551"><span class="lineNum">     551 </span><span class="lineCov">          1 :         *size = fpu_kernel_xstate_size;</span></a>
<a name="552"><span class="lineNum">     552 </span>            : }</a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span>            : /*</a>
<a name="555"><span class="lineNum">     555 </span>            :  * Thread-synchronous status.</a>
<a name="556"><span class="lineNum">     556 </span>            :  *</a>
<a name="557"><span class="lineNum">     557 </span>            :  * This is different from the flags in that nobody else</a>
<a name="558"><span class="lineNum">     558 </span>            :  * ever touches our thread-synchronous status, so we don't</a>
<a name="559"><span class="lineNum">     559 </span>            :  * have to worry about atomic accesses.</a>
<a name="560"><span class="lineNum">     560 </span>            :  */</a>
<a name="561"><span class="lineNum">     561 </span>            : #define TS_COMPAT               0x0002  /* 32bit syscall active (64BIT)*/</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            : static inline void</a>
<a name="564"><span class="lineNum">     564 </span><span class="lineCov">          4 : native_load_sp0(unsigned long sp0)</span></a>
<a name="565"><span class="lineNum">     565 </span>            : {</a>
<a name="566"><span class="lineNum">     566 </span><span class="lineCov">          8 :         this_cpu_write(cpu_tss_rw.x86_tss.sp0, sp0);</span></a>
<a name="567"><span class="lineNum">     567 </span>            : }</a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span><span class="lineCov">     190777 : static __always_inline void native_swapgs(void)</span></a>
<a name="570"><span class="lineNum">     570 </span>            : {</a>
<a name="571"><span class="lineNum">     571 </span>            : #ifdef CONFIG_X86_64</a>
<a name="572"><span class="lineNum">     572 </span><span class="lineCov">     190777 :         asm volatile(&quot;swapgs&quot; ::: &quot;memory&quot;);</span></a>
<a name="573"><span class="lineNum">     573 </span>            : #endif</a>
<a name="574"><span class="lineNum">     574 </span><span class="lineCov">      95391 : }</span></a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span>            : static inline unsigned long current_top_of_stack(void)</a>
<a name="577"><span class="lineNum">     577 </span>            : {</a>
<a name="578"><span class="lineNum">     578 </span>            :         /*</a>
<a name="579"><span class="lineNum">     579 </span>            :          *  We can't read directly from tss.sp0: sp0 on x86_32 is special in</a>
<a name="580"><span class="lineNum">     580 </span>            :          *  and around vm86 mode and sp0 on x86_64 is special because of the</a>
<a name="581"><span class="lineNum">     581 </span>            :          *  entry trampoline.</a>
<a name="582"><span class="lineNum">     582 </span>            :          */</a>
<a name="583"><span class="lineNum">     583 </span>            :         return this_cpu_read_stable(cpu_current_top_of_stack);</a>
<a name="584"><span class="lineNum">     584 </span>            : }</a>
<a name="585"><span class="lineNum">     585 </span>            : </a>
<a name="586"><span class="lineNum">     586 </span>            : static inline bool on_thread_stack(void)</a>
<a name="587"><span class="lineNum">     587 </span>            : {</a>
<a name="588"><span class="lineNum">     588 </span>            :         return (unsigned long)(current_top_of_stack() -</a>
<a name="589"><span class="lineNum">     589 </span>            :                                current_stack_pointer) &lt; THREAD_SIZE;</a>
<a name="590"><span class="lineNum">     590 </span>            : }</a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span>            : #ifdef CONFIG_PARAVIRT_XXL</a>
<a name="593"><span class="lineNum">     593 </span>            : #include &lt;asm/paravirt.h&gt;</a>
<a name="594"><span class="lineNum">     594 </span>            : #else</a>
<a name="595"><span class="lineNum">     595 </span>            : #define __cpuid                 native_cpuid</a>
<a name="596"><span class="lineNum">     596 </span>            : </a>
<a name="597"><span class="lineNum">     597 </span><span class="lineCov">          4 : static inline void load_sp0(unsigned long sp0)</span></a>
<a name="598"><span class="lineNum">     598 </span>            : {</a>
<a name="599"><span class="lineNum">     599 </span><span class="lineCov">          4 :         native_load_sp0(sp0);</span></a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 : }</span></a>
<a name="601"><span class="lineNum">     601 </span>            : </a>
<a name="602"><span class="lineNum">     602 </span>            : #endif /* CONFIG_PARAVIRT_XXL */</a>
<a name="603"><span class="lineNum">     603 </span>            : </a>
<a name="604"><span class="lineNum">     604 </span>            : /* Free all resources held by a thread. */</a>
<a name="605"><span class="lineNum">     605 </span>            : extern void release_thread(struct task_struct *);</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span>            : unsigned long get_wchan(struct task_struct *p);</a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span>            : /*</a>
<a name="610"><span class="lineNum">     610 </span>            :  * Generic CPUID function</a>
<a name="611"><span class="lineNum">     611 </span>            :  * clear %ecx since some cpus (Cyrix MII) do not set or clear %ecx</a>
<a name="612"><span class="lineNum">     612 </span>            :  * resulting in stale register contents being returned.</a>
<a name="613"><span class="lineNum">     613 </span>            :  */</a>
<a name="614"><span class="lineNum">     614 </span><span class="lineCov">        186 : static inline void cpuid(unsigned int op,</span></a>
<a name="615"><span class="lineNum">     615 </span>            :                          unsigned int *eax, unsigned int *ebx,</a>
<a name="616"><span class="lineNum">     616 </span>            :                          unsigned int *ecx, unsigned int *edx)</a>
<a name="617"><span class="lineNum">     617 </span>            : {</a>
<a name="618"><span class="lineNum">     618 </span><span class="lineCov">        186 :         *eax = op;</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineCov">        129 :         *ecx = 0;</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineCov">        265 :         __cpuid(eax, ebx, ecx, edx);</span></a>
<a name="621"><span class="lineNum">     621 </span>            : }</a>
<a name="622"><span class="lineNum">     622 </span>            : </a>
<a name="623"><span class="lineNum">     623 </span>            : /* Some CPUID calls want 'count' to be placed in ecx */</a>
<a name="624"><span class="lineNum">     624 </span><span class="lineCov">        114 : static inline void cpuid_count(unsigned int op, int count,</span></a>
<a name="625"><span class="lineNum">     625 </span>            :                                unsigned int *eax, unsigned int *ebx,</a>
<a name="626"><span class="lineNum">     626 </span>            :                                unsigned int *ecx, unsigned int *edx)</a>
<a name="627"><span class="lineNum">     627 </span>            : {</a>
<a name="628"><span class="lineNum">     628 </span><span class="lineCov">        114 :         *eax = op;</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineCov">        105 :         *ecx = count;</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineCov">        108 :         __cpuid(eax, ebx, ecx, edx);</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineCov">         32 : }</span></a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            : /*</a>
<a name="634"><span class="lineNum">     634 </span>            :  * CPUID functions returning a single datum</a>
<a name="635"><span class="lineNum">     635 </span>            :  */</a>
<a name="636"><span class="lineNum">     636 </span><span class="lineCov">        121 : static inline unsigned int cpuid_eax(unsigned int op)</span></a>
<a name="637"><span class="lineNum">     637 </span>            : {</a>
<a name="638"><span class="lineNum">     638 </span><span class="lineCov">        121 :         unsigned int eax, ebx, ecx, edx;</span></a>
<a name="639"><span class="lineNum">     639 </span>            : </a>
<a name="640"><span class="lineNum">     640 </span><span class="lineCov">        121 :         cpuid(op, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="641"><span class="lineNum">     641 </span>            : </a>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">        119 :         return eax;</span></a>
<a name="643"><span class="lineNum">     643 </span>            : }</a>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<a name="645"><span class="lineNum">     645 </span><span class="lineCov">          4 : static inline unsigned int cpuid_ebx(unsigned int op)</span></a>
<a name="646"><span class="lineNum">     646 </span>            : {</a>
<a name="647"><span class="lineNum">     647 </span><span class="lineCov">          4 :         unsigned int eax, ebx, ecx, edx;</span></a>
<a name="648"><span class="lineNum">     648 </span>            : </a>
<a name="649"><span class="lineNum">     649 </span><span class="lineCov">          4 :         cpuid(op, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="650"><span class="lineNum">     650 </span>            : </a>
<a name="651"><span class="lineNum">     651 </span><span class="lineCov">          4 :         return ebx;</span></a>
<a name="652"><span class="lineNum">     652 </span>            : }</a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 : static inline unsigned int cpuid_ecx(unsigned int op)</span></a>
<a name="655"><span class="lineNum">     655 </span>            : {</a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :         unsigned int eax, ebx, ecx, edx;</span></a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :         cpuid(op, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="659"><span class="lineNum">     659 </span>            : </a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         return ecx;</span></a>
<a name="661"><span class="lineNum">     661 </span>            : }</a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span><span class="lineCov">          4 : static inline unsigned int cpuid_edx(unsigned int op)</span></a>
<a name="664"><span class="lineNum">     664 </span>            : {</a>
<a name="665"><span class="lineNum">     665 </span><span class="lineCov">          4 :         unsigned int eax, ebx, ecx, edx;</span></a>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<a name="667"><span class="lineNum">     667 </span><span class="lineCov">          4 :         cpuid(op, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="668"><span class="lineNum">     668 </span>            : </a>
<a name="669"><span class="lineNum">     669 </span><span class="lineCov">          4 :         return edx;</span></a>
<a name="670"><span class="lineNum">     670 </span>            : }</a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span>            : extern void select_idle_routine(const struct cpuinfo_x86 *c);</a>
<a name="673"><span class="lineNum">     673 </span>            : extern void amd_e400_c1e_apic_setup(void);</a>
<a name="674"><span class="lineNum">     674 </span>            : </a>
<a name="675"><span class="lineNum">     675 </span>            : extern unsigned long            boot_option_idle_override;</a>
<a name="676"><span class="lineNum">     676 </span>            : </a>
<a name="677"><span class="lineNum">     677 </span>            : enum idle_boot_override {IDLE_NO_OVERRIDE=0, IDLE_HALT, IDLE_NOMWAIT,</a>
<a name="678"><span class="lineNum">     678 </span>            :                          IDLE_POLL};</a>
<a name="679"><span class="lineNum">     679 </span>            : </a>
<a name="680"><span class="lineNum">     680 </span>            : extern void enable_sep_cpu(void);</a>
<a name="681"><span class="lineNum">     681 </span>            : extern int sysenter_setup(void);</a>
<a name="682"><span class="lineNum">     682 </span>            : </a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span>            : /* Defined in head.S */</a>
<a name="685"><span class="lineNum">     685 </span>            : extern struct desc_ptr          early_gdt_descr;</a>
<a name="686"><span class="lineNum">     686 </span>            : </a>
<a name="687"><span class="lineNum">     687 </span>            : extern void switch_to_new_gdt(int);</a>
<a name="688"><span class="lineNum">     688 </span>            : extern void load_direct_gdt(int);</a>
<a name="689"><span class="lineNum">     689 </span>            : extern void load_fixmap_gdt(int);</a>
<a name="690"><span class="lineNum">     690 </span>            : extern void load_percpu_segment(int);</a>
<a name="691"><span class="lineNum">     691 </span>            : extern void cpu_init(void);</a>
<a name="692"><span class="lineNum">     692 </span>            : extern void cpu_init_exception_handling(void);</a>
<a name="693"><span class="lineNum">     693 </span>            : extern void cr4_init(void);</a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 : static inline unsigned long get_debugctlmsr(void)</span></a>
<a name="696"><span class="lineNum">     696 </span>            : {</a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         unsigned long debugctlmsr = 0;</span></a>
<a name="698"><span class="lineNum">     698 </span>            : </a>
<a name="699"><span class="lineNum">     699 </span>            : #ifndef CONFIG_X86_DEBUGCTLMSR</a>
<a name="700"><span class="lineNum">     700 </span>            :         if (boot_cpu_data.x86 &lt; 6)</a>
<a name="701"><span class="lineNum">     701 </span>            :                 return 0;</a>
<a name="702"><span class="lineNum">     702 </span>            : #endif</a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :         rdmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr);</span></a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :         return debugctlmsr;</span></a>
<a name="706"><span class="lineNum">     706 </span>            : }</a>
<a name="707"><span class="lineNum">     707 </span>            : </a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 : static inline void update_debugctlmsr(unsigned long debugctlmsr)</span></a>
<a name="709"><span class="lineNum">     709 </span>            : {</a>
<a name="710"><span class="lineNum">     710 </span>            : #ifndef CONFIG_X86_DEBUGCTLMSR</a>
<a name="711"><span class="lineNum">     711 </span>            :         if (boot_cpu_data.x86 &lt; 6)</a>
<a name="712"><span class="lineNum">     712 </span>            :                 return;</a>
<a name="713"><span class="lineNum">     713 </span>            : #endif</a>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 :         wrmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr);</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 : }</span></a>
<a name="716"><span class="lineNum">     716 </span>            : </a>
<a name="717"><span class="lineNum">     717 </span>            : extern void set_task_blockstep(struct task_struct *task, bool on);</a>
<a name="718"><span class="lineNum">     718 </span>            : </a>
<a name="719"><span class="lineNum">     719 </span>            : /* Boot loader type from the setup header: */</a>
<a name="720"><span class="lineNum">     720 </span>            : extern int                      bootloader_type;</a>
<a name="721"><span class="lineNum">     721 </span>            : extern int                      bootloader_version;</a>
<a name="722"><span class="lineNum">     722 </span>            : </a>
<a name="723"><span class="lineNum">     723 </span>            : extern char                     ignore_fpu_irq;</a>
<a name="724"><span class="lineNum">     724 </span>            : </a>
<a name="725"><span class="lineNum">     725 </span>            : #define HAVE_ARCH_PICK_MMAP_LAYOUT 1</a>
<a name="726"><span class="lineNum">     726 </span>            : #define ARCH_HAS_PREFETCHW</a>
<a name="727"><span class="lineNum">     727 </span>            : #define ARCH_HAS_SPINLOCK_PREFETCH</a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span>            : #ifdef CONFIG_X86_32</a>
<a name="730"><span class="lineNum">     730 </span>            : # define BASE_PREFETCH          &quot;&quot;</a>
<a name="731"><span class="lineNum">     731 </span>            : # define ARCH_HAS_PREFETCH</a>
<a name="732"><span class="lineNum">     732 </span>            : #else</a>
<a name="733"><span class="lineNum">     733 </span>            : # define BASE_PREFETCH          &quot;prefetcht0 %P1&quot;</a>
<a name="734"><span class="lineNum">     734 </span>            : #endif</a>
<a name="735"><span class="lineNum">     735 </span>            : </a>
<a name="736"><span class="lineNum">     736 </span>            : /*</a>
<a name="737"><span class="lineNum">     737 </span>            :  * Prefetch instructions for Pentium III (+) and AMD Athlon (+)</a>
<a name="738"><span class="lineNum">     738 </span>            :  *</a>
<a name="739"><span class="lineNum">     739 </span>            :  * It's not worth to care about 3dnow prefetches for the K6</a>
<a name="740"><span class="lineNum">     740 </span>            :  * because they are microcoded there and very slow.</a>
<a name="741"><span class="lineNum">     741 </span>            :  */</a>
<a name="742"><span class="lineNum">     742 </span>            : static inline void prefetch(const void *x)</a>
<a name="743"><span class="lineNum">     743 </span>            : {</a>
<a name="744"><span class="lineNum">     744 </span>            :         alternative_input(BASE_PREFETCH, &quot;prefetchnta %P1&quot;,</a>
<a name="745"><span class="lineNum">     745 </span>            :                           X86_FEATURE_XMM,</a>
<a name="746"><span class="lineNum">     746 </span>            :                           &quot;m&quot; (*(const char *)x));</a>
<a name="747"><span class="lineNum">     747 </span>            : }</a>
<a name="748"><span class="lineNum">     748 </span>            : </a>
<a name="749"><span class="lineNum">     749 </span>            : /*</a>
<a name="750"><span class="lineNum">     750 </span>            :  * 3dnow prefetch to get an exclusive cache line.</a>
<a name="751"><span class="lineNum">     751 </span>            :  * Useful for spinlocks to avoid one state transition in the</a>
<a name="752"><span class="lineNum">     752 </span>            :  * cache coherency protocol:</a>
<a name="753"><span class="lineNum">     753 </span>            :  */</a>
<a name="754"><span class="lineNum">     754 </span><span class="lineCov">     545251 : static __always_inline void prefetchw(const void *x)</span></a>
<a name="755"><span class="lineNum">     755 </span>            : {</a>
<a name="756"><span class="lineNum">     756 </span><span class="lineCov">     545251 :         alternative_input(BASE_PREFETCH, &quot;prefetchw %P1&quot;,</span></a>
<a name="757"><span class="lineNum">     757 </span>            :                           X86_FEATURE_3DNOWPREFETCH,</a>
<a name="758"><span class="lineNum">     758 </span>            :                           &quot;m&quot; (*(const char *)x));</a>
<a name="759"><span class="lineNum">     759 </span><span class="lineCov">      20773 : }</span></a>
<a name="760"><span class="lineNum">     760 </span>            : </a>
<a name="761"><span class="lineNum">     761 </span><span class="lineCov">      11267 : static inline void spin_lock_prefetch(const void *x)</span></a>
<a name="762"><span class="lineNum">     762 </span>            : {</a>
<a name="763"><span class="lineNum">     763 </span><span class="lineCov">      11267 :         prefetchw(x);</span></a>
<a name="764"><span class="lineNum">     764 </span>            : }</a>
<a name="765"><span class="lineNum">     765 </span>            : </a>
<a name="766"><span class="lineNum">     766 </span>            : #define TOP_OF_INIT_STACK ((unsigned long)&amp;init_stack + sizeof(init_stack) - \</a>
<a name="767"><span class="lineNum">     767 </span>            :                            TOP_OF_KERNEL_STACK_PADDING)</a>
<a name="768"><span class="lineNum">     768 </span>            : </a>
<a name="769"><span class="lineNum">     769 </span>            : #define task_top_of_stack(task) ((unsigned long)(task_pt_regs(task) + 1))</a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span>            : #define task_pt_regs(task) \</a>
<a name="772"><span class="lineNum">     772 </span>            : ({                                                                      \</a>
<a name="773"><span class="lineNum">     773 </span>            :         unsigned long __ptr = (unsigned long)task_stack_page(task);     \</a>
<a name="774"><span class="lineNum">     774 </span>            :         __ptr += THREAD_SIZE - TOP_OF_KERNEL_STACK_PADDING;             \</a>
<a name="775"><span class="lineNum">     775 </span>            :         ((struct pt_regs *)__ptr) - 1;                                  \</a>
<a name="776"><span class="lineNum">     776 </span>            : })</a>
<a name="777"><span class="lineNum">     777 </span>            : </a>
<a name="778"><span class="lineNum">     778 </span>            : #ifdef CONFIG_X86_32</a>
<a name="779"><span class="lineNum">     779 </span>            : #define INIT_THREAD  {                                                    \</a>
<a name="780"><span class="lineNum">     780 </span>            :         .sp0                    = TOP_OF_INIT_STACK,                      \</a>
<a name="781"><span class="lineNum">     781 </span>            :         .sysenter_cs            = __KERNEL_CS,                            \</a>
<a name="782"><span class="lineNum">     782 </span>            : }</a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span>            : #define KSTK_ESP(task)          (task_pt_regs(task)-&gt;sp)</a>
<a name="785"><span class="lineNum">     785 </span>            : </a>
<a name="786"><span class="lineNum">     786 </span>            : #else</a>
<a name="787"><span class="lineNum">     787 </span>            : #define INIT_THREAD { }</a>
<a name="788"><span class="lineNum">     788 </span>            : </a>
<a name="789"><span class="lineNum">     789 </span>            : extern unsigned long KSTK_ESP(struct task_struct *task);</a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span>            : #endif /* CONFIG_X86_64 */</a>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<a name="793"><span class="lineNum">     793 </span>            : extern void start_thread(struct pt_regs *regs, unsigned long new_ip,</a>
<a name="794"><span class="lineNum">     794 </span>            :                                                unsigned long new_sp);</a>
<a name="795"><span class="lineNum">     795 </span>            : </a>
<a name="796"><span class="lineNum">     796 </span>            : /*</a>
<a name="797"><span class="lineNum">     797 </span>            :  * This decides where the kernel will search for a free chunk of vm</a>
<a name="798"><span class="lineNum">     798 </span>            :  * space during mmap's.</a>
<a name="799"><span class="lineNum">     799 </span>            :  */</a>
<a name="800"><span class="lineNum">     800 </span>            : #define __TASK_UNMAPPED_BASE(task_size) (PAGE_ALIGN(task_size / 3))</a>
<a name="801"><span class="lineNum">     801 </span>            : #define TASK_UNMAPPED_BASE              __TASK_UNMAPPED_BASE(TASK_SIZE_LOW)</a>
<a name="802"><span class="lineNum">     802 </span>            : </a>
<a name="803"><span class="lineNum">     803 </span>            : #define KSTK_EIP(task)          (task_pt_regs(task)-&gt;ip)</a>
<a name="804"><span class="lineNum">     804 </span>            : </a>
<a name="805"><span class="lineNum">     805 </span>            : /* Get/set a process' ability to use the timestamp counter instruction */</a>
<a name="806"><span class="lineNum">     806 </span>            : #define GET_TSC_CTL(adr)        get_tsc_mode((adr))</a>
<a name="807"><span class="lineNum">     807 </span>            : #define SET_TSC_CTL(val)        set_tsc_mode((val))</a>
<a name="808"><span class="lineNum">     808 </span>            : </a>
<a name="809"><span class="lineNum">     809 </span>            : extern int get_tsc_mode(unsigned long adr);</a>
<a name="810"><span class="lineNum">     810 </span>            : extern int set_tsc_mode(unsigned int val);</a>
<a name="811"><span class="lineNum">     811 </span>            : </a>
<a name="812"><span class="lineNum">     812 </span>            : DECLARE_PER_CPU(u64, msr_misc_features_shadow);</a>
<a name="813"><span class="lineNum">     813 </span>            : </a>
<a name="814"><span class="lineNum">     814 </span>            : #ifdef CONFIG_CPU_SUP_AMD</a>
<a name="815"><span class="lineNum">     815 </span>            : extern u32 amd_get_nodes_per_socket(void);</a>
<a name="816"><span class="lineNum">     816 </span>            : #else</a>
<a name="817"><span class="lineNum">     817 </span>            : static inline u32 amd_get_nodes_per_socket(void)        { return 0; }</a>
<a name="818"><span class="lineNum">     818 </span>            : #endif</a>
<a name="819"><span class="lineNum">     819 </span>            : </a>
<a name="820"><span class="lineNum">     820 </span><span class="lineCov">          1 : static inline uint32_t hypervisor_cpuid_base(const char *sig, uint32_t leaves)</span></a>
<a name="821"><span class="lineNum">     821 </span>            : {</a>
<a name="822"><span class="lineNum">     822 </span><span class="lineCov">          1 :         uint32_t base, eax, signature[3];</span></a>
<a name="823"><span class="lineNum">     823 </span>            : </a>
<a name="824"><span class="lineNum">     824 </span><span class="lineCov">          1 :         for (base = 0x40000000; base &lt; 0x40010000; base += 0x100) {</span></a>
<a name="825"><span class="lineNum">     825 </span><span class="lineCov">          1 :                 cpuid(base, &amp;eax, &amp;signature[0], &amp;signature[1], &amp;signature[2]);</span></a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span><span class="lineCov">          1 :                 if (!memcmp(sig, signature, 12) &amp;&amp;</span></a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 :                     (leaves == 0 || ((eax - base) &gt;= leaves)))</span></a>
<a name="829"><span class="lineNum">     829 </span><span class="lineCov">          1 :                         return base;</span></a>
<a name="830"><span class="lineNum">     830 </span>            :         }</a>
<a name="831"><span class="lineNum">     831 </span>            : </a>
<a name="832"><span class="lineNum">     832 </span>            :         return 0;</a>
<a name="833"><span class="lineNum">     833 </span>            : }</a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span>            : extern unsigned long arch_align_stack(unsigned long sp);</a>
<a name="836"><span class="lineNum">     836 </span>            : void free_init_pages(const char *what, unsigned long begin, unsigned long end);</a>
<a name="837"><span class="lineNum">     837 </span>            : extern void free_kernel_image_pages(const char *what, void *begin, void *end);</a>
<a name="838"><span class="lineNum">     838 </span>            : </a>
<a name="839"><span class="lineNum">     839 </span>            : void default_idle(void);</a>
<a name="840"><span class="lineNum">     840 </span>            : #ifdef  CONFIG_XEN</a>
<a name="841"><span class="lineNum">     841 </span>            : bool xen_set_default_idle(void);</a>
<a name="842"><span class="lineNum">     842 </span>            : #else</a>
<a name="843"><span class="lineNum">     843 </span>            : #define xen_set_default_idle 0</a>
<a name="844"><span class="lineNum">     844 </span>            : #endif</a>
<a name="845"><span class="lineNum">     845 </span>            : </a>
<a name="846"><span class="lineNum">     846 </span>            : void stop_this_cpu(void *dummy);</a>
<a name="847"><span class="lineNum">     847 </span>            : void microcode_check(void);</a>
<a name="848"><span class="lineNum">     848 </span>            : </a>
<a name="849"><span class="lineNum">     849 </span>            : enum l1tf_mitigations {</a>
<a name="850"><span class="lineNum">     850 </span>            :         L1TF_MITIGATION_OFF,</a>
<a name="851"><span class="lineNum">     851 </span>            :         L1TF_MITIGATION_FLUSH_NOWARN,</a>
<a name="852"><span class="lineNum">     852 </span>            :         L1TF_MITIGATION_FLUSH,</a>
<a name="853"><span class="lineNum">     853 </span>            :         L1TF_MITIGATION_FLUSH_NOSMT,</a>
<a name="854"><span class="lineNum">     854 </span>            :         L1TF_MITIGATION_FULL,</a>
<a name="855"><span class="lineNum">     855 </span>            :         L1TF_MITIGATION_FULL_FORCE</a>
<a name="856"><span class="lineNum">     856 </span>            : };</a>
<a name="857"><span class="lineNum">     857 </span>            : </a>
<a name="858"><span class="lineNum">     858 </span>            : extern enum l1tf_mitigations l1tf_mitigation;</a>
<a name="859"><span class="lineNum">     859 </span>            : </a>
<a name="860"><span class="lineNum">     860 </span>            : enum mds_mitigations {</a>
<a name="861"><span class="lineNum">     861 </span>            :         MDS_MITIGATION_OFF,</a>
<a name="862"><span class="lineNum">     862 </span>            :         MDS_MITIGATION_FULL,</a>
<a name="863"><span class="lineNum">     863 </span>            :         MDS_MITIGATION_VMWERV,</a>
<a name="864"><span class="lineNum">     864 </span>            : };</a>
<a name="865"><span class="lineNum">     865 </span>            : </a>
<a name="866"><span class="lineNum">     866 </span>            : #endif /* _ASM_X86_PROCESSOR_H */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
