

================================================================
== Vitis HLS Report for 'dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop'
================================================================
* Date:           Fri Feb 14 09:59:23 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.286 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      520|      520|  5.200 us|  5.200 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop  |      518|      518|         8|          1|          1|   512|       yes|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    262|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     99|    -|
|Register         |        -|    -|     314|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     314|    457|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_15s_32s_32_4_1_U3  |mac_muladd_16s_15s_32s_32_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln39_1_fu_264_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln39_fu_232_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln41_fu_341_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln43_fu_319_p2       |         +|   0|  0|  14|           6|           6|
    |add_ln44_fu_330_p2       |         +|   0|  0|  14|           6|           6|
    |add_ln46_1_fu_310_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln46_fu_382_p2       |         +|   0|  0|  36|          29|          13|
    |add_ln59_1_fu_159_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln59_fu_182_p2       |         +|   0|  0|  13|           4|           1|
    |and_ln55_fu_214_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_188_p2      |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln41_1_fu_346_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln41_fu_208_p2      |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln59_fu_153_p2      |      icmp|   0|  0|  12|          10|          11|
    |empty_fu_238_p2          |        or|   0|  0|   2|           1|           1|
    |grp_fu_402_p2            |    select|   0|  0|  32|           1|           1|
    |n_mid2_fu_244_p3         |    select|   0|  0|   4|           1|           1|
    |select_ln39_1_fu_270_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln39_fu_252_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln55_fu_194_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln59_fu_220_p3    |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln55_fu_202_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 262|         113|          82|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten22_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_n_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_tmp_load               |   9|          2|   32|         64|
    |i_fu_74                                 |   9|          2|    4|          8|
    |indvar_flatten22_fu_78                  |   9|          2|   10|         20|
    |indvar_flatten6_fu_70                   |   9|          2|    8|         16|
    |k_fu_66                                 |   9|          2|    4|          8|
    |n_fu_62                                 |   9|          2|    4|          8|
    |tmp_fu_58                               |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|  110|        220|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln46_1_reg_484                |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |empty_reg_463                     |   1|   0|    1|          0|
    |i_fu_74                           |   4|   0|    4|          0|
    |icmp_ln41_1_reg_499               |   1|   0|    1|          0|
    |icmp_ln59_reg_454                 |   1|   0|    1|          0|
    |indvar_flatten22_fu_78            |  10|   0|   10|          0|
    |indvar_flatten6_fu_70             |   8|   0|    8|          0|
    |k_fu_66                           |   4|   0|    4|          0|
    |n_fu_62                           |   4|   0|    4|          0|
    |n_mid2_reg_468                    |   4|   0|    4|          0|
    |row_outbuf_addr_reg_518           |   6|   0|    6|          0|
    |select_ln39_reg_474               |   4|   0|    4|          0|
    |tmp_fu_58                         |  32|   0|   32|          0|
    |trunc_ln39_reg_458                |   3|   0|    3|          0|
    |trunc_ln46_reg_479                |   3|   0|    3|          0|
    |trunc_ln_reg_523                  |  16|   0|   16|          0|
    |add_ln46_1_reg_484                |  64|  32|    6|          0|
    |empty_reg_463                     |  64|  32|    1|          0|
    |icmp_ln41_1_reg_499               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 314|  96|  130|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop|  return value|
|row_outbuf_address0       |  out|    6|   ap_memory|                                               row_outbuf|         array|
|row_outbuf_ce0            |  out|    1|   ap_memory|                                               row_outbuf|         array|
|row_outbuf_we0            |  out|    1|   ap_memory|                                               row_outbuf|         array|
|row_outbuf_d0             |  out|   16|   ap_memory|                                               row_outbuf|         array|
|buf_2d_in_address0        |  out|    6|   ap_memory|                                                buf_2d_in|         array|
|buf_2d_in_ce0             |  out|    1|   ap_memory|                                                buf_2d_in|         array|
|buf_2d_in_q0              |   in|   16|   ap_memory|                                                buf_2d_in|         array|
|dct_coeff_table_address0  |  out|    6|   ap_memory|                                          dct_coeff_table|         array|
|dct_coeff_table_ce0       |  out|    1|   ap_memory|                                          dct_coeff_table|         array|
|dct_coeff_table_q0        |   in|   15|   ap_memory|                                          dct_coeff_table|         array|
+--------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

