// Seed: 2319333362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_8 = 0;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd61,
    parameter id_5 = 32'd19
) (
    output tri1 id_0,
    output supply1 id_1,
    output tri id_2,
    input supply0 _id_3,
    output tri0 id_4,
    input tri0 _id_5,
    input tri1 id_6
    , id_11,
    input supply1 id_7,
    output supply0 id_8,
    input wand id_9
);
  wire id_12;
  ;
  logic id_13;
  assign id_12 = id_9;
  assign id_8  = id_3 == id_9;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_12,
      id_12
  );
  wire [id_5 : id_3] id_14;
endmodule
