16:57:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\temp_xsdb_launch_script.tcl
16:57:06 INFO  : Platform repository initialization has completed.
16:57:06 INFO  : Registering command handlers for Vitis TCF services
16:57:08 INFO  : XSCT server has started successfully.
16:57:08 INFO  : plnx-install-location is set to ''
16:57:08 INFO  : Successfully done setting XSCT server connection channel  
16:57:08 INFO  : Successfully done query RDI_DATADIR 
16:57:08 INFO  : Successfully done setting workspace for the tool. 
16:58:40 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:58:40 INFO  : Result from executing command 'getPlatforms': 
17:04:41 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:04:41 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:12:57 INFO  : Checking for BSP changes to sync application flags for project 'ultrasonic_isr'...
17:15:55 INFO  : Checking for BSP changes to sync application flags for project 'ultrasonic_isr'...
17:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:55 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:16:55 INFO  : 'jtag frequency' command is executed.
17:16:55 INFO  : Context for 'APU' is selected.
17:16:55 INFO  : System reset is completed.
17:16:58 INFO  : 'after 3000' command is executed.
17:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
17:16:59 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
17:16:59 INFO  : Context for 'APU' is selected.
17:16:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:16:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:59 INFO  : Context for 'APU' is selected.
17:16:59 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
17:16:59 INFO  : 'ps7_init' command is executed.
17:16:59 INFO  : 'ps7_post_config' command is executed.
17:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:00 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:00 INFO  : 'con' command is executed.
17:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:00 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
17:18:24 INFO  : Disconnected from the channel tcfchan#3.
17:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:18:25 INFO  : 'jtag frequency' command is executed.
17:18:25 INFO  : Context for 'APU' is selected.
17:18:25 INFO  : System reset is completed.
17:18:28 INFO  : 'after 3000' command is executed.
17:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
17:18:28 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
17:18:28 INFO  : Context for 'APU' is selected.
17:18:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:28 INFO  : Context for 'APU' is selected.
17:18:28 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
17:18:28 INFO  : 'ps7_init' command is executed.
17:18:29 INFO  : 'ps7_post_config' command is executed.
17:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:29 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:29 INFO  : 'con' command is executed.
17:18:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:29 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
17:21:50 INFO  : Result from executing command 'removePlatformRepo': 
17:22:38 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:22:38 INFO  : Result from executing command 'getPlatforms': 
17:22:51 INFO  : Result from executing command 'removePlatformRepo': 
17:23:41 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:23:41 INFO  : Result from executing command 'getPlatforms': 
17:23:41 INFO  : Checking for BSP changes to sync application flags for project 'ultrasonic_isr'...
17:24:13 INFO  : Disconnected from the channel tcfchan#4.
17:24:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
17:24:13 INFO  : 'jtag frequency' command is executed.
17:24:13 INFO  : Context for 'APU' is selected.
17:24:13 INFO  : System reset is completed.
17:24:16 INFO  : 'after 3000' command is executed.
17:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
17:24:16 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
17:24:16 INFO  : Context for 'APU' is selected.
17:24:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:24:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:16 INFO  : Context for 'APU' is selected.
17:24:16 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
17:24:17 INFO  : 'ps7_init' command is executed.
17:24:17 INFO  : 'ps7_post_config' command is executed.
17:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:17 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:17 INFO  : 'con' command is executed.
17:24:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:17 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
10:36:40 INFO  : Disconnected from the channel tcfchan#10.
21:35:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\temp_xsdb_launch_script.tcl
21:35:50 INFO  : XSCT server has started successfully.
21:35:50 INFO  : plnx-install-location is set to ''
21:35:50 INFO  : Successfully done setting XSCT server connection channel  
21:35:50 INFO  : Successfully done setting workspace for the tool. 
21:35:51 INFO  : Platform repository initialization has completed.
21:35:51 INFO  : Successfully done query RDI_DATADIR 
21:35:51 INFO  : Registering command handlers for Vitis TCF services
21:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:02 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:38:02 INFO  : 'jtag frequency' command is executed.
21:38:02 INFO  : Context for 'APU' is selected.
21:38:02 INFO  : System reset is completed.
21:38:05 INFO  : 'after 3000' command is executed.
21:38:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
21:38:06 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
21:38:06 INFO  : Context for 'APU' is selected.
21:38:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:06 INFO  : Context for 'APU' is selected.
21:38:06 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
21:38:06 INFO  : 'ps7_init' command is executed.
21:38:06 INFO  : 'ps7_post_config' command is executed.
21:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:07 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:07 INFO  : 'con' command is executed.
21:38:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:38:07 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
21:38:48 INFO  : Disconnected from the channel tcfchan#1.
21:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:38:48 INFO  : 'jtag frequency' command is executed.
21:38:48 INFO  : Context for 'APU' is selected.
21:38:48 INFO  : System reset is completed.
21:38:51 INFO  : 'after 3000' command is executed.
21:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
21:38:52 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
21:38:52 INFO  : Context for 'APU' is selected.
21:38:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:54 INFO  : Context for 'APU' is selected.
21:38:54 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
21:38:54 INFO  : 'ps7_init' command is executed.
21:38:54 INFO  : 'ps7_post_config' command is executed.
21:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:55 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:55 INFO  : 'con' command is executed.
21:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:38:55 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
21:40:45 INFO  : Disconnected from the channel tcfchan#2.
21:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:40:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:40:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:58 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:40:58 INFO  : 'jtag frequency' command is executed.
21:40:58 INFO  : Context for 'APU' is selected.
21:40:58 INFO  : System reset is completed.
21:41:01 INFO  : 'after 3000' command is executed.
21:41:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
21:41:02 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
21:41:02 INFO  : Context for 'APU' is selected.
21:41:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:05 INFO  : Context for 'APU' is selected.
21:41:05 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
21:41:05 INFO  : 'ps7_init' command is executed.
21:41:05 INFO  : 'ps7_post_config' command is executed.
21:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:06 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:06 INFO  : 'con' command is executed.
21:41:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:41:06 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
21:41:36 INFO  : Disconnected from the channel tcfchan#3.
21:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:41:37 INFO  : 'jtag frequency' command is executed.
21:41:37 INFO  : Context for 'APU' is selected.
21:41:37 INFO  : System reset is completed.
21:41:40 INFO  : 'after 3000' command is executed.
21:41:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
21:41:40 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
21:41:40 INFO  : Context for 'APU' is selected.
21:41:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:41:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:42 INFO  : Context for 'APU' is selected.
21:41:42 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
21:41:43 INFO  : 'ps7_init' command is executed.
21:41:43 INFO  : 'ps7_post_config' command is executed.
21:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:43 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:44 INFO  : 'con' command is executed.
21:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:41:44 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
21:42:18 INFO  : Disconnected from the channel tcfchan#4.
21:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:18 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:42:18 INFO  : 'jtag frequency' command is executed.
21:42:18 INFO  : Context for 'APU' is selected.
21:42:18 INFO  : System reset is completed.
21:42:21 INFO  : 'after 3000' command is executed.
21:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
21:42:22 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
21:42:22 INFO  : Context for 'APU' is selected.
21:42:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:42:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:24 INFO  : Context for 'APU' is selected.
21:42:24 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
21:42:24 INFO  : 'ps7_init' command is executed.
21:42:24 INFO  : 'ps7_post_config' command is executed.
21:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:25 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:25 INFO  : 'con' command is executed.
21:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:42:25 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
21:44:30 INFO  : Disconnected from the channel tcfchan#5.
21:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:30 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:44:30 INFO  : 'jtag frequency' command is executed.
21:44:30 INFO  : Context for 'APU' is selected.
21:44:30 INFO  : System reset is completed.
21:44:33 INFO  : 'after 3000' command is executed.
21:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
21:44:34 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
21:44:34 INFO  : Context for 'APU' is selected.
21:44:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:44:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:37 INFO  : Context for 'APU' is selected.
21:44:37 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
21:44:37 INFO  : 'ps7_init' command is executed.
21:44:37 INFO  : 'ps7_post_config' command is executed.
21:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:38 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:38 INFO  : 'con' command is executed.
21:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:38 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
21:45:11 INFO  : Disconnected from the channel tcfchan#6.
21:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:45:12 INFO  : 'jtag frequency' command is executed.
21:45:12 INFO  : Context for 'APU' is selected.
21:45:12 INFO  : System reset is completed.
21:45:15 INFO  : 'after 3000' command is executed.
21:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
21:45:15 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
21:45:15 INFO  : Context for 'APU' is selected.
21:45:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:45:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:18 INFO  : Context for 'APU' is selected.
21:45:18 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
21:45:19 INFO  : 'ps7_init' command is executed.
21:45:19 INFO  : 'ps7_post_config' command is executed.
21:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:19 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:19 INFO  : 'con' command is executed.
21:45:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:45:19 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
21:46:22 INFO  : Disconnected from the channel tcfchan#7.
21:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:22 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:46:22 INFO  : 'jtag frequency' command is executed.
21:46:22 INFO  : Context for 'APU' is selected.
21:46:22 INFO  : System reset is completed.
21:46:25 INFO  : 'after 3000' command is executed.
21:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
21:46:25 INFO  : Device configured successfully with "C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit"
21:46:25 INFO  : Context for 'APU' is selected.
21:46:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:28 INFO  : Context for 'APU' is selected.
21:46:28 INFO  : Sourcing of 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl' is done.
21:46:29 INFO  : 'ps7_init' command is executed.
21:46:29 INFO  : 'ps7_post_config' command is executed.
21:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:30 INFO  : The application 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/ultrasonic_isr/Debug/ultrasonic_isr.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:30 INFO  : 'con' command is executed.
21:46:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:46:30 INFO  : Launch script is exported to file 'C:\Users\CamLT\AX7010_Work\UltrasonicFPGA2021\Vitis\ultrasonic_isr_system\_ide\scripts\systemdebugger_ultrasonic_isr_system_standalone.tcl'
08:57:56 INFO  : Checking for BSP changes to sync application flags for project 'ultrasonic_isr'...
