// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/25/2022 23:05:31"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga (
	vga_hsync,
	\VCC ,
	vga_clk,
	print,
	cpu_clk,
	pixel_rgb,
	pixel_address,
	vga_vsync,
	q,
	vga_rgb);
output 	vga_hsync;
input 	\VCC ;
input 	vga_clk;
input 	print;
input 	cpu_clk;
input 	[2:0] pixel_rgb;
output 	[15:0] pixel_address;
output 	vga_vsync;
output 	[2:0] q;
output 	[2:0] vga_rgb;

// Design Ports Information
// vga_hsync	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[15]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[14]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[13]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[12]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[11]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[10]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[9]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[8]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[7]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[6]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[4]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_address[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vsync	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[1]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[0]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VCC	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpu_clk	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_rgb[2]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_rgb[1]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel_rgb[0]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vga_hsync~output_o ;
wire \pixel_address[15]~output_o ;
wire \pixel_address[14]~output_o ;
wire \pixel_address[13]~output_o ;
wire \pixel_address[12]~output_o ;
wire \pixel_address[11]~output_o ;
wire \pixel_address[10]~output_o ;
wire \pixel_address[9]~output_o ;
wire \pixel_address[8]~output_o ;
wire \pixel_address[7]~output_o ;
wire \pixel_address[6]~output_o ;
wire \pixel_address[5]~output_o ;
wire \pixel_address[4]~output_o ;
wire \pixel_address[3]~output_o ;
wire \pixel_address[2]~output_o ;
wire \pixel_address[1]~output_o ;
wire \pixel_address[0]~output_o ;
wire \vga_vsync~output_o ;
wire \q[2]~output_o ;
wire \q[1]~output_o ;
wire \q[0]~output_o ;
wire \vga_rgb[2]~output_o ;
wire \vga_rgb[1]~output_o ;
wire \vga_rgb[0]~output_o ;
wire \vga_clk~input_o ;
wire \vga_clk~inputclkctrl_outclk ;
wire \inst|next_h_count[0]~11_combout ;
wire \inst|Equal0~1_combout ;
wire \VCC~input_o ;
wire \inst|next_h_count[7]~26 ;
wire \inst|next_h_count[8]~27_combout ;
wire \inst|next_h_count[8]~28 ;
wire \inst|next_h_count[9]~29_combout ;
wire \inst|Equal0~2_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|next_h_count[7]~10_combout ;
wire \inst|next_h_count[0]~12 ;
wire \inst|next_h_count[1]~13_combout ;
wire \inst|next_h_count[1]~14 ;
wire \inst|next_h_count[2]~15_combout ;
wire \inst|next_h_count[2]~16 ;
wire \inst|next_h_count[3]~17_combout ;
wire \inst|next_h_count[3]~18 ;
wire \inst|next_h_count[4]~19_combout ;
wire \inst|next_h_count[4]~20 ;
wire \inst|next_h_count[5]~21_combout ;
wire \inst|next_h_count[5]~22 ;
wire \inst|next_h_count[6]~23_combout ;
wire \inst|next_h_count[6]~24 ;
wire \inst|next_h_count[7]~25_combout ;
wire \inst|h_count[8]~feeder_combout ;
wire \inst|always1~0_combout ;
wire \inst|always1~1_combout ;
wire \inst|next_v_count[0]~10_combout ;
wire \inst|next_v_count[6]~23 ;
wire \inst|next_v_count[7]~24_combout ;
wire \inst|next_v_count[7]~25 ;
wire \inst|next_v_count[8]~26_combout ;
wire \inst|next_v_count[8]~27 ;
wire \inst|next_v_count[9]~29_combout ;
wire \inst|Equal1~0_combout ;
wire \inst|Equal1~1_combout ;
wire \inst|Equal1~2_combout ;
wire \inst|next_v_count[0]~28_combout ;
wire \inst|next_v_count[0]~11 ;
wire \inst|next_v_count[1]~12_combout ;
wire \inst|next_v_count[1]~13 ;
wire \inst|next_v_count[2]~14_combout ;
wire \inst|next_v_count[2]~15 ;
wire \inst|next_v_count[3]~16_combout ;
wire \inst|next_v_count[3]~17 ;
wire \inst|next_v_count[4]~18_combout ;
wire \inst|next_v_count[4]~19 ;
wire \inst|next_v_count[5]~20_combout ;
wire \inst|next_v_count[5]~21 ;
wire \inst|next_v_count[6]~22_combout ;
wire \inst|v_count[6]~feeder_combout ;
wire \inst|v_count[5]~feeder_combout ;
wire \inst|LessThan3~0_combout ;
wire \inst|v_count[9]~feeder_combout ;
wire \inst|always1~2_combout ;
wire \inst|Add2~1 ;
wire \inst|Add2~3 ;
wire \inst|Add2~5 ;
wire \inst|Add2~7 ;
wire \inst|Add2~9 ;
wire \inst|Add2~11 ;
wire \inst|Add2~12_combout ;
wire \inst|Add2~10_combout ;
wire \inst|Add2~8_combout ;
wire \inst|Add2~6_combout ;
wire \inst|Add2~4_combout ;
wire \inst|Add2~2_combout ;
wire \inst|Add2~0_combout ;
wire \inst|Add3~1 ;
wire \inst|Add3~3 ;
wire \inst|Add3~5 ;
wire \inst|Add3~7 ;
wire \inst|Add3~9 ;
wire \inst|Add3~11 ;
wire \inst|Add3~13 ;
wire \inst|Add3~15 ;
wire \inst|Add3~16_combout ;
wire \inst|Add3~18_combout ;
wire \inst|Add3~14_combout ;
wire \inst|Add3~19_combout ;
wire \inst|Add3~12_combout ;
wire \inst|Add3~20_combout ;
wire \inst|Add3~10_combout ;
wire \inst|Add3~21_combout ;
wire \inst|Add3~8_combout ;
wire \inst|Add3~22_combout ;
wire \inst|Add3~6_combout ;
wire \inst|Add3~23_combout ;
wire \inst|Add3~4_combout ;
wire \inst|Add3~24_combout ;
wire \inst|Add3~2_combout ;
wire \inst|Add3~25_combout ;
wire \inst|Add3~0_combout ;
wire \inst|Add3~26_combout ;
wire \inst|pixel_address[6]~0_combout ;
wire \inst|pixel_address[5]~1_combout ;
wire \inst|pixel_address[4]~2_combout ;
wire \inst|pixel_address[3]~3_combout ;
wire \inst|pixel_address[2]~4_combout ;
wire \inst|pixel_address[1]~5_combout ;
wire \inst|pixel_address[0]~6_combout ;
wire \inst|v_count[3]~feeder_combout ;
wire \inst|v_count[2]~feeder_combout ;
wire \inst|v_count[1]~feeder_combout ;
wire \inst|always1~3_combout ;
wire \inst|always1~4_combout ;
wire \print~input_o ;
wire \cpu_clk~input_o ;
wire \cpu_clk~inputclkctrl_outclk ;
wire \inst2|altsyncram_component|auto_generated|rden_b_store~q ;
wire \inst2|altsyncram_component|auto_generated|_~0_combout ;
wire \pixel_rgb[2]~input_o ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~2_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~3_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~0_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~1_combout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~4_combout ;
wire \pixel_rgb[1]~input_o ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~5_combout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~6_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~7_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~8_combout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~9_combout ;
wire \pixel_rgb[0]~input_o ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~12_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~13_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~10_combout ;
wire \inst2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~11_combout ;
wire \inst2|altsyncram_component|auto_generated|mux3|_~14_combout ;
wire \inst|vga_rgb[2]~0_combout ;
wire \inst|vga_rgb[1]~1_combout ;
wire \inst|vga_rgb[0]~2_combout ;
wire [3:0] \inst2|altsyncram_component|auto_generated|decode2|w_anode311w ;
wire [9:0] \inst|next_v_count ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w ;
wire [9:0] \inst|next_h_count ;
wire [9:0] \inst|h_count ;
wire [9:0] \inst|v_count ;
wire [2:0] \inst2|altsyncram_component|auto_generated|out_address_reg_b ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|decode2|w_anode321w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w ;
wire [2:0] \inst2|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|decode2|w_anode301w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|decode2|w_anode331w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|decode2|w_anode271w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|decode2|w_anode281w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|decode2|w_anode254w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|decode2|w_anode291w ;
wire [3:0] \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w ;

wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;

assign \inst2|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \inst2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \vga_hsync~output (
	.i(\inst|always1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_hsync~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \pixel_address[15]~output (
	.i(\inst|Add3~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[15]~output .bus_hold = "false";
defparam \pixel_address[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \pixel_address[14]~output (
	.i(\inst|Add3~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[14]~output .bus_hold = "false";
defparam \pixel_address[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \pixel_address[13]~output (
	.i(\inst|Add3~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[13]~output .bus_hold = "false";
defparam \pixel_address[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \pixel_address[12]~output (
	.i(\inst|Add3~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[12]~output .bus_hold = "false";
defparam \pixel_address[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \pixel_address[11]~output (
	.i(\inst|Add3~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[11]~output .bus_hold = "false";
defparam \pixel_address[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \pixel_address[10]~output (
	.i(\inst|Add3~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[10]~output .bus_hold = "false";
defparam \pixel_address[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \pixel_address[9]~output (
	.i(\inst|Add3~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[9]~output .bus_hold = "false";
defparam \pixel_address[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \pixel_address[8]~output (
	.i(\inst|Add3~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[8]~output .bus_hold = "false";
defparam \pixel_address[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \pixel_address[7]~output (
	.i(\inst|Add3~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[7]~output .bus_hold = "false";
defparam \pixel_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \pixel_address[6]~output (
	.i(\inst|pixel_address[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[6]~output .bus_hold = "false";
defparam \pixel_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \pixel_address[5]~output (
	.i(\inst|pixel_address[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[5]~output .bus_hold = "false";
defparam \pixel_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \pixel_address[4]~output (
	.i(\inst|pixel_address[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[4]~output .bus_hold = "false";
defparam \pixel_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \pixel_address[3]~output (
	.i(\inst|pixel_address[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[3]~output .bus_hold = "false";
defparam \pixel_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \pixel_address[2]~output (
	.i(\inst|pixel_address[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[2]~output .bus_hold = "false";
defparam \pixel_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \pixel_address[1]~output (
	.i(\inst|pixel_address[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[1]~output .bus_hold = "false";
defparam \pixel_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \pixel_address[0]~output (
	.i(\inst|pixel_address[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel_address[0]~output .bus_hold = "false";
defparam \pixel_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \vga_vsync~output (
	.i(\inst|always1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_vsync~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \q[2]~output (
	.i(\inst2|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \q[1]~output (
	.i(\inst2|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \q[0]~output (
	.i(\inst2|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \vga_rgb[2]~output (
	.i(\inst|vga_rgb[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_rgb[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_rgb[2]~output .bus_hold = "false";
defparam \vga_rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \vga_rgb[1]~output (
	.i(\inst|vga_rgb[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_rgb[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_rgb[1]~output .bus_hold = "false";
defparam \vga_rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \vga_rgb[0]~output (
	.i(\inst|vga_rgb[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_rgb[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_rgb[0]~output .bus_hold = "false";
defparam \vga_rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \vga_clk~input (
	.i(vga_clk),
	.ibar(gnd),
	.o(\vga_clk~input_o ));
// synopsys translate_off
defparam \vga_clk~input .bus_hold = "false";
defparam \vga_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \vga_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vga_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vga_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \vga_clk~inputclkctrl .clock_type = "global clock";
defparam \vga_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \inst|next_h_count[0]~11 (
// Equation(s):
// \inst|next_h_count[0]~11_combout  = \inst|next_h_count [0] $ (VCC)
// \inst|next_h_count[0]~12  = CARRY(\inst|next_h_count [0])

	.dataa(\inst|next_h_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|next_h_count[0]~11_combout ),
	.cout(\inst|next_h_count[0]~12 ));
// synopsys translate_off
defparam \inst|next_h_count[0]~11 .lut_mask = 16'h55AA;
defparam \inst|next_h_count[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = (\inst|next_h_count [7]) # (((!\inst|next_h_count [0]) # (!\inst|next_h_count [1])) # (!\inst|next_h_count [2]))

	.dataa(\inst|next_h_count [7]),
	.datab(\inst|next_h_count [2]),
	.datac(\inst|next_h_count [1]),
	.datad(\inst|next_h_count [0]),
	.cin(gnd),
	.combout(\inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~1 .lut_mask = 16'hBFFF;
defparam \inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \VCC~input (
	.i(\VCC ),
	.ibar(gnd),
	.o(\VCC~input_o ));
// synopsys translate_off
defparam \VCC~input .bus_hold = "false";
defparam \VCC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \inst|next_h_count[7]~25 (
// Equation(s):
// \inst|next_h_count[7]~25_combout  = (\inst|next_h_count [7] & (!\inst|next_h_count[6]~24 )) # (!\inst|next_h_count [7] & ((\inst|next_h_count[6]~24 ) # (GND)))
// \inst|next_h_count[7]~26  = CARRY((!\inst|next_h_count[6]~24 ) # (!\inst|next_h_count [7]))

	.dataa(\inst|next_h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[6]~24 ),
	.combout(\inst|next_h_count[7]~25_combout ),
	.cout(\inst|next_h_count[7]~26 ));
// synopsys translate_off
defparam \inst|next_h_count[7]~25 .lut_mask = 16'h5A5F;
defparam \inst|next_h_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \inst|next_h_count[8]~27 (
// Equation(s):
// \inst|next_h_count[8]~27_combout  = (\inst|next_h_count [8] & (\inst|next_h_count[7]~26  $ (GND))) # (!\inst|next_h_count [8] & (!\inst|next_h_count[7]~26  & VCC))
// \inst|next_h_count[8]~28  = CARRY((\inst|next_h_count [8] & !\inst|next_h_count[7]~26 ))

	.dataa(gnd),
	.datab(\inst|next_h_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[7]~26 ),
	.combout(\inst|next_h_count[8]~27_combout ),
	.cout(\inst|next_h_count[8]~28 ));
// synopsys translate_off
defparam \inst|next_h_count[8]~27 .lut_mask = 16'hC30C;
defparam \inst|next_h_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \inst|next_h_count[8] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_h_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_h_count[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[8] .is_wysiwyg = "true";
defparam \inst|next_h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \inst|next_h_count[9]~29 (
// Equation(s):
// \inst|next_h_count[9]~29_combout  = \inst|next_h_count [9] $ (\inst|next_h_count[8]~28 )

	.dataa(\inst|next_h_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|next_h_count[8]~28 ),
	.combout(\inst|next_h_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next_h_count[9]~29 .lut_mask = 16'h5A5A;
defparam \inst|next_h_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \inst|next_h_count[9] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_h_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_h_count[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[9] .is_wysiwyg = "true";
defparam \inst|next_h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = (!\inst|next_h_count [8]) # (!\inst|next_h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|next_h_count [9]),
	.datad(\inst|next_h_count [8]),
	.cin(gnd),
	.combout(\inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~2 .lut_mask = 16'h0FFF;
defparam \inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (((\inst|next_h_count [5]) # (\inst|next_h_count [6])) # (!\inst|next_h_count [3])) # (!\inst|next_h_count [4])

	.dataa(\inst|next_h_count [4]),
	.datab(\inst|next_h_count [3]),
	.datac(\inst|next_h_count [5]),
	.datad(\inst|next_h_count [6]),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'hFFF7;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \inst|next_h_count[7]~10 (
// Equation(s):
// \inst|next_h_count[7]~10_combout  = ((!\inst|Equal0~1_combout  & (!\inst|Equal0~2_combout  & !\inst|Equal0~0_combout ))) # (!\VCC~input_o )

	.dataa(\inst|Equal0~1_combout ),
	.datab(\VCC~input_o ),
	.datac(\inst|Equal0~2_combout ),
	.datad(\inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|next_h_count[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next_h_count[7]~10 .lut_mask = 16'h3337;
defparam \inst|next_h_count[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \inst|next_h_count[0] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_h_count[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_h_count[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[0] .is_wysiwyg = "true";
defparam \inst|next_h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \inst|next_h_count[1]~13 (
// Equation(s):
// \inst|next_h_count[1]~13_combout  = (\inst|next_h_count [1] & (!\inst|next_h_count[0]~12 )) # (!\inst|next_h_count [1] & ((\inst|next_h_count[0]~12 ) # (GND)))
// \inst|next_h_count[1]~14  = CARRY((!\inst|next_h_count[0]~12 ) # (!\inst|next_h_count [1]))

	.dataa(gnd),
	.datab(\inst|next_h_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[0]~12 ),
	.combout(\inst|next_h_count[1]~13_combout ),
	.cout(\inst|next_h_count[1]~14 ));
// synopsys translate_off
defparam \inst|next_h_count[1]~13 .lut_mask = 16'h3C3F;
defparam \inst|next_h_count[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \inst|next_h_count[1] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_h_count[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_h_count[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[1] .is_wysiwyg = "true";
defparam \inst|next_h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \inst|next_h_count[2]~15 (
// Equation(s):
// \inst|next_h_count[2]~15_combout  = (\inst|next_h_count [2] & (\inst|next_h_count[1]~14  $ (GND))) # (!\inst|next_h_count [2] & (!\inst|next_h_count[1]~14  & VCC))
// \inst|next_h_count[2]~16  = CARRY((\inst|next_h_count [2] & !\inst|next_h_count[1]~14 ))

	.dataa(gnd),
	.datab(\inst|next_h_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[1]~14 ),
	.combout(\inst|next_h_count[2]~15_combout ),
	.cout(\inst|next_h_count[2]~16 ));
// synopsys translate_off
defparam \inst|next_h_count[2]~15 .lut_mask = 16'hC30C;
defparam \inst|next_h_count[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \inst|next_h_count[2] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_h_count[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_h_count[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[2] .is_wysiwyg = "true";
defparam \inst|next_h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \inst|next_h_count[3]~17 (
// Equation(s):
// \inst|next_h_count[3]~17_combout  = (\inst|next_h_count [3] & (!\inst|next_h_count[2]~16 )) # (!\inst|next_h_count [3] & ((\inst|next_h_count[2]~16 ) # (GND)))
// \inst|next_h_count[3]~18  = CARRY((!\inst|next_h_count[2]~16 ) # (!\inst|next_h_count [3]))

	.dataa(gnd),
	.datab(\inst|next_h_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[2]~16 ),
	.combout(\inst|next_h_count[3]~17_combout ),
	.cout(\inst|next_h_count[3]~18 ));
// synopsys translate_off
defparam \inst|next_h_count[3]~17 .lut_mask = 16'h3C3F;
defparam \inst|next_h_count[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \inst|next_h_count[3] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_h_count[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_h_count[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[3] .is_wysiwyg = "true";
defparam \inst|next_h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \inst|next_h_count[4]~19 (
// Equation(s):
// \inst|next_h_count[4]~19_combout  = (\inst|next_h_count [4] & (\inst|next_h_count[3]~18  $ (GND))) # (!\inst|next_h_count [4] & (!\inst|next_h_count[3]~18  & VCC))
// \inst|next_h_count[4]~20  = CARRY((\inst|next_h_count [4] & !\inst|next_h_count[3]~18 ))

	.dataa(gnd),
	.datab(\inst|next_h_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[3]~18 ),
	.combout(\inst|next_h_count[4]~19_combout ),
	.cout(\inst|next_h_count[4]~20 ));
// synopsys translate_off
defparam \inst|next_h_count[4]~19 .lut_mask = 16'hC30C;
defparam \inst|next_h_count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \inst|next_h_count[4] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_h_count[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_h_count[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[4] .is_wysiwyg = "true";
defparam \inst|next_h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \inst|next_h_count[5]~21 (
// Equation(s):
// \inst|next_h_count[5]~21_combout  = (\inst|next_h_count [5] & (!\inst|next_h_count[4]~20 )) # (!\inst|next_h_count [5] & ((\inst|next_h_count[4]~20 ) # (GND)))
// \inst|next_h_count[5]~22  = CARRY((!\inst|next_h_count[4]~20 ) # (!\inst|next_h_count [5]))

	.dataa(\inst|next_h_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[4]~20 ),
	.combout(\inst|next_h_count[5]~21_combout ),
	.cout(\inst|next_h_count[5]~22 ));
// synopsys translate_off
defparam \inst|next_h_count[5]~21 .lut_mask = 16'h5A5F;
defparam \inst|next_h_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \inst|next_h_count[5] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_h_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_h_count[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[5] .is_wysiwyg = "true";
defparam \inst|next_h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \inst|next_h_count[6]~23 (
// Equation(s):
// \inst|next_h_count[6]~23_combout  = (\inst|next_h_count [6] & (\inst|next_h_count[5]~22  $ (GND))) # (!\inst|next_h_count [6] & (!\inst|next_h_count[5]~22  & VCC))
// \inst|next_h_count[6]~24  = CARRY((\inst|next_h_count [6] & !\inst|next_h_count[5]~22 ))

	.dataa(gnd),
	.datab(\inst|next_h_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_h_count[5]~22 ),
	.combout(\inst|next_h_count[6]~23_combout ),
	.cout(\inst|next_h_count[6]~24 ));
// synopsys translate_off
defparam \inst|next_h_count[6]~23 .lut_mask = 16'hC30C;
defparam \inst|next_h_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \inst|next_h_count[6] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_h_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_h_count[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[6] .is_wysiwyg = "true";
defparam \inst|next_h_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \inst|next_h_count[7] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_h_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_h_count[7]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_h_count[7] .is_wysiwyg = "true";
defparam \inst|next_h_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \inst|h_count[7] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_h_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[7] .is_wysiwyg = "true";
defparam \inst|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \inst|h_count[9] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_h_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[9] .is_wysiwyg = "true";
defparam \inst|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \inst|h_count[8]~feeder (
// Equation(s):
// \inst|h_count[8]~feeder_combout  = \inst|next_h_count [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|next_h_count [8]),
	.cin(gnd),
	.combout(\inst|h_count[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|h_count[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|h_count[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \inst|h_count[8] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|h_count[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[8] .is_wysiwyg = "true";
defparam \inst|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \inst|always1~0 (
// Equation(s):
// \inst|always1~0_combout  = (\inst|h_count [7] & (\inst|h_count [9] & !\inst|h_count [8]))

	.dataa(gnd),
	.datab(\inst|h_count [7]),
	.datac(\inst|h_count [9]),
	.datad(\inst|h_count [8]),
	.cin(gnd),
	.combout(\inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~0 .lut_mask = 16'h00C0;
defparam \inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \inst|h_count[5] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_h_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[5] .is_wysiwyg = "true";
defparam \inst|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \inst|h_count[6] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_h_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[6] .is_wysiwyg = "true";
defparam \inst|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \inst|h_count[4] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_h_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|h_count[4] .is_wysiwyg = "true";
defparam \inst|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \inst|always1~1 (
// Equation(s):
// \inst|always1~1_combout  = ((\inst|h_count [5] & (\inst|h_count [6] & \inst|h_count [4])) # (!\inst|h_count [5] & (!\inst|h_count [6] & !\inst|h_count [4]))) # (!\inst|always1~0_combout )

	.dataa(\inst|always1~0_combout ),
	.datab(\inst|h_count [5]),
	.datac(\inst|h_count [6]),
	.datad(\inst|h_count [4]),
	.cin(gnd),
	.combout(\inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~1 .lut_mask = 16'hD557;
defparam \inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \inst|next_v_count[0]~10 (
// Equation(s):
// \inst|next_v_count[0]~10_combout  = \inst|next_v_count [0] $ (VCC)
// \inst|next_v_count[0]~11  = CARRY(\inst|next_v_count [0])

	.dataa(gnd),
	.datab(\inst|next_v_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|next_v_count[0]~10_combout ),
	.cout(\inst|next_v_count[0]~11 ));
// synopsys translate_off
defparam \inst|next_v_count[0]~10 .lut_mask = 16'h33CC;
defparam \inst|next_v_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \inst|next_v_count[6]~22 (
// Equation(s):
// \inst|next_v_count[6]~22_combout  = (\inst|next_v_count [6] & (\inst|next_v_count[5]~21  $ (GND))) # (!\inst|next_v_count [6] & (!\inst|next_v_count[5]~21  & VCC))
// \inst|next_v_count[6]~23  = CARRY((\inst|next_v_count [6] & !\inst|next_v_count[5]~21 ))

	.dataa(\inst|next_v_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[5]~21 ),
	.combout(\inst|next_v_count[6]~22_combout ),
	.cout(\inst|next_v_count[6]~23 ));
// synopsys translate_off
defparam \inst|next_v_count[6]~22 .lut_mask = 16'hA50A;
defparam \inst|next_v_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \inst|next_v_count[7]~24 (
// Equation(s):
// \inst|next_v_count[7]~24_combout  = (\inst|next_v_count [7] & (!\inst|next_v_count[6]~23 )) # (!\inst|next_v_count [7] & ((\inst|next_v_count[6]~23 ) # (GND)))
// \inst|next_v_count[7]~25  = CARRY((!\inst|next_v_count[6]~23 ) # (!\inst|next_v_count [7]))

	.dataa(gnd),
	.datab(\inst|next_v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[6]~23 ),
	.combout(\inst|next_v_count[7]~24_combout ),
	.cout(\inst|next_v_count[7]~25 ));
// synopsys translate_off
defparam \inst|next_v_count[7]~24 .lut_mask = 16'h3C3F;
defparam \inst|next_v_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \inst|next_v_count[7] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count[7]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[0]~28_combout ),
	.sload(vcc),
	.ena(\inst|next_h_count[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[7] .is_wysiwyg = "true";
defparam \inst|next_v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \inst|next_v_count[8]~26 (
// Equation(s):
// \inst|next_v_count[8]~26_combout  = (\inst|next_v_count [8] & (\inst|next_v_count[7]~25  $ (GND))) # (!\inst|next_v_count [8] & (!\inst|next_v_count[7]~25  & VCC))
// \inst|next_v_count[8]~27  = CARRY((\inst|next_v_count [8] & !\inst|next_v_count[7]~25 ))

	.dataa(gnd),
	.datab(\inst|next_v_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[7]~25 ),
	.combout(\inst|next_v_count[8]~26_combout ),
	.cout(\inst|next_v_count[8]~27 ));
// synopsys translate_off
defparam \inst|next_v_count[8]~26 .lut_mask = 16'hC30C;
defparam \inst|next_v_count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \inst|next_v_count[8] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_v_count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[0]~28_combout ),
	.sload(gnd),
	.ena(\inst|next_h_count[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[8] .is_wysiwyg = "true";
defparam \inst|next_v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \inst|next_v_count[9]~29 (
// Equation(s):
// \inst|next_v_count[9]~29_combout  = \inst|next_v_count [9] $ (\inst|next_v_count[8]~27 )

	.dataa(\inst|next_v_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|next_v_count[8]~27 ),
	.combout(\inst|next_v_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next_v_count[9]~29 .lut_mask = 16'h5A5A;
defparam \inst|next_v_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \inst|next_v_count[9] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|next_v_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[0]~28_combout ),
	.sload(gnd),
	.ena(\inst|next_h_count[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[9] .is_wysiwyg = "true";
defparam \inst|next_v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (\inst|next_v_count [6]) # ((\inst|next_v_count [5]) # ((\inst|next_v_count [7]) # (!\inst|next_v_count [9])))

	.dataa(\inst|next_v_count [6]),
	.datab(\inst|next_v_count [5]),
	.datac(\inst|next_v_count [9]),
	.datad(\inst|next_v_count [7]),
	.cin(gnd),
	.combout(\inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = 16'hFFEF;
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \inst|Equal1~1 (
// Equation(s):
// \inst|Equal1~1_combout  = (\inst|next_v_count [1]) # ((\inst|next_v_count [0]) # ((\inst|next_v_count [8]) # (!\inst|next_v_count [2])))

	.dataa(\inst|next_v_count [1]),
	.datab(\inst|next_v_count [0]),
	.datac(\inst|next_v_count [2]),
	.datad(\inst|next_v_count [8]),
	.cin(gnd),
	.combout(\inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~1 .lut_mask = 16'hFFEF;
defparam \inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \inst|Equal1~2 (
// Equation(s):
// \inst|Equal1~2_combout  = (\inst|next_v_count [4]) # (!\inst|next_v_count [3])

	.dataa(gnd),
	.datab(\inst|next_v_count [4]),
	.datac(\inst|next_v_count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~2 .lut_mask = 16'hCFCF;
defparam \inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \inst|next_v_count[0]~28 (
// Equation(s):
// \inst|next_v_count[0]~28_combout  = ((!\inst|Equal1~0_combout  & (!\inst|Equal1~1_combout  & !\inst|Equal1~2_combout ))) # (!\VCC~input_o )

	.dataa(\VCC~input_o ),
	.datab(\inst|Equal1~0_combout ),
	.datac(\inst|Equal1~1_combout ),
	.datad(\inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst|next_v_count[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next_v_count[0]~28 .lut_mask = 16'h5557;
defparam \inst|next_v_count[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \inst|next_v_count[0] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[0]~28_combout ),
	.sload(vcc),
	.ena(\inst|next_h_count[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[0] .is_wysiwyg = "true";
defparam \inst|next_v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \inst|next_v_count[1]~12 (
// Equation(s):
// \inst|next_v_count[1]~12_combout  = (\inst|next_v_count [1] & (!\inst|next_v_count[0]~11 )) # (!\inst|next_v_count [1] & ((\inst|next_v_count[0]~11 ) # (GND)))
// \inst|next_v_count[1]~13  = CARRY((!\inst|next_v_count[0]~11 ) # (!\inst|next_v_count [1]))

	.dataa(\inst|next_v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[0]~11 ),
	.combout(\inst|next_v_count[1]~12_combout ),
	.cout(\inst|next_v_count[1]~13 ));
// synopsys translate_off
defparam \inst|next_v_count[1]~12 .lut_mask = 16'h5A5F;
defparam \inst|next_v_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \inst|next_v_count[1] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[0]~28_combout ),
	.sload(vcc),
	.ena(\inst|next_h_count[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[1] .is_wysiwyg = "true";
defparam \inst|next_v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \inst|next_v_count[2]~14 (
// Equation(s):
// \inst|next_v_count[2]~14_combout  = (\inst|next_v_count [2] & (\inst|next_v_count[1]~13  $ (GND))) # (!\inst|next_v_count [2] & (!\inst|next_v_count[1]~13  & VCC))
// \inst|next_v_count[2]~15  = CARRY((\inst|next_v_count [2] & !\inst|next_v_count[1]~13 ))

	.dataa(gnd),
	.datab(\inst|next_v_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[1]~13 ),
	.combout(\inst|next_v_count[2]~14_combout ),
	.cout(\inst|next_v_count[2]~15 ));
// synopsys translate_off
defparam \inst|next_v_count[2]~14 .lut_mask = 16'hC30C;
defparam \inst|next_v_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \inst|next_v_count[2] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count[2]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[0]~28_combout ),
	.sload(vcc),
	.ena(\inst|next_h_count[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[2] .is_wysiwyg = "true";
defparam \inst|next_v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \inst|next_v_count[3]~16 (
// Equation(s):
// \inst|next_v_count[3]~16_combout  = (\inst|next_v_count [3] & (!\inst|next_v_count[2]~15 )) # (!\inst|next_v_count [3] & ((\inst|next_v_count[2]~15 ) # (GND)))
// \inst|next_v_count[3]~17  = CARRY((!\inst|next_v_count[2]~15 ) # (!\inst|next_v_count [3]))

	.dataa(gnd),
	.datab(\inst|next_v_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[2]~15 ),
	.combout(\inst|next_v_count[3]~16_combout ),
	.cout(\inst|next_v_count[3]~17 ));
// synopsys translate_off
defparam \inst|next_v_count[3]~16 .lut_mask = 16'h3C3F;
defparam \inst|next_v_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \inst|next_v_count[3] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[0]~28_combout ),
	.sload(vcc),
	.ena(\inst|next_h_count[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[3] .is_wysiwyg = "true";
defparam \inst|next_v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \inst|next_v_count[4]~18 (
// Equation(s):
// \inst|next_v_count[4]~18_combout  = (\inst|next_v_count [4] & (\inst|next_v_count[3]~17  $ (GND))) # (!\inst|next_v_count [4] & (!\inst|next_v_count[3]~17  & VCC))
// \inst|next_v_count[4]~19  = CARRY((\inst|next_v_count [4] & !\inst|next_v_count[3]~17 ))

	.dataa(gnd),
	.datab(\inst|next_v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[3]~17 ),
	.combout(\inst|next_v_count[4]~18_combout ),
	.cout(\inst|next_v_count[4]~19 ));
// synopsys translate_off
defparam \inst|next_v_count[4]~18 .lut_mask = 16'hC30C;
defparam \inst|next_v_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \inst|next_v_count[4] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count[4]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[0]~28_combout ),
	.sload(vcc),
	.ena(\inst|next_h_count[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[4] .is_wysiwyg = "true";
defparam \inst|next_v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \inst|next_v_count[5]~20 (
// Equation(s):
// \inst|next_v_count[5]~20_combout  = (\inst|next_v_count [5] & (!\inst|next_v_count[4]~19 )) # (!\inst|next_v_count [5] & ((\inst|next_v_count[4]~19 ) # (GND)))
// \inst|next_v_count[5]~21  = CARRY((!\inst|next_v_count[4]~19 ) # (!\inst|next_v_count [5]))

	.dataa(gnd),
	.datab(\inst|next_v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|next_v_count[4]~19 ),
	.combout(\inst|next_v_count[5]~20_combout ),
	.cout(\inst|next_v_count[5]~21 ));
// synopsys translate_off
defparam \inst|next_v_count[5]~20 .lut_mask = 16'h3C3F;
defparam \inst|next_v_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \inst|next_v_count[5] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count[5]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[0]~28_combout ),
	.sload(vcc),
	.ena(\inst|next_h_count[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[5] .is_wysiwyg = "true";
defparam \inst|next_v_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \inst|next_v_count[6] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count[6]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|next_v_count[0]~28_combout ),
	.sload(vcc),
	.ena(\inst|next_h_count[7]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|next_v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|next_v_count[6] .is_wysiwyg = "true";
defparam \inst|next_v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \inst|v_count[6]~feeder (
// Equation(s):
// \inst|v_count[6]~feeder_combout  = \inst|next_v_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|next_v_count [6]),
	.cin(gnd),
	.combout(\inst|v_count[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|v_count[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \inst|v_count[6] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|v_count[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[6] .is_wysiwyg = "true";
defparam \inst|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \inst|v_count[8] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[8] .is_wysiwyg = "true";
defparam \inst|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \inst|v_count[7] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[7] .is_wysiwyg = "true";
defparam \inst|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \inst|v_count[5]~feeder (
// Equation(s):
// \inst|v_count[5]~feeder_combout  = \inst|next_v_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|next_v_count [5]),
	.cin(gnd),
	.combout(\inst|v_count[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|v_count[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \inst|v_count[5] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|v_count[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[5] .is_wysiwyg = "true";
defparam \inst|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \inst|LessThan3~0 (
// Equation(s):
// \inst|LessThan3~0_combout  = (\inst|v_count [6] & (\inst|v_count [8] & (\inst|v_count [7] & \inst|v_count [5])))

	.dataa(\inst|v_count [6]),
	.datab(\inst|v_count [8]),
	.datac(\inst|v_count [7]),
	.datad(\inst|v_count [5]),
	.cin(gnd),
	.combout(\inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan3~0 .lut_mask = 16'h8000;
defparam \inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \inst|v_count[9]~feeder (
// Equation(s):
// \inst|v_count[9]~feeder_combout  = \inst|next_v_count [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|next_v_count [9]),
	.cin(gnd),
	.combout(\inst|v_count[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|v_count[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \inst|v_count[9] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|v_count[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[9] .is_wysiwyg = "true";
defparam \inst|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \inst|always1~2 (
// Equation(s):
// \inst|always1~2_combout  = (!\inst|v_count [9] & (((!\inst|h_count [8] & !\inst|h_count [7])) # (!\inst|h_count [9])))

	.dataa(\inst|h_count [9]),
	.datab(\inst|h_count [8]),
	.datac(\inst|h_count [7]),
	.datad(\inst|v_count [9]),
	.cin(gnd),
	.combout(\inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~2 .lut_mask = 16'h0057;
defparam \inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \inst|Add2~0 (
// Equation(s):
// \inst|Add2~0_combout  = (\inst|next_v_count [2] & (\inst|next_v_count [0] $ (VCC))) # (!\inst|next_v_count [2] & (\inst|next_v_count [0] & VCC))
// \inst|Add2~1  = CARRY((\inst|next_v_count [2] & \inst|next_v_count [0]))

	.dataa(\inst|next_v_count [2]),
	.datab(\inst|next_v_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add2~0_combout ),
	.cout(\inst|Add2~1 ));
// synopsys translate_off
defparam \inst|Add2~0 .lut_mask = 16'h6688;
defparam \inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \inst|Add2~2 (
// Equation(s):
// \inst|Add2~2_combout  = (\inst|next_v_count [3] & ((\inst|next_v_count [1] & (\inst|Add2~1  & VCC)) # (!\inst|next_v_count [1] & (!\inst|Add2~1 )))) # (!\inst|next_v_count [3] & ((\inst|next_v_count [1] & (!\inst|Add2~1 )) # (!\inst|next_v_count [1] & 
// ((\inst|Add2~1 ) # (GND)))))
// \inst|Add2~3  = CARRY((\inst|next_v_count [3] & (!\inst|next_v_count [1] & !\inst|Add2~1 )) # (!\inst|next_v_count [3] & ((!\inst|Add2~1 ) # (!\inst|next_v_count [1]))))

	.dataa(\inst|next_v_count [3]),
	.datab(\inst|next_v_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~1 ),
	.combout(\inst|Add2~2_combout ),
	.cout(\inst|Add2~3 ));
// synopsys translate_off
defparam \inst|Add2~2 .lut_mask = 16'h9617;
defparam \inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \inst|Add2~4 (
// Equation(s):
// \inst|Add2~4_combout  = ((\inst|next_v_count [2] $ (\inst|next_v_count [4] $ (!\inst|Add2~3 )))) # (GND)
// \inst|Add2~5  = CARRY((\inst|next_v_count [2] & ((\inst|next_v_count [4]) # (!\inst|Add2~3 ))) # (!\inst|next_v_count [2] & (\inst|next_v_count [4] & !\inst|Add2~3 )))

	.dataa(\inst|next_v_count [2]),
	.datab(\inst|next_v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~3 ),
	.combout(\inst|Add2~4_combout ),
	.cout(\inst|Add2~5 ));
// synopsys translate_off
defparam \inst|Add2~4 .lut_mask = 16'h698E;
defparam \inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \inst|Add2~6 (
// Equation(s):
// \inst|Add2~6_combout  = (\inst|next_v_count [3] & ((\inst|next_v_count [5] & (\inst|Add2~5  & VCC)) # (!\inst|next_v_count [5] & (!\inst|Add2~5 )))) # (!\inst|next_v_count [3] & ((\inst|next_v_count [5] & (!\inst|Add2~5 )) # (!\inst|next_v_count [5] & 
// ((\inst|Add2~5 ) # (GND)))))
// \inst|Add2~7  = CARRY((\inst|next_v_count [3] & (!\inst|next_v_count [5] & !\inst|Add2~5 )) # (!\inst|next_v_count [3] & ((!\inst|Add2~5 ) # (!\inst|next_v_count [5]))))

	.dataa(\inst|next_v_count [3]),
	.datab(\inst|next_v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~5 ),
	.combout(\inst|Add2~6_combout ),
	.cout(\inst|Add2~7 ));
// synopsys translate_off
defparam \inst|Add2~6 .lut_mask = 16'h9617;
defparam \inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \inst|Add2~8 (
// Equation(s):
// \inst|Add2~8_combout  = ((\inst|next_v_count [6] $ (\inst|next_v_count [4] $ (!\inst|Add2~7 )))) # (GND)
// \inst|Add2~9  = CARRY((\inst|next_v_count [6] & ((\inst|next_v_count [4]) # (!\inst|Add2~7 ))) # (!\inst|next_v_count [6] & (\inst|next_v_count [4] & !\inst|Add2~7 )))

	.dataa(\inst|next_v_count [6]),
	.datab(\inst|next_v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~7 ),
	.combout(\inst|Add2~8_combout ),
	.cout(\inst|Add2~9 ));
// synopsys translate_off
defparam \inst|Add2~8 .lut_mask = 16'h698E;
defparam \inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \inst|Add2~10 (
// Equation(s):
// \inst|Add2~10_combout  = (\inst|next_v_count [5] & ((\inst|next_v_count [7] & (\inst|Add2~9  & VCC)) # (!\inst|next_v_count [7] & (!\inst|Add2~9 )))) # (!\inst|next_v_count [5] & ((\inst|next_v_count [7] & (!\inst|Add2~9 )) # (!\inst|next_v_count [7] & 
// ((\inst|Add2~9 ) # (GND)))))
// \inst|Add2~11  = CARRY((\inst|next_v_count [5] & (!\inst|next_v_count [7] & !\inst|Add2~9 )) # (!\inst|next_v_count [5] & ((!\inst|Add2~9 ) # (!\inst|next_v_count [7]))))

	.dataa(\inst|next_v_count [5]),
	.datab(\inst|next_v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add2~9 ),
	.combout(\inst|Add2~10_combout ),
	.cout(\inst|Add2~11 ));
// synopsys translate_off
defparam \inst|Add2~10 .lut_mask = 16'h9617;
defparam \inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \inst|Add2~12 (
// Equation(s):
// \inst|Add2~12_combout  = \inst|next_v_count [6] $ (\inst|Add2~11  $ (!\inst|next_v_count [8]))

	.dataa(gnd),
	.datab(\inst|next_v_count [6]),
	.datac(gnd),
	.datad(\inst|next_v_count [8]),
	.cin(\inst|Add2~11 ),
	.combout(\inst|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add2~12 .lut_mask = 16'h3CC3;
defparam \inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \inst|Add3~0 (
// Equation(s):
// \inst|Add3~0_combout  = (\inst|next_v_count [0] & (\inst|next_h_count [7] $ (VCC))) # (!\inst|next_v_count [0] & (\inst|next_h_count [7] & VCC))
// \inst|Add3~1  = CARRY((\inst|next_v_count [0] & \inst|next_h_count [7]))

	.dataa(\inst|next_v_count [0]),
	.datab(\inst|next_h_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add3~0_combout ),
	.cout(\inst|Add3~1 ));
// synopsys translate_off
defparam \inst|Add3~0 .lut_mask = 16'h6688;
defparam \inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \inst|Add3~2 (
// Equation(s):
// \inst|Add3~2_combout  = (\inst|next_h_count [8] & ((\inst|next_v_count [1] & (\inst|Add3~1  & VCC)) # (!\inst|next_v_count [1] & (!\inst|Add3~1 )))) # (!\inst|next_h_count [8] & ((\inst|next_v_count [1] & (!\inst|Add3~1 )) # (!\inst|next_v_count [1] & 
// ((\inst|Add3~1 ) # (GND)))))
// \inst|Add3~3  = CARRY((\inst|next_h_count [8] & (!\inst|next_v_count [1] & !\inst|Add3~1 )) # (!\inst|next_h_count [8] & ((!\inst|Add3~1 ) # (!\inst|next_v_count [1]))))

	.dataa(\inst|next_h_count [8]),
	.datab(\inst|next_v_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~1 ),
	.combout(\inst|Add3~2_combout ),
	.cout(\inst|Add3~3 ));
// synopsys translate_off
defparam \inst|Add3~2 .lut_mask = 16'h9617;
defparam \inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \inst|Add3~4 (
// Equation(s):
// \inst|Add3~4_combout  = ((\inst|next_h_count [9] $ (\inst|Add2~0_combout  $ (!\inst|Add3~3 )))) # (GND)
// \inst|Add3~5  = CARRY((\inst|next_h_count [9] & ((\inst|Add2~0_combout ) # (!\inst|Add3~3 ))) # (!\inst|next_h_count [9] & (\inst|Add2~0_combout  & !\inst|Add3~3 )))

	.dataa(\inst|next_h_count [9]),
	.datab(\inst|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~3 ),
	.combout(\inst|Add3~4_combout ),
	.cout(\inst|Add3~5 ));
// synopsys translate_off
defparam \inst|Add3~4 .lut_mask = 16'h698E;
defparam \inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \inst|Add3~6 (
// Equation(s):
// \inst|Add3~6_combout  = (\inst|Add2~2_combout  & (!\inst|Add3~5 )) # (!\inst|Add2~2_combout  & ((\inst|Add3~5 ) # (GND)))
// \inst|Add3~7  = CARRY((!\inst|Add3~5 ) # (!\inst|Add2~2_combout ))

	.dataa(gnd),
	.datab(\inst|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~5 ),
	.combout(\inst|Add3~6_combout ),
	.cout(\inst|Add3~7 ));
// synopsys translate_off
defparam \inst|Add3~6 .lut_mask = 16'h3C3F;
defparam \inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \inst|Add3~8 (
// Equation(s):
// \inst|Add3~8_combout  = (\inst|Add2~4_combout  & (\inst|Add3~7  $ (GND))) # (!\inst|Add2~4_combout  & (!\inst|Add3~7  & VCC))
// \inst|Add3~9  = CARRY((\inst|Add2~4_combout  & !\inst|Add3~7 ))

	.dataa(gnd),
	.datab(\inst|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~7 ),
	.combout(\inst|Add3~8_combout ),
	.cout(\inst|Add3~9 ));
// synopsys translate_off
defparam \inst|Add3~8 .lut_mask = 16'hC30C;
defparam \inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \inst|Add3~10 (
// Equation(s):
// \inst|Add3~10_combout  = (\inst|Add2~6_combout  & (!\inst|Add3~9 )) # (!\inst|Add2~6_combout  & ((\inst|Add3~9 ) # (GND)))
// \inst|Add3~11  = CARRY((!\inst|Add3~9 ) # (!\inst|Add2~6_combout ))

	.dataa(\inst|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~9 ),
	.combout(\inst|Add3~10_combout ),
	.cout(\inst|Add3~11 ));
// synopsys translate_off
defparam \inst|Add3~10 .lut_mask = 16'h5A5F;
defparam \inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \inst|Add3~12 (
// Equation(s):
// \inst|Add3~12_combout  = (\inst|Add2~8_combout  & (\inst|Add3~11  $ (GND))) # (!\inst|Add2~8_combout  & (!\inst|Add3~11  & VCC))
// \inst|Add3~13  = CARRY((\inst|Add2~8_combout  & !\inst|Add3~11 ))

	.dataa(\inst|Add2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~11 ),
	.combout(\inst|Add3~12_combout ),
	.cout(\inst|Add3~13 ));
// synopsys translate_off
defparam \inst|Add3~12 .lut_mask = 16'hA50A;
defparam \inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \inst|Add3~14 (
// Equation(s):
// \inst|Add3~14_combout  = (\inst|Add2~10_combout  & (!\inst|Add3~13 )) # (!\inst|Add2~10_combout  & ((\inst|Add3~13 ) # (GND)))
// \inst|Add3~15  = CARRY((!\inst|Add3~13 ) # (!\inst|Add2~10_combout ))

	.dataa(gnd),
	.datab(\inst|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add3~13 ),
	.combout(\inst|Add3~14_combout ),
	.cout(\inst|Add3~15 ));
// synopsys translate_off
defparam \inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \inst|Add3~16 (
// Equation(s):
// \inst|Add3~16_combout  = \inst|Add2~12_combout  $ (!\inst|Add3~15 )

	.dataa(gnd),
	.datab(\inst|Add2~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add3~15 ),
	.combout(\inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~16 .lut_mask = 16'hC3C3;
defparam \inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \inst|Add3~18 (
// Equation(s):
// \inst|Add3~18_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~2_combout  & \inst|Add3~16_combout ))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|always1~2_combout ),
	.datac(gnd),
	.datad(\inst|Add3~16_combout ),
	.cin(gnd),
	.combout(\inst|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~18 .lut_mask = 16'h4400;
defparam \inst|Add3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \inst|Add3~19 (
// Equation(s):
// \inst|Add3~19_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~2_combout  & \inst|Add3~14_combout ))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|always1~2_combout ),
	.datac(gnd),
	.datad(\inst|Add3~14_combout ),
	.cin(gnd),
	.combout(\inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~19 .lut_mask = 16'h4400;
defparam \inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \inst|Add3~20 (
// Equation(s):
// \inst|Add3~20_combout  = (!\inst|LessThan3~0_combout  & (\inst|Add3~12_combout  & \inst|always1~2_combout ))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(gnd),
	.datac(\inst|Add3~12_combout ),
	.datad(\inst|always1~2_combout ),
	.cin(gnd),
	.combout(\inst|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~20 .lut_mask = 16'h5000;
defparam \inst|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \inst|Add3~21 (
// Equation(s):
// \inst|Add3~21_combout  = (!\inst|LessThan3~0_combout  & (\inst|Add3~10_combout  & \inst|always1~2_combout ))

	.dataa(gnd),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|Add3~10_combout ),
	.datad(\inst|always1~2_combout ),
	.cin(gnd),
	.combout(\inst|Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~21 .lut_mask = 16'h3000;
defparam \inst|Add3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \inst|Add3~22 (
// Equation(s):
// \inst|Add3~22_combout  = (\inst|always1~2_combout  & (!\inst|LessThan3~0_combout  & \inst|Add3~8_combout ))

	.dataa(gnd),
	.datab(\inst|always1~2_combout ),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~22 .lut_mask = 16'h0C00;
defparam \inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \inst|Add3~23 (
// Equation(s):
// \inst|Add3~23_combout  = (\inst|always1~2_combout  & (!\inst|LessThan3~0_combout  & \inst|Add3~6_combout ))

	.dataa(gnd),
	.datab(\inst|always1~2_combout ),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst|Add3~6_combout ),
	.cin(gnd),
	.combout(\inst|Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~23 .lut_mask = 16'h0C00;
defparam \inst|Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \inst|Add3~24 (
// Equation(s):
// \inst|Add3~24_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~2_combout  & \inst|Add3~4_combout ))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|always1~2_combout ),
	.datac(gnd),
	.datad(\inst|Add3~4_combout ),
	.cin(gnd),
	.combout(\inst|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~24 .lut_mask = 16'h4400;
defparam \inst|Add3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \inst|Add3~25 (
// Equation(s):
// \inst|Add3~25_combout  = (\inst|Add3~2_combout  & (\inst|always1~2_combout  & !\inst|LessThan3~0_combout ))

	.dataa(\inst|Add3~2_combout ),
	.datab(\inst|always1~2_combout ),
	.datac(\inst|LessThan3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~25 .lut_mask = 16'h0808;
defparam \inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \inst|Add3~26 (
// Equation(s):
// \inst|Add3~26_combout  = (\inst|always1~2_combout  & (!\inst|LessThan3~0_combout  & \inst|Add3~0_combout ))

	.dataa(gnd),
	.datab(\inst|always1~2_combout ),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst|Add3~0_combout ),
	.cin(gnd),
	.combout(\inst|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~26 .lut_mask = 16'h0C00;
defparam \inst|Add3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \inst|pixel_address[6]~0 (
// Equation(s):
// \inst|pixel_address[6]~0_combout  = (\inst|next_h_count [6] & (\inst|always1~2_combout  & !\inst|LessThan3~0_combout ))

	.dataa(\inst|next_h_count [6]),
	.datab(gnd),
	.datac(\inst|always1~2_combout ),
	.datad(\inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst|pixel_address[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[6]~0 .lut_mask = 16'h00A0;
defparam \inst|pixel_address[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \inst|pixel_address[5]~1 (
// Equation(s):
// \inst|pixel_address[5]~1_combout  = (!\inst|LessThan3~0_combout  & (\inst|always1~2_combout  & \inst|next_h_count [5]))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(gnd),
	.datac(\inst|always1~2_combout ),
	.datad(\inst|next_h_count [5]),
	.cin(gnd),
	.combout(\inst|pixel_address[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[5]~1 .lut_mask = 16'h5000;
defparam \inst|pixel_address[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \inst|pixel_address[4]~2 (
// Equation(s):
// \inst|pixel_address[4]~2_combout  = (\inst|next_h_count [4] & (\inst|always1~2_combout  & !\inst|LessThan3~0_combout ))

	.dataa(\inst|next_h_count [4]),
	.datab(gnd),
	.datac(\inst|always1~2_combout ),
	.datad(\inst|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst|pixel_address[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[4]~2 .lut_mask = 16'h00A0;
defparam \inst|pixel_address[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \inst|pixel_address[3]~3 (
// Equation(s):
// \inst|pixel_address[3]~3_combout  = (\inst|always1~2_combout  & (!\inst|LessThan3~0_combout  & \inst|next_h_count [3]))

	.dataa(\inst|always1~2_combout ),
	.datab(gnd),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst|next_h_count [3]),
	.cin(gnd),
	.combout(\inst|pixel_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[3]~3 .lut_mask = 16'h0A00;
defparam \inst|pixel_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \inst|pixel_address[2]~4 (
// Equation(s):
// \inst|pixel_address[2]~4_combout  = (!\inst|LessThan3~0_combout  & (\inst|next_h_count [2] & \inst|always1~2_combout ))

	.dataa(gnd),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst|next_h_count [2]),
	.datad(\inst|always1~2_combout ),
	.cin(gnd),
	.combout(\inst|pixel_address[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[2]~4 .lut_mask = 16'h3000;
defparam \inst|pixel_address[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \inst|pixel_address[1]~5 (
// Equation(s):
// \inst|pixel_address[1]~5_combout  = (\inst|next_h_count [1] & (!\inst|LessThan3~0_combout  & \inst|always1~2_combout ))

	.dataa(\inst|next_h_count [1]),
	.datab(gnd),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst|always1~2_combout ),
	.cin(gnd),
	.combout(\inst|pixel_address[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[1]~5 .lut_mask = 16'h0A00;
defparam \inst|pixel_address[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \inst|pixel_address[0]~6 (
// Equation(s):
// \inst|pixel_address[0]~6_combout  = (\inst|next_h_count [0] & (!\inst|LessThan3~0_combout  & \inst|always1~2_combout ))

	.dataa(\inst|next_h_count [0]),
	.datab(gnd),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst|always1~2_combout ),
	.cin(gnd),
	.combout(\inst|pixel_address[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pixel_address[0]~6 .lut_mask = 16'h0A00;
defparam \inst|pixel_address[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \inst|v_count[3]~feeder (
// Equation(s):
// \inst|v_count[3]~feeder_combout  = \inst|next_v_count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|next_v_count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|v_count[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst|v_count[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \inst|v_count[3] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|v_count[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[3] .is_wysiwyg = "true";
defparam \inst|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \inst|v_count[2]~feeder (
// Equation(s):
// \inst|v_count[2]~feeder_combout  = \inst|next_v_count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|next_v_count [2]),
	.cin(gnd),
	.combout(\inst|v_count[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|v_count[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \inst|v_count[2] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|v_count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[2] .is_wysiwyg = "true";
defparam \inst|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \inst|v_count[4] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|next_v_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[4] .is_wysiwyg = "true";
defparam \inst|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \inst|v_count[1]~feeder (
// Equation(s):
// \inst|v_count[1]~feeder_combout  = \inst|next_v_count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|next_v_count [1]),
	.cin(gnd),
	.combout(\inst|v_count[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|v_count[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|v_count[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \inst|v_count[1] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|v_count[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|v_count[1] .is_wysiwyg = "true";
defparam \inst|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \inst|always1~3 (
// Equation(s):
// \inst|always1~3_combout  = ((\inst|v_count [2]) # ((\inst|v_count [4]) # (!\inst|v_count [1]))) # (!\inst|v_count [3])

	.dataa(\inst|v_count [3]),
	.datab(\inst|v_count [2]),
	.datac(\inst|v_count [4]),
	.datad(\inst|v_count [1]),
	.cin(gnd),
	.combout(\inst|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~3 .lut_mask = 16'hFDFF;
defparam \inst|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \inst|always1~4 (
// Equation(s):
// \inst|always1~4_combout  = (\inst|always1~3_combout ) # ((\inst|v_count [9]) # (!\inst|LessThan3~0_combout ))

	.dataa(\inst|always1~3_combout ),
	.datab(\inst|LessThan3~0_combout ),
	.datac(gnd),
	.datad(\inst|v_count [9]),
	.cin(gnd),
	.combout(\inst|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always1~4 .lut_mask = 16'hFFBB;
defparam \inst|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \print~input (
	.i(print),
	.ibar(gnd),
	.o(\print~input_o ));
// synopsys translate_off
defparam \print~input .bus_hold = "false";
defparam \print~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|decode2|w_anode291w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode2|w_anode291w [3] = (\print~input_o  & (\inst|Add3~20_combout  & (\inst|Add3~19_combout  & !\inst|Add3~18_combout )))

	.dataa(\print~input_o ),
	.datab(\inst|Add3~20_combout ),
	.datac(\inst|Add3~19_combout ),
	.datad(\inst|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode2|w_anode291w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode291w[3] .lut_mask = 16'h0080;
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode291w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \cpu_clk~input (
	.i(cpu_clk),
	.ibar(gnd),
	.o(\cpu_clk~input_o ));
// synopsys translate_off
defparam \cpu_clk~input .bus_hold = "false";
defparam \cpu_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \cpu_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \cpu_clk~inputclkctrl .clock_type = "global clock";
defparam \cpu_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \inst2|altsyncram_component|auto_generated|rden_b_store (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\VCC~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|_~0 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|_~0_combout  = (\VCC~input_o ) # (\inst2|altsyncram_component|auto_generated|rden_b_store~q )

	.dataa(gnd),
	.datab(\VCC~input_o ),
	.datac(\inst2|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|_~0 .lut_mask = 16'hFCFC;
defparam \inst2|altsyncram_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w [3] = (\inst|Add3~20_combout  & (!\inst|Add3~18_combout  & (\inst|Add3~19_combout  & \inst2|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\inst|Add3~20_combout ),
	.datab(\inst|Add3~18_combout ),
	.datac(\inst|Add3~19_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3] .lut_mask = 16'h2000;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \pixel_rgb[2]~input (
	.i(pixel_rgb[2]),
	.ibar(gnd),
	.o(\pixel_rgb[2]~input_o ));
// synopsys translate_off
defparam \pixel_rgb[2]~input .bus_hold = "false";
defparam \pixel_rgb[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode291w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode291w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[2]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \inst2|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|Add3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \inst2|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|decode2|w_anode254w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode2|w_anode254w [3] = (\print~input_o  & (!\inst|Add3~18_combout  & (!\inst|Add3~20_combout  & !\inst|Add3~19_combout )))

	.dataa(\print~input_o ),
	.datab(\inst|Add3~18_combout ),
	.datac(\inst|Add3~20_combout ),
	.datad(\inst|Add3~19_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode2|w_anode254w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode254w[3] .lut_mask = 16'h0002;
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode254w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w [3] = (\inst2|altsyncram_component|auto_generated|_~0_combout  & (!\inst|Add3~19_combout  & (!\inst|Add3~20_combout  & !\inst|Add3~18_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|_~0_combout ),
	.datab(\inst|Add3~19_combout ),
	.datac(\inst|Add3~20_combout ),
	.datad(\inst|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3] .lut_mask = 16'h0002;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode254w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode254w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[2]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \inst2|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(\inst|Add3~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \inst2|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|decode2|w_anode281w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode2|w_anode281w [3] = (!\inst|Add3~20_combout  & (\print~input_o  & (!\inst|Add3~18_combout  & \inst|Add3~19_combout )))

	.dataa(\inst|Add3~20_combout ),
	.datab(\print~input_o ),
	.datac(\inst|Add3~18_combout ),
	.datad(\inst|Add3~19_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode2|w_anode281w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode281w[3] .lut_mask = 16'h0400;
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode281w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w [3] = (!\inst|Add3~20_combout  & (!\inst|Add3~18_combout  & (\inst|Add3~19_combout  & \inst2|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\inst|Add3~20_combout ),
	.datab(\inst|Add3~18_combout ),
	.datac(\inst|Add3~19_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w[3] .lut_mask = 16'h1000;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode281w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode281w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[2]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~2 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~2_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~2 .lut_mask = 16'hF4A4;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|decode2|w_anode271w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode2|w_anode271w [3] = (!\inst|Add3~19_combout  & (!\inst|Add3~18_combout  & (\inst|Add3~20_combout  & \print~input_o )))

	.dataa(\inst|Add3~19_combout ),
	.datab(\inst|Add3~18_combout ),
	.datac(\inst|Add3~20_combout ),
	.datad(\print~input_o ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode2|w_anode271w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode271w[3] .lut_mask = 16'h1000;
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode271w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w [3] = (\inst|Add3~20_combout  & (!\inst|Add3~18_combout  & (!\inst|Add3~19_combout  & \inst2|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\inst|Add3~20_combout ),
	.datab(\inst|Add3~18_combout ),
	.datac(\inst|Add3~19_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w[3] .lut_mask = 16'h0200;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode271w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode271w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[2]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~3 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~3_combout  = (\inst2|altsyncram_component|auto_generated|mux3|_~2_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~2_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & 
// \inst2|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~3 .lut_mask = 16'hB8CC;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|decode2|w_anode331w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode2|w_anode331w [3] = (\print~input_o  & (\inst|Add3~18_combout  & (\inst|Add3~20_combout  & \inst|Add3~19_combout )))

	.dataa(\print~input_o ),
	.datab(\inst|Add3~18_combout ),
	.datac(\inst|Add3~20_combout ),
	.datad(\inst|Add3~19_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode2|w_anode331w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode331w[3] .lut_mask = 16'h8000;
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode331w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w [3] = (\inst2|altsyncram_component|auto_generated|_~0_combout  & (\inst|Add3~18_combout  & (\inst|Add3~20_combout  & \inst|Add3~19_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|_~0_combout ),
	.datab(\inst|Add3~18_combout ),
	.datac(\inst|Add3~20_combout ),
	.datad(\inst|Add3~19_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3] .lut_mask = 16'h8000;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode331w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode331w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[2]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|decode2|w_anode311w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode2|w_anode311w [3] = (\print~input_o  & (!\inst|Add3~19_combout  & (\inst|Add3~20_combout  & \inst|Add3~18_combout )))

	.dataa(\print~input_o ),
	.datab(\inst|Add3~19_combout ),
	.datac(\inst|Add3~20_combout ),
	.datad(\inst|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode2|w_anode311w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode311w[3] .lut_mask = 16'h2000;
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode311w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w [3] = (\inst2|altsyncram_component|auto_generated|_~0_combout  & (!\inst|Add3~19_combout  & (\inst|Add3~20_combout  & \inst|Add3~18_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|_~0_combout ),
	.datab(\inst|Add3~19_combout ),
	.datac(\inst|Add3~20_combout ),
	.datad(\inst|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w[3] .lut_mask = 16'h2000;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode311w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode311w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[2]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|decode2|w_anode301w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode2|w_anode301w [3] = (!\inst|Add3~20_combout  & (\print~input_o  & (\inst|Add3~18_combout  & !\inst|Add3~19_combout )))

	.dataa(\inst|Add3~20_combout ),
	.datab(\print~input_o ),
	.datac(\inst|Add3~18_combout ),
	.datad(\inst|Add3~19_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode2|w_anode301w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode301w[3] .lut_mask = 16'h0040;
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode301w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w [3] = (!\inst|Add3~20_combout  & (\inst2|altsyncram_component|auto_generated|_~0_combout  & (!\inst|Add3~19_combout  & \inst|Add3~18_combout )))

	.dataa(\inst|Add3~20_combout ),
	.datab(\inst2|altsyncram_component|auto_generated|_~0_combout ),
	.datac(\inst|Add3~19_combout ),
	.datad(\inst|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3] .lut_mask = 16'h0400;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode301w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode301w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[2]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~0 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~0_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a17~portbdataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~0 .lut_mask = 16'hADA8;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|decode2|w_anode321w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|decode2|w_anode321w [3] = (\print~input_o  & (\inst|Add3~19_combout  & (!\inst|Add3~20_combout  & \inst|Add3~18_combout )))

	.dataa(\print~input_o ),
	.datab(\inst|Add3~19_combout ),
	.datac(\inst|Add3~20_combout ),
	.datad(\inst|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|decode2|w_anode321w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode321w[3] .lut_mask = 16'h0800;
defparam \inst2|altsyncram_component|auto_generated|decode2|w_anode321w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w[3] (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w [3] = (\inst2|altsyncram_component|auto_generated|_~0_combout  & (\inst|Add3~19_combout  & (!\inst|Add3~20_combout  & \inst|Add3~18_combout )))

	.dataa(\inst2|altsyncram_component|auto_generated|_~0_combout ),
	.datab(\inst|Add3~19_combout ),
	.datac(\inst|Add3~20_combout ),
	.datad(\inst|Add3~18_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w [3]),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w[3] .lut_mask = 16'h0800;
defparam \inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y3_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode321w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode321w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[2]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~1 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~1_combout  = (\inst2|altsyncram_component|auto_generated|mux3|_~0_combout  & ((\inst2|altsyncram_component|auto_generated|ram_block1a23~portbdataout ) # 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~0_combout  & (((\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a20~portbdataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~1 .lut_mask = 16'hBC8C;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \inst2|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Add3~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VCC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \inst2|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\vga_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \inst2|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~4 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~4_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst2|altsyncram_component|auto_generated|mux3|_~1_combout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst2|altsyncram_component|auto_generated|mux3|_~3_combout ))

	.dataa(\inst2|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.datab(gnd),
	.datac(\inst2|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~4 .lut_mask = 16'hF0AA;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \pixel_rgb[1]~input (
	.i(pixel_rgb[1]),
	.ibar(gnd),
	.o(\pixel_rgb[1]~input_o ));
// synopsys translate_off
defparam \pixel_rgb[1]~input .bus_hold = "false";
defparam \pixel_rgb[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode321w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode321w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[1]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y6_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode331w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode331w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[1]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode311w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode311w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[1]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode301w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode301w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[1]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~5 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~5_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \inst2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~5 .lut_mask = 16'hADA8;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~6 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~6_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|mux3|_~5_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~5_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a19~portbdataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst2|altsyncram_component|auto_generated|mux3|_~5_combout ))))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~6 .lut_mask = 16'hF588;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode254w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode254w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[1]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode281w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode281w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[1]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~7 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~7_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst2|altsyncram_component|auto_generated|ram_block1a7~portbdataout ) # 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (\inst2|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & 
// ((!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~7 .lut_mask = 16'hF0CA;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode271w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode271w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[1]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode291w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode291w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[1]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~8 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~8_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|mux3|_~7_combout  & 
// ((\inst2|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~7_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst2|altsyncram_component|auto_generated|mux3|_~7_combout ))

	.dataa(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\inst2|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~8 .lut_mask = 16'hEC64;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~9 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~9_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst2|altsyncram_component|auto_generated|mux3|_~6_combout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst2|altsyncram_component|auto_generated|mux3|_~8_combout )))

	.dataa(gnd),
	.datab(\inst2|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\inst2|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~9 .lut_mask = 16'hCFC0;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \pixel_rgb[0]~input (
	.i(pixel_rgb[0]),
	.ibar(gnd),
	.o(\pixel_rgb[0]~input_o ));
// synopsys translate_off
defparam \pixel_rgb[0]~input .bus_hold = "false";
defparam \pixel_rgb[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode271w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode271w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode271w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[0]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode281w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode281w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode281w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[0]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode254w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode254w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode254w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[0]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028315F2F0B0B7EF3;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~12 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~12_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|ram_block1a6~portbdataout ) # 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst2|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & 
// !\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~12 .lut_mask = 16'hF0AC;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode291w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode291w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode291w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[0]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~13 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~13_combout  = (\inst2|altsyncram_component|auto_generated|mux3|_~12_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~12_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & 
// ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux3|_~12_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~13 .lut_mask = 16'hE2CC;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y1_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode321w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode321w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode321w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[0]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode311w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode311w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode311w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[0]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode301w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode301w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode301w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[0]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~10 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~10_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\inst2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\inst2|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\inst2|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~10 .lut_mask = 16'hFA0C;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
cycloneive_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst2|altsyncram_component|auto_generated|decode2|w_anode331w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\VCC~input_o ),
	.portbaddrstall(gnd),
	.clk0(\cpu_clk~inputclkctrl_outclk ),
	.clk1(\vga_clk~inputclkctrl_outclk ),
	.ena0(\inst2|altsyncram_component|auto_generated|decode2|w_anode331w [3]),
	.ena1(\inst2|altsyncram_component|auto_generated|rden_decode_b|w_anode331w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixel_rgb[0]~input_o }),
	.portaaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|Add3~21_combout ,\inst|Add3~22_combout ,\inst|Add3~23_combout ,\inst|Add3~24_combout ,\inst|Add3~25_combout ,\inst|Add3~26_combout ,\inst|pixel_address[6]~0_combout ,\inst|pixel_address[5]~1_combout ,\inst|pixel_address[4]~2_combout ,
\inst|pixel_address[3]~3_combout ,\inst|pixel_address[2]~4_combout ,\inst|pixel_address[1]~5_combout ,\inst|pixel_address[0]~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "vga_memory.hex";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_bkr1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~11 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~11_combout  = (\inst2|altsyncram_component|auto_generated|mux3|_~10_combout  & (((\inst2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\inst2|altsyncram_component|auto_generated|mux3|_~10_combout  & (\inst2|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & 
// (\inst2|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\inst2|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(\inst2|altsyncram_component|auto_generated|mux3|_~10_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\inst2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~11 .lut_mask = 16'hEC2C;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \inst2|altsyncram_component|auto_generated|mux3|_~14 (
// Equation(s):
// \inst2|altsyncram_component|auto_generated|mux3|_~14_combout  = (\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\inst2|altsyncram_component|auto_generated|mux3|_~11_combout ))) # 
// (!\inst2|altsyncram_component|auto_generated|out_address_reg_b [2] & (\inst2|altsyncram_component|auto_generated|mux3|_~13_combout ))

	.dataa(gnd),
	.datab(\inst2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\inst2|altsyncram_component|auto_generated|mux3|_~13_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux3|_~11_combout ),
	.cin(gnd),
	.combout(\inst2|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|mux3|_~14 .lut_mask = 16'hFC30;
defparam \inst2|altsyncram_component|auto_generated|mux3|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \inst|vga_rgb[2]~0 (
// Equation(s):
// \inst|vga_rgb[2]~0_combout  = (\inst|always1~2_combout  & (!\inst|LessThan3~0_combout  & \inst2|altsyncram_component|auto_generated|mux3|_~4_combout ))

	.dataa(\inst|always1~2_combout ),
	.datab(gnd),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.cin(gnd),
	.combout(\inst|vga_rgb[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|vga_rgb[2]~0 .lut_mask = 16'h0A00;
defparam \inst|vga_rgb[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \inst|vga_rgb[1]~1 (
// Equation(s):
// \inst|vga_rgb[1]~1_combout  = (\inst|always1~2_combout  & (!\inst|LessThan3~0_combout  & \inst2|altsyncram_component|auto_generated|mux3|_~9_combout ))

	.dataa(\inst|always1~2_combout ),
	.datab(gnd),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst2|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.cin(gnd),
	.combout(\inst|vga_rgb[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|vga_rgb[1]~1 .lut_mask = 16'h0A00;
defparam \inst|vga_rgb[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \inst|vga_rgb[0]~2 (
// Equation(s):
// \inst|vga_rgb[0]~2_combout  = (!\inst|LessThan3~0_combout  & (\inst2|altsyncram_component|auto_generated|mux3|_~14_combout  & \inst|always1~2_combout ))

	.dataa(gnd),
	.datab(\inst|LessThan3~0_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.datad(\inst|always1~2_combout ),
	.cin(gnd),
	.combout(\inst|vga_rgb[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|vga_rgb[0]~2 .lut_mask = 16'h3000;
defparam \inst|vga_rgb[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign vga_hsync = \vga_hsync~output_o ;

assign pixel_address[15] = \pixel_address[15]~output_o ;

assign pixel_address[14] = \pixel_address[14]~output_o ;

assign pixel_address[13] = \pixel_address[13]~output_o ;

assign pixel_address[12] = \pixel_address[12]~output_o ;

assign pixel_address[11] = \pixel_address[11]~output_o ;

assign pixel_address[10] = \pixel_address[10]~output_o ;

assign pixel_address[9] = \pixel_address[9]~output_o ;

assign pixel_address[8] = \pixel_address[8]~output_o ;

assign pixel_address[7] = \pixel_address[7]~output_o ;

assign pixel_address[6] = \pixel_address[6]~output_o ;

assign pixel_address[5] = \pixel_address[5]~output_o ;

assign pixel_address[4] = \pixel_address[4]~output_o ;

assign pixel_address[3] = \pixel_address[3]~output_o ;

assign pixel_address[2] = \pixel_address[2]~output_o ;

assign pixel_address[1] = \pixel_address[1]~output_o ;

assign pixel_address[0] = \pixel_address[0]~output_o ;

assign vga_vsync = \vga_vsync~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[0] = \q[0]~output_o ;

assign vga_rgb[2] = \vga_rgb[2]~output_o ;

assign vga_rgb[1] = \vga_rgb[1]~output_o ;

assign vga_rgb[0] = \vga_rgb[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
