Loading plugins phase: Elapsed time ==> 0s.145ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\Design01.cyprj -d CY8C5688LTI-LP086 -s C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.457ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.035ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Mar 28 19:43:55 2018


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Mar 28 19:43:55 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Mar 28 19:43:55 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Mar 28 19:43:55 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\bleUart1:BUART:reset_sr\
	Net_33
	\bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_28
	\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\bleUart1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\bleUart1:BUART:sRX:MODULE_5:lt\
	\bleUart1:BUART:sRX:MODULE_5:eq\
	\bleUart1:BUART:sRX:MODULE_5:gt\
	\bleUart1:BUART:sRX:MODULE_5:gte\
	\bleUart1:BUART:sRX:MODULE_5:lte\
	\puttyUart1:BUART:reset_sr\
	Net_15
	\puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_10
	\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:xeq\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:xlt\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:xlte\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:xgt\
	\puttyUart1:BUART:sRX:MODULE_10:g1:a0:xgte\
	\puttyUart1:BUART:sRX:MODULE_10:lt\
	\puttyUart1:BUART:sRX:MODULE_10:eq\
	\puttyUart1:BUART:sRX:MODULE_10:gt\
	\puttyUart1:BUART:sRX:MODULE_10:gte\
	\puttyUart1:BUART:sRX:MODULE_10:lte\


Deleted 52 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__bleRx_net_0
Aliasing \VDAC:Net_83\ to zero
Aliasing \VDAC:Net_81\ to zero
Aliasing \VDAC:Net_82\ to zero
Aliasing Net_31 to zero
Aliasing \bleUart1:BUART:tx_hd_send_break\ to zero
Aliasing \bleUart1:BUART:HalfDuplexSend\ to zero
Aliasing \bleUart1:BUART:FinalParityType_1\ to zero
Aliasing \bleUart1:BUART:FinalParityType_0\ to zero
Aliasing \bleUart1:BUART:FinalAddrMode_2\ to zero
Aliasing \bleUart1:BUART:FinalAddrMode_1\ to zero
Aliasing \bleUart1:BUART:FinalAddrMode_0\ to zero
Aliasing \bleUart1:BUART:tx_ctrl_mark\ to zero
Aliasing \bleUart1:BUART:tx_status_6\ to zero
Aliasing \bleUart1:BUART:tx_status_5\ to zero
Aliasing \bleUart1:BUART:tx_status_4\ to zero
Aliasing \bleUart1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__bleRx_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__bleRx_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__bleRx_net_0
Aliasing \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \bleUart1:BUART:rx_status_1\ to zero
Aliasing \bleUart1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \bleUart1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \bleUart1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__bleRx_net_0
Aliasing \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__bleRx_net_0
Aliasing \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__bleRx_net_0
Aliasing Net_13 to zero
Aliasing \puttyUart1:BUART:tx_hd_send_break\ to zero
Aliasing \puttyUart1:BUART:HalfDuplexSend\ to zero
Aliasing \puttyUart1:BUART:FinalParityType_1\ to zero
Aliasing \puttyUart1:BUART:FinalParityType_0\ to zero
Aliasing \puttyUart1:BUART:FinalAddrMode_2\ to zero
Aliasing \puttyUart1:BUART:FinalAddrMode_1\ to zero
Aliasing \puttyUart1:BUART:FinalAddrMode_0\ to zero
Aliasing \puttyUart1:BUART:tx_ctrl_mark\ to zero
Aliasing \puttyUart1:BUART:tx_status_6\ to zero
Aliasing \puttyUart1:BUART:tx_status_5\ to zero
Aliasing \puttyUart1:BUART:tx_status_4\ to zero
Aliasing \puttyUart1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__bleRx_net_0
Aliasing \puttyUart1:BUART:sRX:s23Poll:MODIN6_1\ to \puttyUart1:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \puttyUart1:BUART:sRX:s23Poll:MODIN6_0\ to \puttyUart1:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__bleRx_net_0
Aliasing \puttyUart1:BUART:sRX:s23Poll:MODIN7_1\ to \puttyUart1:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \puttyUart1:BUART:sRX:s23Poll:MODIN7_0\ to \puttyUart1:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__bleRx_net_0
Aliasing \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \puttyUart1:BUART:rx_status_1\ to zero
Aliasing \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__bleRx_net_0
Aliasing \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__bleRx_net_0
Aliasing \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__bleRx_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__bleRx_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__bleRx_net_0
Aliasing tmpOE__bleTx_net_0 to tmpOE__bleRx_net_0
Aliasing tmpOE__key_net_0 to tmpOE__bleRx_net_0
Aliasing \LCDD:tmpOE__LCDPort_net_6\ to tmpOE__bleRx_net_0
Aliasing \LCDD:tmpOE__LCDPort_net_5\ to tmpOE__bleRx_net_0
Aliasing \LCDD:tmpOE__LCDPort_net_4\ to tmpOE__bleRx_net_0
Aliasing \LCDD:tmpOE__LCDPort_net_3\ to tmpOE__bleRx_net_0
Aliasing \LCDD:tmpOE__LCDPort_net_2\ to tmpOE__bleRx_net_0
Aliasing \LCDD:tmpOE__LCDPort_net_1\ to tmpOE__bleRx_net_0
Aliasing \LCDD:tmpOE__LCDPort_net_0\ to tmpOE__bleRx_net_0
Aliasing Net_29D to zero
Aliasing \bleUart1:BUART:rx_break_status\\D\ to zero
Aliasing Net_11D to zero
Aliasing \puttyUart1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[11] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \VDAC:Net_83\[14] = zero[7]
Removing Lhs of wire \VDAC:Net_81\[15] = zero[7]
Removing Lhs of wire \VDAC:Net_82\[16] = zero[7]
Removing Lhs of wire \bleUart1:Net_61\[21] = \bleUart1:Net_9\[20]
Removing Lhs of wire Net_31[25] = zero[7]
Removing Lhs of wire \bleUart1:BUART:tx_hd_send_break\[26] = zero[7]
Removing Lhs of wire \bleUart1:BUART:HalfDuplexSend\[27] = zero[7]
Removing Lhs of wire \bleUart1:BUART:FinalParityType_1\[28] = zero[7]
Removing Lhs of wire \bleUart1:BUART:FinalParityType_0\[29] = zero[7]
Removing Lhs of wire \bleUart1:BUART:FinalAddrMode_2\[30] = zero[7]
Removing Lhs of wire \bleUart1:BUART:FinalAddrMode_1\[31] = zero[7]
Removing Lhs of wire \bleUart1:BUART:FinalAddrMode_0\[32] = zero[7]
Removing Lhs of wire \bleUart1:BUART:tx_ctrl_mark\[33] = zero[7]
Removing Rhs of wire Net_34[40] = \bleUart1:BUART:rx_interrupt_out\[41]
Removing Rhs of wire \bleUart1:BUART:tx_bitclk_enable_pre\[45] = \bleUart1:BUART:tx_bitclk_dp\[81]
Removing Lhs of wire \bleUart1:BUART:tx_counter_tc\[91] = \bleUart1:BUART:tx_counter_dp\[82]
Removing Lhs of wire \bleUart1:BUART:tx_status_6\[92] = zero[7]
Removing Lhs of wire \bleUart1:BUART:tx_status_5\[93] = zero[7]
Removing Lhs of wire \bleUart1:BUART:tx_status_4\[94] = zero[7]
Removing Lhs of wire \bleUart1:BUART:tx_status_1\[96] = \bleUart1:BUART:tx_fifo_empty\[59]
Removing Lhs of wire \bleUart1:BUART:tx_status_3\[98] = \bleUart1:BUART:tx_fifo_notfull\[58]
Removing Lhs of wire \bleUart1:BUART:rx_count7_bit8_wire\[158] = zero[7]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[165] = \bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[176]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[167] = \bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[177]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[168] = \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[193]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[169] = \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[207]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[170] = MODIN1_1[171]
Removing Rhs of wire MODIN1_1[171] = \bleUart1:BUART:pollcount_1\[164]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[172] = MODIN1_0[173]
Removing Rhs of wire MODIN1_0[173] = \bleUart1:BUART:pollcount_0\[166]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[179] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[180] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[181] = MODIN1_1[171]
Removing Lhs of wire MODIN2_1[182] = MODIN1_1[171]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[183] = MODIN1_0[173]
Removing Lhs of wire MODIN2_0[184] = MODIN1_0[173]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[185] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[186] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[187] = MODIN1_1[171]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[188] = MODIN1_0[173]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[189] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[190] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[195] = MODIN1_1[171]
Removing Lhs of wire MODIN3_1[196] = MODIN1_1[171]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[197] = MODIN1_0[173]
Removing Lhs of wire MODIN3_0[198] = MODIN1_0[173]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[199] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[200] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[201] = MODIN1_1[171]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[202] = MODIN1_0[173]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[203] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[204] = zero[7]
Removing Lhs of wire \bleUart1:BUART:rx_status_1\[211] = zero[7]
Removing Rhs of wire \bleUart1:BUART:rx_status_2\[212] = \bleUart1:BUART:rx_parity_error_status\[213]
Removing Rhs of wire \bleUart1:BUART:rx_status_3\[214] = \bleUart1:BUART:rx_stop_bit_error\[215]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[225] = \bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_0\[274]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[229] = \bleUart1:BUART:sRX:MODULE_5:g1:a0:xneq\[296]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newa_6\[230] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newa_5\[231] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newa_4\[232] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newa_3\[233] = MODIN4_6[234]
Removing Rhs of wire MODIN4_6[234] = \bleUart1:BUART:rx_count_6\[153]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newa_2\[235] = MODIN4_5[236]
Removing Rhs of wire MODIN4_5[236] = \bleUart1:BUART:rx_count_5\[154]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newa_1\[237] = MODIN4_4[238]
Removing Rhs of wire MODIN4_4[238] = \bleUart1:BUART:rx_count_4\[155]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newa_0\[239] = MODIN4_3[240]
Removing Rhs of wire MODIN4_3[240] = \bleUart1:BUART:rx_count_3\[156]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_6\[241] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_5\[242] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_4\[243] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_3\[244] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_2\[245] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_1\[246] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:newb_0\[247] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[248] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[249] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[250] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[251] = MODIN4_6[234]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[252] = MODIN4_5[236]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[253] = MODIN4_4[238]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[254] = MODIN4_3[240]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:datab_6\[255] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:datab_5\[256] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:datab_4\[257] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:datab_3\[258] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:datab_2\[259] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:datab_1\[260] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_4:g2:a0:datab_0\[261] = zero[7]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_5:g1:a0:newa_0\[276] = \bleUart1:BUART:rx_postpoll\[112]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_5:g1:a0:newb_0\[277] = \bleUart1:BUART:rx_parity_bit\[228]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[278] = \bleUart1:BUART:rx_postpoll\[112]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_5:g1:a0:datab_0\[279] = \bleUart1:BUART:rx_parity_bit\[228]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[280] = \bleUart1:BUART:rx_postpoll\[112]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[281] = \bleUart1:BUART:rx_parity_bit\[228]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[283] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[284] = \bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[282]
Removing Lhs of wire \bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[285] = \bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[282]
Removing Lhs of wire \puttyUart1:Net_61\[308] = \puttyUart1:Net_9\[307]
Removing Lhs of wire Net_13[312] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:tx_hd_send_break\[313] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:HalfDuplexSend\[314] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:FinalParityType_1\[315] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:FinalParityType_0\[316] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:FinalAddrMode_2\[317] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:FinalAddrMode_1\[318] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:FinalAddrMode_0\[319] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:tx_ctrl_mark\[320] = zero[7]
Removing Rhs of wire Net_16[327] = \puttyUart1:BUART:rx_interrupt_out\[328]
Removing Rhs of wire \puttyUart1:BUART:tx_bitclk_enable_pre\[332] = \puttyUart1:BUART:tx_bitclk_dp\[368]
Removing Lhs of wire \puttyUart1:BUART:tx_counter_tc\[378] = \puttyUart1:BUART:tx_counter_dp\[369]
Removing Lhs of wire \puttyUart1:BUART:tx_status_6\[379] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:tx_status_5\[380] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:tx_status_4\[381] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:tx_status_1\[383] = \puttyUart1:BUART:tx_fifo_empty\[346]
Removing Lhs of wire \puttyUart1:BUART:tx_status_3\[385] = \puttyUart1:BUART:tx_fifo_notfull\[345]
Removing Lhs of wire \puttyUart1:BUART:rx_count7_bit8_wire\[445] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[453] = \puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[464]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[455] = \puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[465]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[456] = \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[481]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[457] = \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[495]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[458] = \puttyUart1:BUART:sRX:s23Poll:MODIN5_1\[459]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODIN5_1\[459] = \puttyUart1:BUART:pollcount_1\[451]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[460] = \puttyUart1:BUART:sRX:s23Poll:MODIN5_0\[461]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODIN5_0\[461] = \puttyUart1:BUART:pollcount_0\[454]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[467] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[468] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[469] = \puttyUart1:BUART:pollcount_1\[451]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODIN6_1\[470] = \puttyUart1:BUART:pollcount_1\[451]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[471] = \puttyUart1:BUART:pollcount_0\[454]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODIN6_0\[472] = \puttyUart1:BUART:pollcount_0\[454]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[473] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[474] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[475] = \puttyUart1:BUART:pollcount_1\[451]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[476] = \puttyUart1:BUART:pollcount_0\[454]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[477] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[478] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[483] = \puttyUart1:BUART:pollcount_1\[451]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODIN7_1\[484] = \puttyUart1:BUART:pollcount_1\[451]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[485] = \puttyUart1:BUART:pollcount_0\[454]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODIN7_0\[486] = \puttyUart1:BUART:pollcount_0\[454]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[487] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[488] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[489] = \puttyUart1:BUART:pollcount_1\[451]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[490] = \puttyUart1:BUART:pollcount_0\[454]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[491] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[492] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:rx_status_1\[499] = zero[7]
Removing Rhs of wire \puttyUart1:BUART:rx_status_2\[500] = \puttyUart1:BUART:rx_parity_error_status\[501]
Removing Rhs of wire \puttyUart1:BUART:rx_status_3\[502] = \puttyUart1:BUART:rx_stop_bit_error\[503]
Removing Lhs of wire \puttyUart1:BUART:sRX:cmp_vv_vv_MODGEN_9\[513] = \puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_0\[562]
Removing Lhs of wire \puttyUart1:BUART:sRX:cmp_vv_vv_MODGEN_10\[517] = \puttyUart1:BUART:sRX:MODULE_10:g1:a0:xneq\[584]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newa_6\[518] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newa_5\[519] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newa_4\[520] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newa_3\[521] = \puttyUart1:BUART:sRX:MODIN8_6\[522]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODIN8_6\[522] = \puttyUart1:BUART:rx_count_6\[440]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newa_2\[523] = \puttyUart1:BUART:sRX:MODIN8_5\[524]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODIN8_5\[524] = \puttyUart1:BUART:rx_count_5\[441]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newa_1\[525] = \puttyUart1:BUART:sRX:MODIN8_4\[526]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODIN8_4\[526] = \puttyUart1:BUART:rx_count_4\[442]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newa_0\[527] = \puttyUart1:BUART:sRX:MODIN8_3\[528]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODIN8_3\[528] = \puttyUart1:BUART:rx_count_3\[443]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_6\[529] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_5\[530] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_4\[531] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_3\[532] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_2\[533] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_1\[534] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:newb_0\[535] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:dataa_6\[536] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:dataa_5\[537] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:dataa_4\[538] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:dataa_3\[539] = \puttyUart1:BUART:rx_count_6\[440]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:dataa_2\[540] = \puttyUart1:BUART:rx_count_5\[441]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:dataa_1\[541] = \puttyUart1:BUART:rx_count_4\[442]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:dataa_0\[542] = \puttyUart1:BUART:rx_count_3\[443]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:datab_6\[543] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:datab_5\[544] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:datab_4\[545] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:datab_3\[546] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:datab_2\[547] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:datab_1\[548] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_9:g2:a0:datab_0\[549] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_10:g1:a0:newa_0\[564] = \puttyUart1:BUART:rx_postpoll\[399]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_10:g1:a0:newb_0\[565] = \puttyUart1:BUART:rx_parity_bit\[516]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_10:g1:a0:dataa_0\[566] = \puttyUart1:BUART:rx_postpoll\[399]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_10:g1:a0:datab_0\[567] = \puttyUart1:BUART:rx_parity_bit\[516]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[568] = \puttyUart1:BUART:rx_postpoll\[399]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[569] = \puttyUart1:BUART:rx_parity_bit\[516]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[571] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[572] = \puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[570]
Removing Lhs of wire \puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[573] = \puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[570]
Removing Lhs of wire tmpOE__Rx_1_net_0[595] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire tmpOE__Tx_1_net_0[600] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire tmpOE__bleTx_net_0[606] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire tmpOE__key_net_0[611] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \LCDD:tmpOE__LCDPort_net_6\[619] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \LCDD:tmpOE__LCDPort_net_5\[620] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \LCDD:tmpOE__LCDPort_net_4\[621] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \LCDD:tmpOE__LCDPort_net_3\[622] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \LCDD:tmpOE__LCDPort_net_2\[623] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \LCDD:tmpOE__LCDPort_net_1\[624] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \LCDD:tmpOE__LCDPort_net_0\[625] = tmpOE__bleRx_net_0[6]
Removing Lhs of wire \bleUart1:BUART:reset_reg\\D\[642] = zero[7]
Removing Lhs of wire Net_29D[647] = zero[7]
Removing Lhs of wire \bleUart1:BUART:rx_bitclk\\D\[657] = \bleUart1:BUART:rx_bitclk_pre\[147]
Removing Lhs of wire \bleUart1:BUART:rx_parity_error_pre\\D\[666] = \bleUart1:BUART:rx_parity_error_pre\[223]
Removing Lhs of wire \bleUart1:BUART:rx_break_status\\D\[667] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:reset_reg\\D\[671] = zero[7]
Removing Lhs of wire Net_11D[676] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:rx_bitclk\\D\[686] = \puttyUart1:BUART:rx_bitclk_pre\[434]
Removing Lhs of wire \puttyUart1:BUART:rx_parity_error_pre\\D\[695] = \puttyUart1:BUART:rx_parity_error_pre\[511]
Removing Lhs of wire \puttyUart1:BUART:rx_break_status\\D\[696] = zero[7]

------------------------------------------------------
Aliased 0 equations, 215 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__bleRx_net_0' (cost = 0):
tmpOE__bleRx_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\bleUart1:BUART:rx_addressmatch\' (cost = 0):
\bleUart1:BUART:rx_addressmatch\ <= (\bleUart1:BUART:rx_addressmatch2\
	OR \bleUart1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\bleUart1:BUART:rx_bitclk_pre\' (cost = 1):
\bleUart1:BUART:rx_bitclk_pre\ <= ((not \bleUart1:BUART:rx_count_2\ and not \bleUart1:BUART:rx_count_1\ and not \bleUart1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\bleUart1:BUART:rx_bitclk_pre16x\' (cost = 0):
\bleUart1:BUART:rx_bitclk_pre16x\ <= ((not \bleUart1:BUART:rx_count_2\ and \bleUart1:BUART:rx_count_1\ and \bleUart1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\bleUart1:BUART:rx_poll_bit1\' (cost = 1):
\bleUart1:BUART:rx_poll_bit1\ <= ((not \bleUart1:BUART:rx_count_2\ and not \bleUart1:BUART:rx_count_1\ and \bleUart1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\bleUart1:BUART:rx_poll_bit2\' (cost = 1):
\bleUart1:BUART:rx_poll_bit2\ <= ((not \bleUart1:BUART:rx_count_2\ and not \bleUart1:BUART:rx_count_1\ and not \bleUart1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\bleUart1:BUART:pollingrange\' (cost = 4):
\bleUart1:BUART:pollingrange\ <= ((not \bleUart1:BUART:rx_count_2\ and not \bleUart1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\bleUart1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\bleUart1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\puttyUart1:BUART:rx_addressmatch\' (cost = 0):
\puttyUart1:BUART:rx_addressmatch\ <= (\puttyUart1:BUART:rx_addressmatch2\
	OR \puttyUart1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\puttyUart1:BUART:rx_bitclk_pre\' (cost = 1):
\puttyUart1:BUART:rx_bitclk_pre\ <= ((not \puttyUart1:BUART:rx_count_2\ and not \puttyUart1:BUART:rx_count_1\ and not \puttyUart1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:rx_bitclk_pre16x\' (cost = 0):
\puttyUart1:BUART:rx_bitclk_pre16x\ <= ((not \puttyUart1:BUART:rx_count_2\ and \puttyUart1:BUART:rx_count_1\ and \puttyUart1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:rx_poll_bit1\' (cost = 1):
\puttyUart1:BUART:rx_poll_bit1\ <= ((not \puttyUart1:BUART:rx_count_2\ and not \puttyUart1:BUART:rx_count_1\ and \puttyUart1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:rx_poll_bit2\' (cost = 1):
\puttyUart1:BUART:rx_poll_bit2\ <= ((not \puttyUart1:BUART:rx_count_2\ and not \puttyUart1:BUART:rx_count_1\ and not \puttyUart1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:pollingrange\' (cost = 4):
\puttyUart1:BUART:pollingrange\ <= ((not \puttyUart1:BUART:rx_count_2\ and not \puttyUart1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\puttyUart1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \puttyUart1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\puttyUart1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \puttyUart1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\puttyUart1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \puttyUart1:BUART:rx_count_6\ and not \puttyUart1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\puttyUart1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \puttyUart1:BUART:rx_count_6\ and not \puttyUart1:BUART:rx_count_4\)
	OR (not \puttyUart1:BUART:rx_count_6\ and not \puttyUart1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\puttyUart1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\puttyUart1:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \puttyUart1:BUART:rx_count_6\ and not \puttyUart1:BUART:rx_count_4\)
	OR (not \puttyUart1:BUART:rx_count_6\ and not \puttyUart1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\bleUart1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\bleUart1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\puttyUart1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \puttyUart1:BUART:pollcount_1\ and not \puttyUart1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\puttyUart1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \puttyUart1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\puttyUart1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \puttyUart1:BUART:pollcount_0\ and \puttyUart1:BUART:pollcount_1\)
	OR (not \puttyUart1:BUART:pollcount_1\ and \puttyUart1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\bleUart1:BUART:rx_postpoll\' (cost = 72):
\bleUart1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_32 and MODIN1_0));

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_32 and not MODIN1_1 and not \bleUart1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \bleUart1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \bleUart1:BUART:rx_parity_bit\)
	OR (Net_32 and MODIN1_0 and \bleUart1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\bleUart1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_32 and not MODIN1_1 and not \bleUart1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \bleUart1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \bleUart1:BUART:rx_parity_bit\)
	OR (Net_32 and MODIN1_0 and \bleUart1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:rx_postpoll\' (cost = 72):
\puttyUart1:BUART:rx_postpoll\ <= (\puttyUart1:BUART:pollcount_1\
	OR (Net_14 and \puttyUart1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \puttyUart1:BUART:pollcount_1\ and not Net_14 and not \puttyUart1:BUART:rx_parity_bit\)
	OR (not \puttyUart1:BUART:pollcount_1\ and not \puttyUart1:BUART:pollcount_0\ and not \puttyUart1:BUART:rx_parity_bit\)
	OR (\puttyUart1:BUART:pollcount_1\ and \puttyUart1:BUART:rx_parity_bit\)
	OR (Net_14 and \puttyUart1:BUART:pollcount_0\ and \puttyUart1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\puttyUart1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \puttyUart1:BUART:pollcount_1\ and not Net_14 and not \puttyUart1:BUART:rx_parity_bit\)
	OR (not \puttyUart1:BUART:pollcount_1\ and not \puttyUart1:BUART:pollcount_0\ and not \puttyUart1:BUART:rx_parity_bit\)
	OR (\puttyUart1:BUART:pollcount_1\ and \puttyUart1:BUART:rx_parity_bit\)
	OR (Net_14 and \puttyUart1:BUART:pollcount_0\ and \puttyUart1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 64 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \bleUart1:BUART:rx_status_0\ to zero
Aliasing \bleUart1:BUART:rx_status_6\ to zero
Aliasing \puttyUart1:BUART:rx_status_0\ to zero
Aliasing \puttyUart1:BUART:rx_status_6\ to zero
Aliasing \bleUart1:BUART:rx_markspace_status\\D\ to zero
Aliasing \bleUart1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \bleUart1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \puttyUart1:BUART:rx_markspace_status\\D\ to zero
Aliasing \puttyUart1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \puttyUart1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \bleUart1:BUART:rx_bitclk_enable\[111] = \bleUart1:BUART:rx_bitclk\[159]
Removing Lhs of wire \bleUart1:BUART:rx_status_0\[209] = zero[7]
Removing Lhs of wire \bleUart1:BUART:rx_status_6\[218] = zero[7]
Removing Rhs of wire \puttyUart1:BUART:rx_bitclk_enable\[398] = \puttyUart1:BUART:rx_bitclk\[446]
Removing Lhs of wire \puttyUart1:BUART:rx_status_0\[497] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:rx_status_6\[506] = zero[7]
Removing Lhs of wire \bleUart1:BUART:tx_ctrl_mark_last\\D\[649] = \bleUart1:BUART:tx_ctrl_mark_last\[102]
Removing Lhs of wire \bleUart1:BUART:rx_markspace_status\\D\[661] = zero[7]
Removing Lhs of wire \bleUart1:BUART:rx_parity_error_status\\D\[662] = zero[7]
Removing Lhs of wire \bleUart1:BUART:rx_addr_match_status\\D\[664] = zero[7]
Removing Lhs of wire \bleUart1:BUART:rx_markspace_pre\\D\[665] = \bleUart1:BUART:rx_markspace_pre\[222]
Removing Lhs of wire \bleUart1:BUART:rx_parity_bit\\D\[670] = \bleUart1:BUART:rx_parity_bit\[228]
Removing Lhs of wire \puttyUart1:BUART:tx_ctrl_mark_last\\D\[678] = \puttyUart1:BUART:tx_ctrl_mark_last\[389]
Removing Lhs of wire \puttyUart1:BUART:rx_markspace_status\\D\[690] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:rx_parity_error_status\\D\[691] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:rx_addr_match_status\\D\[693] = zero[7]
Removing Lhs of wire \puttyUart1:BUART:rx_markspace_pre\\D\[694] = \puttyUart1:BUART:rx_markspace_pre\[510]
Removing Lhs of wire \puttyUart1:BUART:rx_parity_bit\\D\[699] = \puttyUart1:BUART:rx_parity_bit\[516]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\bleUart1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \bleUart1:BUART:rx_parity_bit\ and Net_32 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \bleUart1:BUART:rx_parity_bit\)
	OR (not Net_32 and not MODIN1_1 and \bleUart1:BUART:rx_parity_bit\)
	OR (not \bleUart1:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\puttyUart1:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \puttyUart1:BUART:rx_parity_bit\ and Net_14 and \puttyUart1:BUART:pollcount_0\)
	OR (not \puttyUart1:BUART:pollcount_1\ and not \puttyUart1:BUART:pollcount_0\ and \puttyUart1:BUART:rx_parity_bit\)
	OR (not \puttyUart1:BUART:pollcount_1\ and not Net_14 and \puttyUart1:BUART:rx_parity_bit\)
	OR (not \puttyUart1:BUART:rx_parity_bit\ and \puttyUart1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.934ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 28 March 2018 19:43:55
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\BasileBerckmoes\Documents\GitHub\RobotComp2ELO\Software\PSoc\Ble\ProjectBle\Design01.cydsn\Design01.cyprj -d CY8C5688LTI-LP086 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \bleUart1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_29 from registered to combinatorial
    Converted constant MacroCell: \bleUart1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \bleUart1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \bleUart1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \bleUart1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \puttyUart1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_11 from registered to combinatorial
    Converted constant MacroCell: \puttyUart1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \puttyUart1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \puttyUart1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \puttyUart1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'bleUart1_IntClock'. Fanout=1, Signal=\bleUart1:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'puttyUart1_IntClock'. Fanout=1, Signal=\puttyUart1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \bleUart1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: bleUart1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: bleUart1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \puttyUart1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: puttyUart1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: puttyUart1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \puttyUart1:BUART:rx_parity_bit\, Duplicate of \puttyUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\puttyUart1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \puttyUart1:BUART:rx_parity_bit\ (fanout=0)

    Removing \puttyUart1:BUART:rx_address_detected\, Duplicate of \puttyUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\puttyUart1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \puttyUart1:BUART:rx_address_detected\ (fanout=0)

    Removing \puttyUart1:BUART:rx_parity_error_pre\, Duplicate of \puttyUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\puttyUart1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \puttyUart1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \puttyUart1:BUART:rx_markspace_pre\, Duplicate of \puttyUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\puttyUart1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \puttyUart1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \puttyUart1:BUART:rx_state_1\, Duplicate of \puttyUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\puttyUart1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \puttyUart1:BUART:rx_state_1\ (fanout=8)

    Removing \puttyUart1:BUART:tx_parity_bit\, Duplicate of \puttyUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\puttyUart1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \puttyUart1:BUART:tx_parity_bit\ (fanout=0)

    Removing \puttyUart1:BUART:tx_mark\, Duplicate of \puttyUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\puttyUart1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \puttyUart1:BUART:tx_mark\ (fanout=0)

    Removing \bleUart1:BUART:rx_parity_bit\, Duplicate of \bleUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bleUart1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bleUart1:BUART:rx_parity_bit\ (fanout=0)

    Removing \bleUart1:BUART:rx_address_detected\, Duplicate of \bleUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bleUart1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bleUart1:BUART:rx_address_detected\ (fanout=0)

    Removing \bleUart1:BUART:rx_parity_error_pre\, Duplicate of \bleUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bleUart1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bleUart1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \bleUart1:BUART:rx_markspace_pre\, Duplicate of \bleUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bleUart1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bleUart1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \bleUart1:BUART:rx_state_1\, Duplicate of \bleUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bleUart1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bleUart1:BUART:rx_state_1\ (fanout=8)

    Removing \bleUart1:BUART:tx_parity_bit\, Duplicate of \bleUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bleUart1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bleUart1:BUART:tx_parity_bit\ (fanout=0)

    Removing \bleUart1:BUART:tx_mark\, Duplicate of \bleUart1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\bleUart1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bleUart1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = bleRx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => bleRx(0)__PA ,
            fb => Net_32 ,
            pad => bleRx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_14 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_9 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = bleTx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilities: DIGITAL, ROUTABLE, SIO
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => bleTx(0)__PA ,
            pin_input => Net_27 ,
            pad => bleTx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = key(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => key(0)__PA ,
            analog_term => Net_2 ,
            pad => key(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCDD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCDD:LCDPort(0)\__PA ,
            pad => \LCDD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCDD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCDD:LCDPort(1)\__PA ,
            pad => \LCDD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCDD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCDD:LCDPort(2)\__PA ,
            pad => \LCDD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCDD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCDD:LCDPort(3)\__PA ,
            pad => \LCDD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCDD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCDD:LCDPort(4)\__PA ,
            pad => \LCDD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCDD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCDD:LCDPort(5)\__PA ,
            pad => \LCDD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCDD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCDD:LCDPort(6)\__PA ,
            pad => \LCDD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_27, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bleUart1:BUART:txn\
        );
        Output = Net_27 (fanout=1)

    MacroCell: Name=\bleUart1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\
            + !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_state_2\
        );
        Output = \bleUart1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\bleUart1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              \bleUart1:BUART:tx_fifo_empty\ * \bleUart1:BUART:tx_state_2\
        );
        Output = \bleUart1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\bleUart1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bleUart1:BUART:tx_fifo_notfull\
        );
        Output = \bleUart1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\bleUart1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\
        );
        Output = \bleUart1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\bleUart1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_32 * MODIN1_0
            + MODIN1_1
        );
        Output = \bleUart1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\bleUart1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \bleUart1:BUART:rx_load_fifo\ * \bleUart1:BUART:rx_fifofull\
        );
        Output = \bleUart1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\bleUart1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \bleUart1:BUART:rx_fifonotempty\ * 
              \bleUart1:BUART:rx_state_stop1_reg\
        );
        Output = \bleUart1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_9, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\puttyUart1:BUART:txn\
        );
        Output = Net_9 (fanout=1)

    MacroCell: Name=\puttyUart1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\
            + !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_state_2\
        );
        Output = \puttyUart1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\puttyUart1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              \puttyUart1:BUART:tx_fifo_empty\ * 
              \puttyUart1:BUART:tx_state_2\
        );
        Output = \puttyUart1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\puttyUart1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\puttyUart1:BUART:tx_fifo_notfull\
        );
        Output = \puttyUart1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\puttyUart1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\
        );
        Output = \puttyUart1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\puttyUart1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \puttyUart1:BUART:pollcount_1\
            + Net_14 * \puttyUart1:BUART:pollcount_0\
        );
        Output = \puttyUart1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\puttyUart1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \puttyUart1:BUART:rx_load_fifo\ * 
              \puttyUart1:BUART:rx_fifofull\
        );
        Output = \puttyUart1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\puttyUart1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \puttyUart1:BUART:rx_fifonotempty\ * 
              \puttyUart1:BUART:rx_state_stop1_reg\
        );
        Output = \puttyUart1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\bleUart1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \bleUart1:BUART:txn\ * \bleUart1:BUART:tx_state_1\ * 
              !\bleUart1:BUART:tx_bitclk\
            + \bleUart1:BUART:txn\ * \bleUart1:BUART:tx_state_2\
            + !\bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_shift_out\ * !\bleUart1:BUART:tx_state_2\
            + !\bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_state_2\ * !\bleUart1:BUART:tx_bitclk\
            + \bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_shift_out\ * !\bleUart1:BUART:tx_state_2\ * 
              !\bleUart1:BUART:tx_counter_dp\ * \bleUart1:BUART:tx_bitclk\
        );
        Output = \bleUart1:BUART:txn\ (fanout=2)

    MacroCell: Name=\bleUart1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              \bleUart1:BUART:tx_state_2\
            + \bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_2\ * 
              \bleUart1:BUART:tx_counter_dp\ * \bleUart1:BUART:tx_bitclk\
            + \bleUart1:BUART:tx_state_0\ * !\bleUart1:BUART:tx_state_2\ * 
              \bleUart1:BUART:tx_bitclk\
        );
        Output = \bleUart1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\bleUart1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              !\bleUart1:BUART:tx_fifo_empty\
            + !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_fifo_empty\ * !\bleUart1:BUART:tx_state_2\
            + \bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              \bleUart1:BUART:tx_fifo_empty\ * \bleUart1:BUART:tx_state_2\
            + \bleUart1:BUART:tx_state_0\ * !\bleUart1:BUART:tx_state_2\ * 
              \bleUart1:BUART:tx_bitclk\
        );
        Output = \bleUart1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\bleUart1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              \bleUart1:BUART:tx_state_2\
            + \bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              \bleUart1:BUART:tx_state_2\
            + \bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_state_2\ * \bleUart1:BUART:tx_bitclk\
            + \bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_2\ * 
              \bleUart1:BUART:tx_counter_dp\ * \bleUart1:BUART:tx_bitclk\
        );
        Output = \bleUart1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\bleUart1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_state_2\
            + !\bleUart1:BUART:tx_bitclk_enable_pre\
        );
        Output = \bleUart1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\bleUart1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bleUart1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\bleUart1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_32 * !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * 
              !\bleUart1:BUART:rx_state_3\ * \bleUart1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * 
              !\bleUart1:BUART:rx_state_3\ * \bleUart1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \bleUart1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\bleUart1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \bleUart1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\bleUart1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_3\ * 
              \bleUart1:BUART:rx_state_2\
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \bleUart1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\bleUart1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_32 * !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * \bleUart1:BUART:rx_last\
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_3\
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_2\
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \bleUart1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\bleUart1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bleUart1:BUART:rx_count_2\ * !\bleUart1:BUART:rx_count_1\ * 
              !\bleUart1:BUART:rx_count_0\
        );
        Output = \bleUart1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\bleUart1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * \bleUart1:BUART:rx_state_3\ * 
              \bleUart1:BUART:rx_state_2\
        );
        Output = \bleUart1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_32 * !\bleUart1:BUART:rx_count_2\ * 
              !\bleUart1:BUART:rx_count_1\ * MODIN1_1
            + Net_32 * !\bleUart1:BUART:rx_count_2\ * 
              !\bleUart1:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\bleUart1:BUART:rx_count_2\ * !\bleUart1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_32 * !\bleUart1:BUART:rx_count_2\ * 
              !\bleUart1:BUART:rx_count_1\ * MODIN1_0
            + Net_32 * !\bleUart1:BUART:rx_count_2\ * 
              !\bleUart1:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\bleUart1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_32 * !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_3\ * 
              \bleUart1:BUART:rx_state_2\ * !MODIN1_1
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_3\ * 
              \bleUart1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \bleUart1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\bleUart1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_32
        );
        Output = \bleUart1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\puttyUart1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \puttyUart1:BUART:txn\ * \puttyUart1:BUART:tx_state_1\ * 
              !\puttyUart1:BUART:tx_bitclk\
            + \puttyUart1:BUART:txn\ * \puttyUart1:BUART:tx_state_2\
            + !\puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_shift_out\ * 
              !\puttyUart1:BUART:tx_state_2\
            + !\puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_state_2\ * !\puttyUart1:BUART:tx_bitclk\
            + \puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_shift_out\ * 
              !\puttyUart1:BUART:tx_state_2\ * 
              !\puttyUart1:BUART:tx_counter_dp\ * 
              \puttyUart1:BUART:tx_bitclk\
        );
        Output = \puttyUart1:BUART:txn\ (fanout=2)

    MacroCell: Name=\puttyUart1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              \puttyUart1:BUART:tx_state_2\
            + \puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_2\ * 
              \puttyUart1:BUART:tx_counter_dp\ * \puttyUart1:BUART:tx_bitclk\
            + \puttyUart1:BUART:tx_state_0\ * !\puttyUart1:BUART:tx_state_2\ * 
              \puttyUart1:BUART:tx_bitclk\
        );
        Output = \puttyUart1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\puttyUart1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              !\puttyUart1:BUART:tx_fifo_empty\
            + !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_fifo_empty\ * 
              !\puttyUart1:BUART:tx_state_2\
            + \puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              \puttyUart1:BUART:tx_fifo_empty\ * 
              \puttyUart1:BUART:tx_state_2\
            + \puttyUart1:BUART:tx_state_0\ * !\puttyUart1:BUART:tx_state_2\ * 
              \puttyUart1:BUART:tx_bitclk\
        );
        Output = \puttyUart1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\puttyUart1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              \puttyUart1:BUART:tx_state_2\
            + \puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              \puttyUart1:BUART:tx_state_2\
            + \puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_state_2\ * \puttyUart1:BUART:tx_bitclk\
            + \puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_2\ * 
              \puttyUart1:BUART:tx_counter_dp\ * \puttyUart1:BUART:tx_bitclk\
        );
        Output = \puttyUart1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\puttyUart1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_state_2\
            + !\puttyUart1:BUART:tx_bitclk_enable_pre\
        );
        Output = \puttyUart1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\puttyUart1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \puttyUart1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\puttyUart1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              !\puttyUart1:BUART:rx_state_3\ * \puttyUart1:BUART:rx_state_2\ * 
              !\puttyUart1:BUART:pollcount_1\ * !Net_14
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              !\puttyUart1:BUART:rx_state_3\ * \puttyUart1:BUART:rx_state_2\ * 
              !\puttyUart1:BUART:pollcount_1\ * 
              !\puttyUart1:BUART:pollcount_0\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_5\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_4\
        );
        Output = \puttyUart1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\puttyUart1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_3\ * !\puttyUart1:BUART:rx_state_2\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_5\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_4\
        );
        Output = \puttyUart1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\puttyUart1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_3\ * \puttyUart1:BUART:rx_state_2\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_5\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_4\
        );
        Output = \puttyUart1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\puttyUart1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_3\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_2\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !Net_14 * 
              \puttyUart1:BUART:rx_last\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_5\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_4\
        );
        Output = \puttyUart1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\puttyUart1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              !\puttyUart1:BUART:rx_count_0\
        );
        Output = \puttyUart1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\puttyUart1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * \puttyUart1:BUART:rx_state_3\ * 
              \puttyUart1:BUART:rx_state_2\
        );
        Output = \puttyUart1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\puttyUart1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              !\puttyUart1:BUART:pollcount_1\ * Net_14 * 
              \puttyUart1:BUART:pollcount_0\
            + !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              \puttyUart1:BUART:pollcount_1\ * !Net_14
            + !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              \puttyUart1:BUART:pollcount_1\ * 
              !\puttyUart1:BUART:pollcount_0\
        );
        Output = \puttyUart1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\puttyUart1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              !Net_14 * \puttyUart1:BUART:pollcount_0\
            + !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              Net_14 * !\puttyUart1:BUART:pollcount_0\
        );
        Output = \puttyUart1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\puttyUart1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_3\ * \puttyUart1:BUART:rx_state_2\ * 
              !\puttyUart1:BUART:pollcount_1\ * !Net_14
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_3\ * \puttyUart1:BUART:rx_state_2\ * 
              !\puttyUart1:BUART:pollcount_1\ * 
              !\puttyUart1:BUART:pollcount_0\
        );
        Output = \puttyUart1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\puttyUart1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \puttyUart1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\bleUart1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \bleUart1:Net_9\ ,
            cs_addr_2 => \bleUart1:BUART:tx_state_1\ ,
            cs_addr_1 => \bleUart1:BUART:tx_state_0\ ,
            cs_addr_0 => \bleUart1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \bleUart1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \bleUart1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \bleUart1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \bleUart1:Net_9\ ,
            cs_addr_0 => \bleUart1:BUART:counter_load_not\ ,
            ce0_reg => \bleUart1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \bleUart1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\bleUart1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \bleUart1:Net_9\ ,
            cs_addr_2 => \bleUart1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \bleUart1:BUART:rx_state_0\ ,
            cs_addr_0 => \bleUart1:BUART:rx_bitclk_enable\ ,
            route_si => \bleUart1:BUART:rx_postpoll\ ,
            f0_load => \bleUart1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \bleUart1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \bleUart1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\puttyUart1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \puttyUart1:Net_9\ ,
            cs_addr_2 => \puttyUart1:BUART:tx_state_1\ ,
            cs_addr_1 => \puttyUart1:BUART:tx_state_0\ ,
            cs_addr_0 => \puttyUart1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \puttyUart1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \puttyUart1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \puttyUart1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \puttyUart1:Net_9\ ,
            cs_addr_0 => \puttyUart1:BUART:counter_load_not\ ,
            ce0_reg => \puttyUart1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \puttyUart1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\puttyUart1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \puttyUart1:Net_9\ ,
            cs_addr_2 => \puttyUart1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \puttyUart1:BUART:rx_state_0\ ,
            cs_addr_0 => \puttyUart1:BUART:rx_bitclk_enable\ ,
            route_si => \puttyUart1:BUART:rx_postpoll\ ,
            f0_load => \puttyUart1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \puttyUart1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \puttyUart1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\bleUart1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \bleUart1:Net_9\ ,
            status_3 => \bleUart1:BUART:tx_fifo_notfull\ ,
            status_2 => \bleUart1:BUART:tx_status_2\ ,
            status_1 => \bleUart1:BUART:tx_fifo_empty\ ,
            status_0 => \bleUart1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\bleUart1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \bleUart1:Net_9\ ,
            status_5 => \bleUart1:BUART:rx_status_5\ ,
            status_4 => \bleUart1:BUART:rx_status_4\ ,
            status_3 => \bleUart1:BUART:rx_status_3\ ,
            interrupt => Net_34 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\puttyUart1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \puttyUart1:Net_9\ ,
            status_3 => \puttyUart1:BUART:tx_fifo_notfull\ ,
            status_2 => \puttyUart1:BUART:tx_status_2\ ,
            status_1 => \puttyUart1:BUART:tx_fifo_empty\ ,
            status_0 => \puttyUart1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\puttyUart1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \puttyUart1:Net_9\ ,
            status_5 => \puttyUart1:BUART:rx_status_5\ ,
            status_4 => \puttyUart1:BUART:rx_status_4\ ,
            status_3 => \puttyUart1:BUART:rx_status_3\ ,
            interrupt => Net_16 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\bleUart1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \bleUart1:Net_9\ ,
            load => \bleUart1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \bleUart1:BUART:rx_count_2\ ,
            count_1 => \bleUart1:BUART:rx_count_1\ ,
            count_0 => \bleUart1:BUART:rx_count_0\ ,
            tc => \bleUart1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\puttyUart1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \puttyUart1:Net_9\ ,
            load => \puttyUart1:BUART:rx_counter_load\ ,
            count_6 => \puttyUart1:BUART:rx_count_6\ ,
            count_5 => \puttyUart1:BUART:rx_count_5\ ,
            count_4 => \puttyUart1:BUART:rx_count_4\ ,
            count_3 => \puttyUart1:BUART:rx_count_3\ ,
            count_2 => \puttyUart1:BUART:rx_count_2\ ,
            count_1 => \puttyUart1:BUART:rx_count_1\ ,
            count_0 => \puttyUart1:BUART:rx_count_0\ ,
            tc => \puttyUart1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =rxPuttyISR
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =rxBleISR
        PORT MAP (
            interrupt => Net_34 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   48 :  144 :  192 : 25.00 %
  Unique P-terms              :   88 :  296 :  384 : 22.92 %
  Total P-terms               :  106 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Count7 Cells              :    2 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.142ms
Tech Mapping phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCDD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCDD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCDD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCDD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCDD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCDD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCDD:LCDPort(6)\ (fixed)
IO_6@[IOP=(1)][IoId=(6)] : bleRx(0) (fixed)
[IOP=(12)][IoId=(2)] : bleTx(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : bleTx_SIOREF_0 (fixed)
IO_7@[IOP=(0)][IoId=(7)] : key(0) (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC:viDAC8\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)
Log: apr.M0058: The analog placement iterative improvement is 41% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 95% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCDD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCDD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCDD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCDD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCDD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCDD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCDD:LCDPort(6)\ (fixed)
IO_6@[IOP=(1)][IoId=(6)] : bleRx(0) (fixed)
[IOP=(12)][IoId=(2)] : bleTx(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : bleTx_SIOREF_0 (fixed)
IO_7@[IOP=(0)][IoId=(7)] : key(0) (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_1:ABuf\ (OPAMP-GPIO)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC:viDAC8\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 0s.532ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: Net_2 {
    p0_7
    agl7_x_p0_7
    agl7
    agl7_x_agr7
    agr7
    agr7_x_opamp_3_vminus
    opamp_3_vminus
    p0_7_x_vidac_2_iout
    vidac_2_iout
    agl5_x_vidac_2_iout
    agl5
    agl5_x_sio_p12_23
    sio_p12_23
    agr7_x_p3_7
    p3_7
  }
  Net: \VDAC:Net_77\ {
  }
}
Map of item to net {
  vidac_3_vout                                     -> Net_1
  agr4_x_vidac_3_vout                              -> Net_1
  agr4                                             -> Net_1
  agr4_x_opamp_3_vplus                             -> Net_1
  opamp_3_vplus                                    -> Net_1
  p0_7                                             -> Net_2
  agl7_x_p0_7                                      -> Net_2
  agl7                                             -> Net_2
  agl7_x_agr7                                      -> Net_2
  agr7                                             -> Net_2
  agr7_x_opamp_3_vminus                            -> Net_2
  opamp_3_vminus                                   -> Net_2
  p0_7_x_vidac_2_iout                              -> Net_2
  vidac_2_iout                                     -> Net_2
  agl5_x_vidac_2_iout                              -> Net_2
  agl5                                             -> Net_2
  agl5_x_sio_p12_23                                -> Net_2
  sio_p12_23                                       -> Net_2
  agr7_x_p3_7                                      -> Net_2
  p3_7                                             -> Net_2
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.244ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            6.06
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       9.63 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\puttyUart1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              !\puttyUart1:BUART:rx_state_3\ * \puttyUart1:BUART:rx_state_2\ * 
              !\puttyUart1:BUART:pollcount_1\ * !Net_14
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              !\puttyUart1:BUART:rx_state_3\ * \puttyUart1:BUART:rx_state_2\ * 
              !\puttyUart1:BUART:pollcount_1\ * 
              !\puttyUart1:BUART:pollcount_0\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_5\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_4\
        );
        Output = \puttyUart1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\puttyUart1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\
        );
        Output = \puttyUart1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\puttyUart1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_3\ * \puttyUart1:BUART:rx_state_2\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_5\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_4\
        );
        Output = \puttyUart1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\puttyUart1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_3\ * !\puttyUart1:BUART:rx_state_2\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_5\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_4\
        );
        Output = \puttyUart1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\puttyUart1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_3\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_2\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !Net_14 * 
              \puttyUart1:BUART:rx_last\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_5\
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              \puttyUart1:BUART:rx_state_0\ * !\puttyUart1:BUART:rx_state_3\ * 
              !\puttyUart1:BUART:rx_state_2\ * !\puttyUart1:BUART:rx_count_6\ * 
              !\puttyUart1:BUART:rx_count_4\
        );
        Output = \puttyUart1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\puttyUart1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \puttyUart1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\puttyUart1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_3\ * \puttyUart1:BUART:rx_state_2\ * 
              !\puttyUart1:BUART:pollcount_1\ * !Net_14
            + !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * 
              \puttyUart1:BUART:rx_bitclk_enable\ * 
              \puttyUart1:BUART:rx_state_3\ * \puttyUart1:BUART:rx_state_2\ * 
              !\puttyUart1:BUART:pollcount_1\ * 
              !\puttyUart1:BUART:pollcount_0\
        );
        Output = \puttyUart1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\puttyUart1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\puttyUart1:BUART:tx_ctrl_mark_last\ * 
              !\puttyUart1:BUART:rx_state_0\ * \puttyUart1:BUART:rx_state_3\ * 
              \puttyUart1:BUART:rx_state_2\
        );
        Output = \puttyUart1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\puttyUart1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \puttyUart1:Net_9\ ,
        cs_addr_2 => \puttyUart1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \puttyUart1:BUART:rx_state_0\ ,
        cs_addr_0 => \puttyUart1:BUART:rx_bitclk_enable\ ,
        route_si => \puttyUart1:BUART:rx_postpoll\ ,
        f0_load => \puttyUart1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \puttyUart1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \puttyUart1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\puttyUart1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \puttyUart1:Net_9\ ,
        load => \puttyUart1:BUART:rx_counter_load\ ,
        count_6 => \puttyUart1:BUART:rx_count_6\ ,
        count_5 => \puttyUart1:BUART:rx_count_5\ ,
        count_4 => \puttyUart1:BUART:rx_count_4\ ,
        count_3 => \puttyUart1:BUART:rx_count_3\ ,
        count_2 => \puttyUart1:BUART:rx_count_2\ ,
        count_1 => \puttyUart1:BUART:rx_count_1\ ,
        count_0 => \puttyUart1:BUART:rx_count_0\ ,
        tc => \puttyUart1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\puttyUart1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              !\puttyUart1:BUART:pollcount_1\ * Net_14 * 
              \puttyUart1:BUART:pollcount_0\
            + !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              \puttyUart1:BUART:pollcount_1\ * !Net_14
            + !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              \puttyUart1:BUART:pollcount_1\ * 
              !\puttyUart1:BUART:pollcount_0\
        );
        Output = \puttyUart1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\puttyUart1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \puttyUart1:BUART:pollcount_1\
            + Net_14 * \puttyUart1:BUART:pollcount_0\
        );
        Output = \puttyUart1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\puttyUart1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              !Net_14 * \puttyUart1:BUART:pollcount_0\
            + !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              Net_14 * !\puttyUart1:BUART:pollcount_0\
        );
        Output = \puttyUart1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\puttyUart1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\puttyUart1:BUART:rx_count_2\ * !\puttyUart1:BUART:rx_count_1\ * 
              !\puttyUart1:BUART:rx_count_0\
        );
        Output = \puttyUart1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_32 * !\bleUart1:BUART:rx_count_2\ * 
              !\bleUart1:BUART:rx_count_1\ * MODIN1_1
            + Net_32 * !\bleUart1:BUART:rx_count_2\ * 
              !\bleUart1:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\bleUart1:BUART:rx_count_2\ * !\bleUart1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bleUart1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_32 * MODIN1_0
            + MODIN1_1
        );
        Output = \bleUart1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_32 * !\bleUart1:BUART:rx_count_2\ * 
              !\bleUart1:BUART:rx_count_1\ * MODIN1_0
            + Net_32 * !\bleUart1:BUART:rx_count_2\ * 
              !\bleUart1:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\bleUart1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bleUart1:BUART:rx_count_2\ * !\bleUart1:BUART:rx_count_1\ * 
              !\bleUart1:BUART:rx_count_0\
        );
        Output = \bleUart1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\bleUart1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \bleUart1:Net_9\ ,
        cs_addr_2 => \bleUart1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \bleUart1:BUART:rx_state_0\ ,
        cs_addr_0 => \bleUart1:BUART:rx_bitclk_enable\ ,
        route_si => \bleUart1:BUART:rx_postpoll\ ,
        f0_load => \bleUart1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \bleUart1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \bleUart1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\bleUart1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \bleUart1:Net_9\ ,
        load => \bleUart1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \bleUart1:BUART:rx_count_2\ ,
        count_1 => \bleUart1:BUART:rx_count_1\ ,
        count_0 => \bleUart1:BUART:rx_count_0\ ,
        tc => \bleUart1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\bleUart1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_32 * !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * 
              !\bleUart1:BUART:rx_state_3\ * \bleUart1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * 
              !\bleUart1:BUART:rx_state_3\ * \bleUart1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \bleUart1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bleUart1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\
        );
        Output = \bleUart1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\bleUart1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_3\ * 
              \bleUart1:BUART:rx_state_2\
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \bleUart1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\bleUart1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \bleUart1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\bleUart1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_32 * !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * \bleUart1:BUART:rx_last\
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_3\
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_2\
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              \bleUart1:BUART:rx_state_0\ * !\bleUart1:BUART:rx_state_3\ * 
              !\bleUart1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \bleUart1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bleUart1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \bleUart1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\bleUart1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_32 * !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_3\ * 
              \bleUart1:BUART:rx_state_2\ * !MODIN1_1
            + !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * 
              \bleUart1:BUART:rx_bitclk_enable\ * \bleUart1:BUART:rx_state_3\ * 
              \bleUart1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \bleUart1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\bleUart1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\bleUart1:BUART:tx_ctrl_mark_last\ * 
              !\bleUart1:BUART:rx_state_0\ * \bleUart1:BUART:rx_state_3\ * 
              \bleUart1:BUART:rx_state_2\
        );
        Output = \bleUart1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \bleUart1:Net_9\ ,
        cs_addr_0 => \bleUart1:BUART:counter_load_not\ ,
        ce0_reg => \bleUart1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \bleUart1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\bleUart1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              \bleUart1:BUART:tx_state_2\
            + \bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              \bleUart1:BUART:tx_state_2\
            + \bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_state_2\ * \bleUart1:BUART:tx_bitclk\
            + \bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_2\ * 
              \bleUart1:BUART:tx_counter_dp\ * \bleUart1:BUART:tx_bitclk\
        );
        Output = \bleUart1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bleUart1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\
            + !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_state_2\
        );
        Output = \bleUart1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\bleUart1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              \bleUart1:BUART:tx_fifo_empty\ * \bleUart1:BUART:tx_state_2\
        );
        Output = \bleUart1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\bleUart1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bleUart1:BUART:tx_fifo_notfull\
        );
        Output = \bleUart1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\bleUart1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              !\bleUart1:BUART:tx_fifo_empty\
            + !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_fifo_empty\ * !\bleUart1:BUART:tx_state_2\
            + \bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              \bleUart1:BUART:tx_fifo_empty\ * \bleUart1:BUART:tx_state_2\
            + \bleUart1:BUART:tx_state_0\ * !\bleUart1:BUART:tx_state_2\ * 
              \bleUart1:BUART:tx_bitclk\
        );
        Output = \bleUart1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bleUart1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_state_2\
            + !\bleUart1:BUART:tx_bitclk_enable_pre\
        );
        Output = \bleUart1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\bleUart1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_32
        );
        Output = \bleUart1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\bleUart1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \bleUart1:Net_9\ ,
        cs_addr_2 => \bleUart1:BUART:tx_state_1\ ,
        cs_addr_1 => \bleUart1:BUART:tx_state_0\ ,
        cs_addr_0 => \bleUart1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \bleUart1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \bleUart1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \bleUart1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\bleUart1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \bleUart1:Net_9\ ,
        status_3 => \bleUart1:BUART:tx_fifo_notfull\ ,
        status_2 => \bleUart1:BUART:tx_status_2\ ,
        status_1 => \bleUart1:BUART:tx_fifo_empty\ ,
        status_0 => \bleUart1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\puttyUart1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \puttyUart1:BUART:rx_fifonotempty\ * 
              \puttyUart1:BUART:rx_state_stop1_reg\
        );
        Output = \puttyUart1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\puttyUart1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \puttyUart1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\puttyUart1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \puttyUart1:Net_9\ ,
        status_5 => \puttyUart1:BUART:rx_status_5\ ,
        status_4 => \puttyUart1:BUART:rx_status_4\ ,
        status_3 => \puttyUart1:BUART:rx_status_3\ ,
        interrupt => Net_16 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_9, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\puttyUart1:BUART:txn\
        );
        Output = Net_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\puttyUart1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \puttyUart1:BUART:rx_load_fifo\ * 
              \puttyUart1:BUART:rx_fifofull\
        );
        Output = \puttyUart1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\puttyUart1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \puttyUart1:BUART:txn\ * \puttyUart1:BUART:tx_state_1\ * 
              !\puttyUart1:BUART:tx_bitclk\
            + \puttyUart1:BUART:txn\ * \puttyUart1:BUART:tx_state_2\
            + !\puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_shift_out\ * 
              !\puttyUart1:BUART:tx_state_2\
            + !\puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_state_2\ * !\puttyUart1:BUART:tx_bitclk\
            + \puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_shift_out\ * 
              !\puttyUart1:BUART:tx_state_2\ * 
              !\puttyUart1:BUART:tx_counter_dp\ * 
              \puttyUart1:BUART:tx_bitclk\
        );
        Output = \puttyUart1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\bleUart1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \bleUart1:BUART:rx_fifonotempty\ * 
              \bleUart1:BUART:rx_state_stop1_reg\
        );
        Output = \bleUart1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\bleUart1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \bleUart1:BUART:rx_load_fifo\ * \bleUart1:BUART:rx_fifofull\
        );
        Output = \bleUart1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\bleUart1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \bleUart1:Net_9\ ,
        status_5 => \bleUart1:BUART:rx_status_5\ ,
        status_4 => \bleUart1:BUART:rx_status_4\ ,
        status_3 => \bleUart1:BUART:rx_status_3\ ,
        interrupt => Net_34 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\puttyUart1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              !\puttyUart1:BUART:tx_fifo_empty\
            + !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_fifo_empty\ * 
              !\puttyUart1:BUART:tx_state_2\
            + \puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              \puttyUart1:BUART:tx_fifo_empty\ * 
              \puttyUart1:BUART:tx_state_2\
            + \puttyUart1:BUART:tx_state_0\ * !\puttyUart1:BUART:tx_state_2\ * 
              \puttyUart1:BUART:tx_bitclk\
        );
        Output = \puttyUart1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\puttyUart1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              \puttyUart1:BUART:tx_fifo_empty\ * 
              \puttyUart1:BUART:tx_state_2\
        );
        Output = \puttyUart1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\puttyUart1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              \puttyUart1:BUART:tx_state_2\
            + \puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_2\ * 
              \puttyUart1:BUART:tx_counter_dp\ * \puttyUart1:BUART:tx_bitclk\
            + \puttyUart1:BUART:tx_state_0\ * !\puttyUart1:BUART:tx_state_2\ * 
              \puttyUart1:BUART:tx_bitclk\
        );
        Output = \puttyUart1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\puttyUart1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              \puttyUart1:BUART:tx_state_2\
            + \puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\ * 
              \puttyUart1:BUART:tx_state_2\
            + \puttyUart1:BUART:tx_state_1\ * \puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_state_2\ * \puttyUart1:BUART:tx_bitclk\
            + \puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_2\ * 
              \puttyUart1:BUART:tx_counter_dp\ * \puttyUart1:BUART:tx_bitclk\
        );
        Output = \puttyUart1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\puttyUart1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\puttyUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_state_2\
            + !\puttyUart1:BUART:tx_bitclk_enable_pre\
        );
        Output = \puttyUart1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\puttyUart1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              \puttyUart1:BUART:tx_bitclk_enable_pre\
            + !\puttyUart1:BUART:tx_state_1\ * !\puttyUart1:BUART:tx_state_0\ * 
              !\puttyUart1:BUART:tx_state_2\
        );
        Output = \puttyUart1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \puttyUart1:Net_9\ ,
        cs_addr_0 => \puttyUart1:BUART:counter_load_not\ ,
        ce0_reg => \puttyUart1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \puttyUart1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\bleUart1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \bleUart1:BUART:txn\ * \bleUart1:BUART:tx_state_1\ * 
              !\bleUart1:BUART:tx_bitclk\
            + \bleUart1:BUART:txn\ * \bleUart1:BUART:tx_state_2\
            + !\bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_shift_out\ * !\bleUart1:BUART:tx_state_2\
            + !\bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_state_2\ * !\bleUart1:BUART:tx_bitclk\
            + \bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_0\ * 
              !\bleUart1:BUART:tx_shift_out\ * !\bleUart1:BUART:tx_state_2\ * 
              !\bleUart1:BUART:tx_counter_dp\ * \bleUart1:BUART:tx_bitclk\
        );
        Output = \bleUart1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\bleUart1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\bleUart1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \bleUart1:BUART:tx_state_1\ * \bleUart1:BUART:tx_state_0\ * 
              \bleUart1:BUART:tx_bitclk_enable_pre\ * 
              \bleUart1:BUART:tx_state_2\
            + \bleUart1:BUART:tx_state_1\ * !\bleUart1:BUART:tx_state_2\ * 
              \bleUart1:BUART:tx_counter_dp\ * \bleUart1:BUART:tx_bitclk\
            + \bleUart1:BUART:tx_state_0\ * !\bleUart1:BUART:tx_state_2\ * 
              \bleUart1:BUART:tx_bitclk\
        );
        Output = \bleUart1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\puttyUart1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\puttyUart1:BUART:tx_fifo_notfull\
        );
        Output = \puttyUart1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_27, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\bleUart1:BUART:txn\
        );
        Output = Net_27 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\puttyUart1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \puttyUart1:Net_9\ ,
        cs_addr_2 => \puttyUart1:BUART:tx_state_1\ ,
        cs_addr_1 => \puttyUart1:BUART:tx_state_0\ ,
        cs_addr_0 => \puttyUart1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \puttyUart1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \puttyUart1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \puttyUart1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\puttyUart1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \puttyUart1:Net_9\ ,
        status_3 => \puttyUart1:BUART:tx_fifo_notfull\ ,
        status_2 => \puttyUart1:BUART:tx_status_2\ ,
        status_1 => \puttyUart1:BUART:tx_fifo_empty\ ,
        status_0 => \puttyUart1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =rxBleISR
        PORT MAP (
            interrupt => Net_34 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =rxPuttyISR
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = key(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => key(0)__PA ,
        analog_term => Net_2 ,
        pad => key(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = bleRx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => bleRx(0)__PA ,
        fb => Net_32 ,
        pad => bleRx(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCDD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCDD:LCDPort(0)\__PA ,
        pad => \LCDD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCDD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCDD:LCDPort(1)\__PA ,
        pad => \LCDD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCDD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCDD:LCDPort(2)\__PA ,
        pad => \LCDD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCDD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCDD:LCDPort(3)\__PA ,
        pad => \LCDD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCDD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCDD:LCDPort(4)\__PA ,
        pad => \LCDD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCDD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCDD:LCDPort(5)\__PA ,
        pad => \LCDD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCDD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCDD:LCDPort(6)\__PA ,
        pad => \LCDD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_2 );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = bleTx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilities: DIGITAL, ROUTABLE, SIO
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => bleTx(0)__PA ,
        pin_input => Net_27 ,
        pad => bleTx(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_14 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_9 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \bleUart1:Net_9\ ,
            dclk_0 => \bleUart1:Net_9_local\ ,
            dclk_glb_1 => \puttyUart1:Net_9\ ,
            dclk_1 => \puttyUart1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC:viDAC8\
        PORT MAP (
            vout => Net_1 ,
            iout => \VDAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_1 ,
            vminus => Net_2 ,
            vout => Net_2 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+--------------
   0 |   7 |     * |      NONE |      HI_Z_ANALOG |            key(0) | Analog(Net_2)
-----+-----+-------+-----------+------------------+-------------------+--------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL |          bleRx(0) | FB(Net_32)
-----+-----+-------+-----------+------------------+-------------------+--------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCDD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCDD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCDD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCDD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCDD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCDD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCDD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-------------------+--------------
   3 |   7 |       |      NONE |      HI_Z_ANALOG |  Dedicated_Output | Analog(Net_2)
-----+-----+-------+-----------+------------------+-------------------+--------------
  12 |   2 |     * |      NONE |         CMOS_OUT |          bleTx(0) | In(Net_27)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           Rx_1(0) | FB(Net_14)
     |   7 |     * |      NONE |         CMOS_OUT |           Tx_1(0) | In(Net_9)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.062ms
Digital Placement phase: Elapsed time ==> 1s.333ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.885ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.214ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.028ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.028ms
API generation phase: Elapsed time ==> 0s.952ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.001ms
