$date
	Fri Oct 30 18:32:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " En $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module FlipFlopJK $end
$var wire 1 " En $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 ' aJ $end
$var wire 1 ( aK $end
$var wire 1 % clk $end
$var wire 1 ) nK $end
$var wire 1 * nQ $end
$var wire 1 + q $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module U1 $end
$var wire 1 + D $end
$var wire 1 " En $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
1)
0'
0$
0#
0"
0&
1%
#2
0%
#3
1%
#4
0%
#5
0+
0(
1*
0!
1%
1&
#6
0%
#7
1%
0&
#8
0%
#9
1+
1'
1%
1#
1"
#10
0%
#11
1%
0"
#12
0%
#13
1(
0*
1!
1+
0'
1%
0#
1"
#14
0%
#15
0+
0(
0)
1%
1$
#16
0%
#17
1'
1*
0!
1+
0(
1)
1%
0$
1#
#18
0%
#19
0+
0'
0*
1!
0)
1%
1$
#20
0%
#21
1+
1'
1*
0!
1%
#22
0%
#23
0+
0'
0*
1!
1%
#24
0%
#25
1+
1'
1*
0!
1%
