// Seed: 2501506920
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_3 = 1'h0 > id_4.id_4;
  wire id_6 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    inout logic id_3,
    output wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  initial begin : LABEL_0
    id_3 <= 1;
    id_3 = #id_7 id_0 ? 1 : 1;
  end
endmodule
