
---------- Begin Simulation Statistics ----------
final_tick                                82447887000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 449492                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681240                       # Number of bytes of host memory used
host_op_rate                                   450375                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   222.47                       # Real time elapsed on the host
host_tick_rate                              370596693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082448                       # Number of seconds simulated
sim_ticks                                 82447887000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615560                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096267                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104357                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728779                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              721                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479197                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.648958                       # CPI: cycles per instruction
system.cpu.discardedOps                        190813                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615265                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408377                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002292                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32416940                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606444                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164895774                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132478834                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132235                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       769412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1539209                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            193                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19356                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40257                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17619                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55003                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19356                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       206594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29341696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29341696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74359                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74359    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74359                       # Request fanout histogram
system.membus.respLayer1.occupancy         1292758250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           798180000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            443207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       787592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          203                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326590                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326589                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           331                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       442876                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2308140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2309005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       136704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    388300800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              388437504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58069                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10305792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           827866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000591                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024346                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 827378     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    487      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             827866                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3759756500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3462595494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1489500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   59                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               695373                       # number of demand (read+write) hits
system.l2.demand_hits::total                   695432                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  59                       # number of overall hits
system.l2.overall_hits::.cpu.data              695373                       # number of overall hits
system.l2.overall_hits::total                  695432                       # number of overall hits
system.l2.demand_misses::.cpu.inst                272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74093                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74365                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               272                       # number of overall misses
system.l2.overall_misses::.cpu.data             74093                       # number of overall misses
system.l2.overall_misses::total                 74365                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26658500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8805410000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8832068500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26658500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8805410000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8832068500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           769466                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               769797                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          769466                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              769797                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.821752                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.096291                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096603                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.821752                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.096291                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096603                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98009.191176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118842.670698                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118766.469441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98009.191176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118842.670698                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118766.469441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40257                       # number of writebacks
system.l2.writebacks::total                     40257                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74359                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74359                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23938500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8064113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8088052000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23938500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8064113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8088052000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.821752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.096284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.821752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.096284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096596                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88009.191176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108846.538529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108770.316976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88009.191176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108846.538529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108770.316976                       # average overall mshr miss latency
system.l2.replacements                          58069                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       747335                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           747335                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       747335                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       747335                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          187                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              187                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          187                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          187                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            271587                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                271587                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55003                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55003                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6893035500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6893035500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.168416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.168416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125321.082486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125321.082486                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        55003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6343005500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6343005500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.168416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.168416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115321.082486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115321.082486                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26658500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26658500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.821752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.821752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98009.191176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98009.191176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23938500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23938500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.821752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.821752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88009.191176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88009.191176                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        423786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            423786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1912374500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1912374500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       442876                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        442876                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.043105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100176.767941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100176.767941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1721108000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1721108000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.043091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90185.914903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90185.914903                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15858.996697                       # Cycle average of tags in use
system.l2.tags.total_refs                     1538908                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74453                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.669523                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.247359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        41.693255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15779.056083                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15414                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12385765                       # Number of tag accesses
system.l2.tags.data_accesses                 12385765                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18966272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19035904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10305792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10305792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40257                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40257                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            844558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         230039516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             230884073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       844558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           844558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124997649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124997649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124997649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           844558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        230039516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            355881722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    161028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010722298750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9871                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9871                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              412003                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151386                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74359                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40257                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297436                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   161028                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11621859250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1487060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17198334250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39076.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57826.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   267674                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144972                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297436                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               161028                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   58633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   59899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    640.887743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   528.999004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.577354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          813      1.78%      1.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          865      1.89%      3.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14608     31.91%     35.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1184      2.59%     38.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5802     12.67%     50.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1206      2.63%     53.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3043      6.65%     60.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          576      1.26%     61.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17682     38.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45779                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.129875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.832566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    177.612008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9869     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9871                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.311721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.279656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.094420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9111     92.30%     92.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.05%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17      0.17%     92.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.12%     92.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              660      6.69%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               49      0.50%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9871                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19034368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10304832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19035904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10305792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       230.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    230.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    125.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82262538000                       # Total gap between requests
system.mem_ctrls.avgGap                     717722.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        69632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18964736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10304832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 844557.726506684208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 230020885.799050271511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124986004.795974940062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       161028                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42700000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17155634250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1934897593750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39246.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57890.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12015907.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            162756300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             86507025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1058740620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          418022820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6507808320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11487838710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21986019360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41707693155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.867338                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57007368250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2752880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22687638750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            164105760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             87224280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1064781060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          422465040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6507808320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11426659470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22037538720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41710582650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.902385                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  57140020250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2752880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22554986750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82447887000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019413                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019413                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019413                       # number of overall hits
system.cpu.icache.overall_hits::total         7019413                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          331                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            331                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          331                       # number of overall misses
system.cpu.icache.overall_misses::total           331                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28287000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28287000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28287000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28287000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019744                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019744                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019744                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019744                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85459.214502                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85459.214502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85459.214502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85459.214502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          203                       # number of writebacks
system.cpu.icache.writebacks::total               203                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          331                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          331                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27956000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27956000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84459.214502                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84459.214502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84459.214502                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84459.214502                       # average overall mshr miss latency
system.cpu.icache.replacements                    203                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019413                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019413                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          331                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28287000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28287000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019744                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85459.214502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85459.214502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27956000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27956000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84459.214502                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84459.214502                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.068705                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019744                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21207.685801                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.068705                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28079307                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28079307                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51262919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51262919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51264181                       # number of overall hits
system.cpu.dcache.overall_hits::total        51264181                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       786007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         786007                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       793166                       # number of overall misses
system.cpu.dcache.overall_misses::total        793166                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  19688891000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19688891000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  19688891000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19688891000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52048926                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52048926                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52057347                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52057347                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015236                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015236                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25049.256559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25049.256559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24823.165643                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24823.165643                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       747335                       # number of writebacks
system.cpu.dcache.writebacks::total            747335                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18521                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18521                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18521                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18521                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       767486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       767486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       769466                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       769466                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17318371500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17318371500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17496195000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17496195000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014745                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014745                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22565.065031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22565.065031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22738.100189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22738.100189                       # average overall mshr miss latency
system.cpu.dcache.replacements                 769209                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40655966                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40655966                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       442874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        442874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7671956000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7671956000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41098840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41098840                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17323.112217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17323.112217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       440896                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       440896                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7078209500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7078209500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16054.147690                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16054.147690                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10606953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10606953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       343133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       343133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12016935000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12016935000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35021.216263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35021.216263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16543                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16543                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10240162000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10240162000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31354.793472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31354.793472                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7159                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7159                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.850137                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.850137                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    177823500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    177823500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89809.848485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89809.848485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.003609                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52033722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            769465                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.623247                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.003609                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984389                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984389                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104884311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104884311                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82447887000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
