Release 10.1 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/spartan3/data/spartan3.acd> with local file <C:/Xilinx/10.1/ISE/spartan3/data/spartan3.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "microblaze_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc3s1400afg676-4
Output File Name                   : "../implementation/microblaze_0_wrapper.ngc"

---- Source Options
Top Module Name                    : microblaze_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/microblaze_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_types_pkg.vhd" in Library microblaze_v7_10_d.
Package <MicroBlaze_Types> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_types_pkg_body.vhd" in Library microblaze_v7_10_d.
Package body <MicroBlaze_Types> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_isa_be_pkg.vhd" in Library microblaze_v7_10_d.
Package <MicroBlaze_ISA> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_and.vhd" in Library microblaze_v7_10_d.
Entity <carry_and> compiled.
Entity <carry_and> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd" in Library microblaze_v7_10_d.
Entity <dsp_module> compiled.
Entity <dsp_module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/find_first_bit.vhd" in Library microblaze_v7_10_d.
Entity <find_first_bit> compiled.
Entity <find_first_bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_types_pkg.vhd" in Library microblaze_v7_10_d.
Package <MMU_Types> compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare_mask.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare_mask> compiled.
Entity <carry_compare_mask> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare> compiled.
Entity <carry_compare> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_utlb_ram.vhd" in Library microblaze_v7_10_d.
Entity <MMU_UTLB_RAM> compiled.
Entity <MMU_UTLB_RAM> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare_const.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare_const> compiled.
Entity <carry_compare_const> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_addsub.vhd" in Library microblaze_v7_10_d.
Entity <FPU_ADDSUB> compiled.
Entity <FPU_ADDSUB> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_mul.vhd" in Library microblaze_v7_10_d.
Entity <FPU_MUL> compiled.
Entity <FPU_MUL> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_div.vhd" in Library microblaze_v7_10_d.
Entity <FPU_DIV> compiled.
Entity <FPU_DIV> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_sqrt.vhd" in Library microblaze_v7_10_d.
Entity <fpu_sqrt> compiled.
Entity <fpu_sqrt> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_conv.vhd" in Library microblaze_v7_10_d.
Entity <fpu_conv> compiled.
Entity <fpu_conv> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/wb_mux_bit_gti.vhd" in Library microblaze_v7_10_d.
Entity <WB_Mux_Bit> compiled.
Entity <WB_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_equal.vhd" in Library microblaze_v7_10_d.
Entity <carry_equal> compiled.
Entity <carry_equal> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd" in Library microblaze_v7_10_d.
Entity <ALU_Bit> compiled.
Entity <ALU_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" in Library microblaze_v7_10_d.
Entity <mux4> compiled.
Entity <mux4> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_bit.vhd" in Library microblaze_v7_10_d.
Entity <PC_Bit> compiled.
Entity <PC_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_bit.vhd" in Library microblaze_v7_10_d.
Entity <MSR_Reg_Bit> compiled.
Entity <MSR_Reg_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux_bit.vhd" in Library microblaze_v7_10_d.
Entity <Result_Mux_Bit> compiled.
Entity <Result_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_bit.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Bit> compiled.
Entity <Shift_Logic_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select_Bit> compiled.
Entity <Operand_Select_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_bit.vhd" in Library microblaze_v7_10_d.
Entity <Register_File_Bit> compiled.
Entity <Register_File_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_utlb.vhd" in Library microblaze_v7_10_d.
Entity <MMU_UTLB> compiled.
Entity <MMU_UTLB> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_tlb.vhd" in Library microblaze_v7_10_d.
Entity <MMU_TLB> compiled.
Entity <MMU_TLB> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/address_hit.vhd" in Library microblaze_v7_10_d.
Entity <address_hit> compiled.
Entity <address_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/address_data_hit.vhd" in Library microblaze_v7_10_d.
Entity <address_data_hit> compiled.
Entity <address_data_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/comparator.vhd" in Library microblaze_v7_10_d.
Entity <comparator> compiled.
Entity <comparator> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_or.vhd" in Library microblaze_v7_10_d.
Entity <carry_or> compiled.
Entity <carry_or> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd" in Library microblaze_v7_10_d.
Entity <RAM_Module> compiled.
Entity <RAM_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_gti.vhd" in Library microblaze_v7_10_d.
Entity <Register_File_gti> compiled.
Entity <Register_File_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_gti.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select_gti> compiled.
Entity <Operand_Select_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu.vhd" in Library microblaze_v7_10_d.
Entity <ALU> compiled.
Entity <ALU> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Module_gti> compiled.
Entity <Shift_Logic_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" in Library microblaze_v7_10_d.
Entity <mul_unit> compiled.
Entity <mul_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/barrel_shifter_gti.vhd" in Library microblaze_v7_10_d.
Entity <Barrel_Shifter_gti> compiled.
Entity <Barrel_Shifter_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/wb_mux_gti.vhd" in Library microblaze_v7_10_d.
Entity <WB_Mux> compiled.
Entity <WB_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect_gti.vhd" in Library microblaze_v7_10_d.
Entity <Zero_Detect_gti> compiled.
Entity <Zero_Detect_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle_gti.vhd" in Library microblaze_v7_10_d.
Entity <Byte_Doublet_Handle_gti> compiled.
Entity <Byte_Doublet_Handle_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow_Logic> compiled.
Entity <Data_Flow_Logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_gti.vhd" in Library microblaze_v7_10_d.
Entity <msr_reg_gti> compiled.
Entity <msr_reg_gti> (Architecture <msr_reg>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/exception_registers_gti.vhd" in Library microblaze_v7_10_d.
Entity <exception_registers_gti> compiled.
Entity <exception_registers_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/div_unit_gti.vhd" in Library microblaze_v7_10_d.
Entity <Div_unit_gti> compiled.
Entity <Div_unit_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu.vhd" in Library microblaze_v7_10_d.
Entity <Fpu> compiled.
Entity <Fpu> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pvr.vhd" in Library microblaze_v7_10_d.
Entity <PVR> compiled.
Entity <PVR> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module_gti.vhd" in Library microblaze_v7_10_d.
Entity <PC_Module_gti> compiled.
Entity <PC_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer_gti.vhd" in Library microblaze_v7_10_d.
Entity <PreFetch_Buffer_gti> compiled.
Entity <PreFetch_Buffer_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/jump_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <jump_logic> compiled.
Entity <jump_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_read_steering.vhd" in Library microblaze_v7_10_d.
Entity <Data_Read_Steering> compiled.
Entity <Data_Read_Steering> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4_8.vhd" in Library microblaze_v7_10_d.
Entity <mux4_8> compiled.
Entity <mux4_8> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file.vhd" in Library microblaze_v7_10_d.
Entity <Register_File> compiled.
Entity <Register_File> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select> compiled.
Entity <Operand_Select> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Module> compiled.
Entity <Shift_Logic_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/barrel_shifter.vhd" in Library microblaze_v7_10_d.
Entity <barrel_shift> compiled.
Entity <barrel_shift> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/div_unit.vhd" in Library microblaze_v7_10_d.
Entity <Div_unit> compiled.
Entity <Div_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux.vhd" in Library microblaze_v7_10_d.
Entity <Result_Mux> compiled.
Entity <Result_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect.vhd" in Library microblaze_v7_10_d.
Entity <Zero_Detect> compiled.
Entity <Zero_Detect> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg.vhd" in Library microblaze_v7_10_d.
Entity <MSR_Reg> compiled.
Entity <MSR_Reg> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module.vhd" in Library microblaze_v7_10_d.
Entity <PC_Module> compiled.
Entity <PC_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer.vhd" in Library microblaze_v7_10_d.
Entity <PreFetch_Buffer> compiled.
Entity <PreFetch_Buffer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fsl_module.vhd" in Library microblaze_v7_10_d.
Entity <FSL_Module> compiled.
Entity <FSL_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/interrupt_mode_converter.vhd" in Library microblaze_v7_10_d.
Entity <interrupt_mode_converter> compiled.
Entity <interrupt_mode_converter> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode.vhd" in Library microblaze_v7_10_d.
Entity <Decode> compiled.
Entity <Decode> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow> compiled.
Entity <Data_Flow> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle.vhd" in Library microblaze_v7_10_d.
Entity <Byte_Doublet_Handle> compiled.
Entity <Byte_Doublet_Handle> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dopb_interface.vhd" in Library microblaze_v7_10_d.
Entity <DOPB_Interface> compiled.
Entity <DOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dplb_interface.vhd" in Library microblaze_v7_10_d.
Entity <DPLB_Interface> compiled.
Entity <DPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iopb_interface.vhd" in Library microblaze_v7_10_d.
Entity <IOPB_Interface> compiled.
Entity <IOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iplb_interface.vhd" in Library microblaze_v7_10_d.
Entity <IPLB_Interface> compiled.
Entity <IPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" in Library microblaze_v7_10_d.
Entity <Debug> compiled.
Entity <Debug> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache.vhd" in Library microblaze_v7_10_d.
Entity <ICache> compiled.
Entity <ICache> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache.vhd" in Library microblaze_v7_10_d.
Entity <DCache> compiled.
Entity <DCache> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/exception_registers.vhd" in Library microblaze_v7_10_d.
Entity <exception_registers> compiled.
Entity <exception_registers> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" in Library microblaze_v7_10_d.
Entity <instr_mux> compiled.
Entity <instr_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode_gti.vhd" in Library microblaze_v7_10_d.
Entity <Decode_gti> compiled.
Entity <Decode_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_gti.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow_gti> compiled.
Entity <Data_Flow_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/read_data_mux_gti.vhd" in Library microblaze_v7_10_d.
Entity <read_data_mux> compiled.
Entity <read_data_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache_gti.vhd" in Library microblaze_v7_10_d.
Entity <DCache_gti> compiled.
Entity <DCache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache_gti.vhd" in Library microblaze_v7_10_d.
Entity <ICache_gti> compiled.
Entity <ICache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug_gti.vhd" in Library microblaze_v7_10_d.
Entity <Debug_gti> compiled.
Entity <Debug_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu.vhd" in Library microblaze_v7_10_d.
Entity <MMU> compiled.
Entity <MMU> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" in Library microblaze_v7_10_d.
Entity <MicroBlaze> compiled.
Entity <MicroBlaze> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Git/herbert/Firmware/fpga/hdl/microblaze_0_wrapper.vhd" in Library work.
Entity <microblaze_0_wrapper> compiled.
Entity <microblaze_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <microblaze_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <microblaze> in library <microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 1
	C_CACHE_BYTE_SIZE = 2048
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 15
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "10010000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 2048
	C_DCACHE_HIGHADDR = "10010011111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 64
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FAMILY = "spartan3a"
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10010000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10010011111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 64
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_SCO = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 1
	C_USE_DIV = 1
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 2
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 1
	C_USE_INTERRUPT = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1

Analyzing hierarchy for entity <interrupt_mode_converter> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false

Analyzing hierarchy for entity <Decode> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 1
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_PVR = 0
	C_TARGET = "spartan3a"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 1
	C_USE_DIV = 1
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 2
	C_USE_ICACHE = 1
	C_USE_INTERRUPT = true
	C_USE_MSR_INSTR = 1
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = true

Analyzing hierarchy for entity <Data_Flow> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_BUFFER_SIZE = 16
	C_CACHE_BYTE_SIZE = 2048
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 15
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "10010000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 2048
	C_DCACHE_HIGHADDR = "10010011111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10010000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10010011111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_ADDR = "00000010"
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PC_START_ADDR = "00000000"
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3a"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 1
	C_USE_DIV = 1
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 2
	C_USE_HW_MUL = true
	C_USE_ICACHE = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true

Analyzing hierarchy for entity <Byte_Doublet_Handle> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_OPB_WIDTH = 32
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <DPLB_Interface> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 64
	C_OUTPUT_DFFS = true

Analyzing hierarchy for entity <IPLB_Interface> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_IPLB_DWIDTH = 64

Analyzing hierarchy for entity <Debug> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_DCACHE_BASEADDR = "10010000000000000000000000000000"
	C_DCACHE_HIGHADDR = "10010011111111111111111111111111"
	C_DCACHE_USE_FSL = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_BASEADDR = "10010000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10010011111111111111111111111111"
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_MB_VERSION = "00001011"
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_TARGET = "spartan3a"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 1
	C_USE_DIV = 1
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 2
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 1
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1

Analyzing hierarchy for entity <ICache> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 15
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_CACHELINE_SIZE = 4
	C_CACHE_BYTE_SIZE = 2048
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 1
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10010000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10010011111111111111111111111111"
	C_OPB_WIDTH = 32
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <DCache> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_CACHELINE_SIZE = 4
	C_CACHE_BYTE_SIZE = 2048
	C_DATA_SIZE = 32
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "10010000000000000000000000000000"
	C_DCACHE_HIGHADDR = "10010011111111111111111111111111"
	C_D_Ext = true
	C_OPB_WIDTH = 32
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <instr_mux> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = true
	C_USE_ICACHE = true
	C_USE_I_EXT = true
	C_USE_I_LMB = true

Analyzing hierarchy for entity <PreFetch_Buffer> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_FSL_ATOMIC = 0
	C_IEXT_BUS_EXCEPTION = 0
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Register_File> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Operand_Select> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FSL_EXCEPTION = false
	C_INTERRUPT_ADDR = "00000010"
	C_PVR = 0
	C_TARGET = "spartan3a"
	C_USE_EXCEPTIONS = false
	C_USE_FPU_bool = true

Analyzing hierarchy for entity <ALU> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Shift_Logic_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"
	C_USE_PCMP_INSTR = true

Analyzing hierarchy for entity <barrel_shift> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Div_unit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <FPU> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_FPU_EXCEPTION = 0
	C_TARGET = "spartan3a"
	C_USE_FPU = 2

Analyzing hierarchy for entity <mul_unit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false

Analyzing hierarchy for entity <Result_Mux> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Zero_Detect> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <MSR_Reg> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3a"
	C_USE_DCACHE = true
	C_USE_DIV = true
	C_USE_D_OPB = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = true
	C_USE_MSR_INSTR = 1

Analyzing hierarchy for entity <PC_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_PC_START_ADDR = "00000000"
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <PVR> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = true
	C_CACHE_BYTE_SIZE = 2048
	C_DCACHE_ADDR_TAG = 15
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "10010000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 2048
	C_DCACHE_HIGHADDR = "10010011111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10010000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10010011111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3a"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = true
	C_USE_DCACHE = 1
	C_USE_DIV = true
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 2
	C_USE_HW_MUL = true
	C_USE_ICACHE = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true

Analyzing hierarchy for entity <Data_Read_Steering> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <mux4_8> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_BE = true
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <address_hit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_FIRST = true
	C_TARGET = "spartan3a"
	No_Bits = 32

Analyzing hierarchy for entity <comparator> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_IS_FIRST = true
	C_SIZE = 16
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <RAM_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_WIDTH = 7
	C_DATA_WIDTH = 20
	C_FORCE_BRAM = true
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <RAM_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_WIDTH = 9
	C_DATA_WIDTH = 32
	C_FORCE_BRAM = false
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <RAM_Module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_WIDTH = 9
	C_DATA_WIDTH = 32
	C_FORCE_BRAM = true
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Register_File_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = true
	C_ONLY_PC = false
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '1'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '1'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <Shift_Logic_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <carry_equal> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"
	Size = 8

Analyzing hierarchy for entity <carry_compare_const> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	B_Vec = "00000000000000000000000"
	C_TARGET = "spartan3a"
	Size = 23

Analyzing hierarchy for entity <carry_compare> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"
	Size = 8

Analyzing hierarchy for entity <carry_compare> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"
	Size = 23

Analyzing hierarchy for entity <FPU_ADDSUB> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <FPU_MUL> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <FPU_DIV> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <fpu_sqrt> in library <Microblaze_v7_10_d> (architecture <IMP>).

Analyzing hierarchy for entity <fpu_conv> in library <Microblaze_v7_10_d> (architecture <IMP>).

Analyzing hierarchy for entity <Result_Mux_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <MSR_Reg_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <PC_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_RESET_VALUE = '0'
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <PC_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_RESET_VALUE = '1'
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "spartan3a"

Analyzing hierarchy for entity <find_first_bit> in library <Microblaze_v7_10_d> (architecture <IMP>).

WARNING:Xst:2592 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" line 434: generic/parameter on instance <INIT> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" line 448: generic/parameter on instance <INIT> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" line 465: generic/parameter on instance <INIT> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" line 465: generic/parameter on instance <INIT> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" line 465: generic/parameter on instance <INIT> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" line 465: generic/parameter on instance <INIT> overrides attribute on instance. Attribute is ignored.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <microblaze_0_wrapper> in library <work> (Architecture <STRUCTURE>).
Entity <microblaze_0_wrapper> analyzed. Unit <microblaze_0_wrapper> generated.

Analyzing generic Entity <microblaze> in library <microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 1
	C_CACHE_BYTE_SIZE = 2048
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 15
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "10010000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 2048
	C_DCACHE_HIGHADDR = "10010011111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 64
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FAMILY = "spartan3a"
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10010000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10010011111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 64
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_SCO = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 1
	C_USE_DIV = 1
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 2
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 1
	C_USE_INTERRUPT = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
    Set property "syn_keep = TRUE" for signal <alu_Op>.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" line 3290: Unconnected output port 'Branch_Instr' of component 'Decode'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" line 3503: Unconnected output port 'Op2' of component 'Data_Flow'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" line 3774: Unconnected output port 'WB_DPLB_Data_Strobe' of component 'DPLB_Interface'.
INFO:Xst:2679 - Register <Trace_EX_PipeRun> in unit <microblaze> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MEM_PipeRun> in unit <microblaze> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<0>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<1>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<2>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<3>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <microblaze> analyzed. Unit <microblaze> generated.

Analyzing generic Entity <interrupt_mode_converter> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false
Entity <interrupt_mode_converter> analyzed. Unit <interrupt_mode_converter> generated.

Analyzing generic Entity <Decode> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 1
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_PVR = 0
	C_TARGET = "spartan3a"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 1
	C_USE_DIV = 1
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 2
	C_USE_ICACHE = 1
	C_USE_INTERRUPT = true
	C_USE_MSR_INSTR = 1
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = true
    Set user-defined property "INIT =  F800" for instance <write_Reg_I_LUT> in unit <Decode>.
    Set user-defined property "INIT =  0040" for instance <Using_FPGA.of_PipeRun_Select_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0004" for instance <Using_FPGA.of_PipeRun_without_dready_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  2000" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_1> in unit <Decode>.
    Set user-defined property "INIT =  0200" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_2> in unit <Decode>.
    Set user-defined property "INIT =  04" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_3> in unit <Decode>.
    Set user-defined property "INIT =  15" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_4> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward1_LUT1> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward1_LUT2> in unit <Decode>.
    Set user-defined property "INIT =  90" for instance <Using_FPGA.Res_Forward1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  8000" for instance <Using_FPGA.Res_Forward1_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward2_LUT1> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward2_LUT2> in unit <Decode>.
    Set user-defined property "INIT =  90" for instance <Using_FPGA.Res_Forward2_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  8000" for instance <Using_FPGA.Res_Forward2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_OP0_FDE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_OP1_FDE> in unit <Decode>.
    Set user-defined property "INIT =  00F0" for instance <Using_FPGA.I_correct_Carry_Select> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_Carry_FDE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force1_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force2_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force_Val1_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force_Val2_FDRSE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Use_Reg_Neg_S_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Use_Reg_Neg_DI_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Reg_Test_Equal_FDSE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Reg_Test_Equal_N_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  B4" for instance <Using_FPGA.force_jump1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  B4" for instance <Using_FPGA.force_di1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  0200" for instance <Using_FPGA.force_jump2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  AABA" for instance <Using_FPGA.force_di2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Ext_NM_BRK_FDRSE> in unit <Decode>.
INFO:Xst:2679 - Register <Take_Exc_2nd_cycle> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Decode> analyzed. Unit <Decode> generated.

Analyzing generic Entity <PreFetch_Buffer> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_FSL_ATOMIC = 0
	C_IEXT_BUS_EXCEPTION = 0
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[0].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[1].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[2].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[3].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[4].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[5].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[6].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[7].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[8].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[9].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[10].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[11].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[12].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[13].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[14].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[15].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[16].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[17].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[18].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[19].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[20].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[21].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[22].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[23].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[24].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[25].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[26].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[27].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[28].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[29].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[30].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[31].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[1].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[2].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[3].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_valid_FDR_I> in unit <PreFetch_Buffer>.
Entity <PreFetch_Buffer> analyzed. Unit <PreFetch_Buffer> generated.

Analyzing generic Entity <Data_Flow> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_BUFFER_SIZE = 16
	C_CACHE_BYTE_SIZE = 2048
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 15
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "10010000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 2048
	C_DCACHE_HIGHADDR = "10010011111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10010000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10010011111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_ADDR = "00000010"
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PC_START_ADDR = "00000000"
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3a"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 1
	C_USE_DIV = 1
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 2
	C_USE_HW_MUL = true
	C_USE_ICACHE = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
    Set property "syn_keep = TRUE" for signal <op2_i>.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd" line 1066: Unconnected output port 'MEM_FPU_Stall' of component 'FPU'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd" line 1066: Unconnected output port 'WB_FPU_Excep' of component 'FPU'.
Entity <Data_Flow> analyzed. Unit <Data_Flow> generated.

Analyzing generic Entity <Register_File> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"
Entity <Register_File> analyzed. Unit <Register_File> generated.

Analyzing generic Entity <Register_File_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  0000" for instance <Using_Virtex4_and_S3.RAM16x1D_Reg1_Low> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  0000" for instance <Using_Virtex4_and_S3.RAM16x1D_Reg1_High> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  CA" for instance <Using_Virtex4_and_S3.Data_Write_Mux> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  CA" for instance <Using_Virtex4_and_S3.Reg1_Mux> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  0000" for instance <Using_Virtex4_and_S3.RAM16x1D_Reg2_Low> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  0000" for instance <Using_Virtex4_and_S3.RAM16x1D_Reg2_High> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  CA" for instance <Using_Virtex4_and_S3.Reg2_Mux> in unit <Register_File_Bit>.
Entity <Register_File_Bit> analyzed. Unit <Register_File_Bit> generated.

Analyzing generic Entity <Operand_Select> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FSL_EXCEPTION = false
	C_INTERRUPT_ADDR = "00000010"
	C_PVR = 0
	C_TARGET = "spartan3a"
	C_USE_EXCEPTIONS = false
	C_USE_FPU_bool = true
Entity <Operand_Select> analyzed. Unit <Operand_Select> generated.

Analyzing generic Entity <Operand_Select_Bit.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = true
	C_ONLY_PC = false
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <LSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.1>.
Entity <Operand_Select_Bit.1> analyzed. Unit <Operand_Select_Bit.1> generated.

Analyzing generic Entity <Operand_Select_Bit.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.2>.
Entity <Operand_Select_Bit.2> analyzed. Unit <Operand_Select_Bit.2> generated.

Analyzing generic Entity <Operand_Select_Bit.3> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  54" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.3>.
Entity <Operand_Select_Bit.3> analyzed. Unit <Operand_Select_Bit.3> generated.

Analyzing generic Entity <Operand_Select_Bit.4> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '1'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  FFCA" for instance <Intr_Addr_bit_is_1.Op2_Mux2_1> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  54" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.4>.
Entity <Operand_Select_Bit.4> analyzed. Unit <Operand_Select_Bit.4> generated.

Analyzing generic Entity <Operand_Select_Bit.5> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '1'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  BA" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.5>.
Entity <Operand_Select_Bit.5> analyzed. Unit <Operand_Select_Bit.5> generated.

Analyzing generic Entity <Operand_Select_Bit.6> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  8" for instance <Only_PC.Op1_Mux2_2> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.6>.
Entity <Operand_Select_Bit.6> analyzed. Unit <Operand_Select_Bit.6> generated.

Analyzing generic Entity <Operand_Select_Bit.7> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  8" for instance <Only_PC.Op1_Mux2_2> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  00CA" for instance <Upper_Part.Exc_Addr_Bit_Is_0.Op2_Mux2_2> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.7>.
Entity <Operand_Select_Bit.7> analyzed. Unit <Operand_Select_Bit.7> generated.

Analyzing generic Entity <Operand_Select_Bit.8> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  00CA" for instance <Upper_Part.Exc_Addr_Bit_Is_0.Op2_Mux2_2> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.8>.
Entity <Operand_Select_Bit.8> analyzed. Unit <Operand_Select_Bit.8> generated.

Analyzing generic Entity <ALU> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  00" for instance <FPGA_Target.No_Carry_Decoding.alu_carry_select_LUT> in unit <ALU>.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <ALU_Bit.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  A678" for instance <Using_FPGA_LUT4.Not_Last_Bit.I_ALU_LUT> in unit <ALU_Bit.1>.
Entity <ALU_Bit.1> analyzed. Unit <ALU_Bit.1> generated.

Analyzing generic Entity <ALU_Bit.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  A678" for instance <Using_FPGA_LUT4.Last_Bit.I_ALU_LUT_1> in unit <ALU_Bit.2>.
    Set user-defined property "INIT =  FA0A" for instance <Using_FPGA_LUT4.Last_Bit.I_ALU_LUT_2> in unit <ALU_Bit.2>.
Entity <ALU_Bit.2> analyzed. Unit <ALU_Bit.2> generated.

Analyzing generic Entity <Shift_Logic_Module> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"
	C_USE_PCMP_INSTR = true
    Set user-defined property "INIT =  0002" for instance <Use_PCMP_instr.Using_FPGA.pcmp_00_lut_0> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  00FC" for instance <Use_PCMP_instr.Using_FPGA.pcmp_00_lut_1> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  FF0C" for instance <Use_PCMP_instr.Using_FPGA.pcmp_00_lut_2> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  8000" for instance <Use_PCMP_instr.Using_FPGA.pcmp_10_lut> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  7FFF" for instance <Use_PCMP_instr.Using_FPGA.pcmp_11_lut> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  E" for instance <Use_PCMP_instr.Using_FPGA.shift_logic_result_i_lut_0> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  E" for instance <Use_PCMP_instr.Using_FPGA.shift_logic_result_i_lut_1> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  F0EE" for instance <Use_PCMP_instr.Using_FPGA.shift_logic_result_i_lut_2> in unit <Shift_Logic_Module>.
Entity <Shift_Logic_Module> analyzed. Unit <Shift_Logic_Module> generated.

Analyzing generic Entity <Shift_Logic_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  468E" for instance <Logic_LUT> in unit <Shift_Logic_Bit>.
    Set user-defined property "INIT =  FCAA" for instance <Shift_LUT> in unit <Shift_Logic_Bit>.
Entity <Shift_Logic_Bit> analyzed. Unit <Shift_Logic_Bit> generated.

Analyzing generic Entity <carry_equal> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
	Size = 8
Entity <carry_equal> analyzed. Unit <carry_equal> generated.

Analyzing generic Entity <barrel_shift> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[0].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[0].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[1].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[1].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[2].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[2].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[3].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[3].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[4].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[4].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[5].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[5].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[6].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[6].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[7].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[7].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[8].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[8].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[9].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[9].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[10].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[10].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[11].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[11].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[12].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[12].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[13].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[13].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[14].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[14].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[15].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[15].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[16].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[16].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[17].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[17].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[18].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[18].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[19].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[19].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[20].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[20].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[21].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[21].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[22].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[22].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[23].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[23].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[24].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[24].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[25].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[25].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[26].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[26].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[27].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[27].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[28].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[28].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[29].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[29].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[30].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[30].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[31].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[31].Last_Mux_2_LUT4> in unit <barrel_shift>.
Entity <barrel_shift> analyzed. Unit <barrel_shift> generated.

Analyzing generic Entity <Div_unit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[31].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[30].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[29].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[28].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[27].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[26].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[25].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[24].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[23].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[22].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[21].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[20].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[19].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[18].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[17].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[16].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[15].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[14].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[13].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[12].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[11].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[10].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[9].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[8].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[7].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[6].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[5].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[4].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[3].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[2].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[1].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  3C5A" for instance <Using_FPGA.New_Q_Handle[0].New_Q_LUT4> in unit <Div_unit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Start_Div_SRL16E_1> in unit <Div_unit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Start_Div_SRL16E_2> in unit <Div_unit>.
Entity <Div_unit> analyzed. Unit <Div_unit> generated.

Analyzing generic Entity <FPU> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_FPU_EXCEPTION = 0
	C_TARGET = "spartan3a"
	C_USE_FPU = 2
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT> in unit <FPU>.
Entity <FPU> analyzed. Unit <FPU> generated.

Analyzing generic Entity <carry_compare_const> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	B_Vec = "00000000000000000000000"
	C_TARGET = "spartan3a"
	Size = 23
Entity <carry_compare_const> analyzed. Unit <carry_compare_const> generated.

Analyzing generic Entity <carry_and> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
Entity <carry_and> analyzed. Unit <carry_and> generated.

Analyzing generic Entity <carry_compare.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
	Size = 8
Entity <carry_compare.1> analyzed. Unit <carry_compare.1> generated.

Analyzing generic Entity <carry_compare.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
	Size = 23
Entity <carry_compare.2> analyzed. Unit <carry_compare.2> generated.

Analyzing generic Entity <FPU_ADDSUB> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
INFO:Xst:2679 - Register <mem_MantA_3<32>> in unit <FPU_ADDSUB> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_MantA_3<33>> in unit <FPU_ADDSUB> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_MantA_3<34>> in unit <FPU_ADDSUB> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <FPU_ADDSUB> analyzed. Unit <FPU_ADDSUB> generated.

Analyzing Entity <find_first_bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
Entity <find_first_bit> analyzed. Unit <find_first_bit> generated.

Analyzing generic Entity <FPU_MUL> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
WARNING:Xst:819 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_mul.vhd" line 842: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem_prod_BC_3>
Entity <FPU_MUL> analyzed. Unit <FPU_MUL> generated.

Analyzing generic Entity <FPU_DIV> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
Entity <FPU_DIV> analyzed. Unit <FPU_DIV> generated.

Analyzing Entity <fpu_sqrt> in library <Microblaze_v7_10_d> (Architecture <IMP>).
Entity <fpu_sqrt> analyzed. Unit <fpu_sqrt> generated.

Analyzing Entity <fpu_conv> in library <Microblaze_v7_10_d> (Architecture <IMP>).
INFO:Xst:2679 - Register <fconv_op_2<32>> in unit <fpu_conv> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <fconv_op_2<33>> in unit <fpu_conv> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <fpu_conv> analyzed. Unit <fpu_conv> generated.

Analyzing generic Entity <mul_unit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false
Entity <mul_unit> analyzed. Unit <mul_unit> generated.

Analyzing generic Entity <Result_Mux> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"
Entity <Result_Mux> analyzed. Unit <Result_Mux> generated.

Analyzing generic Entity <Result_Mux_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  EFE0" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit>.
    Set user-defined property "INIT =  E040" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit>.
    Set user-defined property "INIT =  0" for instance <EX_Result_DFF> in unit <Result_Mux_Bit>.
Entity <Result_Mux_Bit> analyzed. Unit <Result_Mux_Bit> generated.

Analyzing generic Entity <Zero_Detect> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "spartan3a"
Entity <Zero_Detect> analyzed. Unit <Zero_Detect> generated.

Analyzing generic Entity <MSR_Reg> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3a"
	C_USE_DCACHE = true
	C_USE_DIV = true
	C_USE_D_OPB = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = true
	C_USE_MSR_INSTR = 1
Entity <MSR_Reg> analyzed. Unit <MSR_Reg> generated.

Analyzing generic Entity <MSR_Reg_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  0" for instance <MSR_I> in unit <MSR_Reg_Bit>.
Entity <MSR_Reg_Bit> analyzed. Unit <MSR_Reg_Bit> generated.

Analyzing generic Entity <PC_Module> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_PC_START_ADDR = "00000000"
	C_TARGET = "spartan3a"
    Set property "MAX_FANOUT = 1000" for signal <normal_piperun>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <pc_write_I>.
    Set property "MAX_FANOUT = 1000" for signal <pc_write_I>.
Entity <PC_Module> analyzed. Unit <PC_Module> generated.

Analyzing generic Entity <PC_Bit.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_RESET_VALUE = '0'
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  F066" for instance <SUM_I> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  AACA" for instance <NewPC_Mux> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Reset_DFF.PC_IF_DFF> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0000" for instance <PC_OF_Buffer> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0" for instance <PC_EX_DFF> in unit <PC_Bit.1>.
Entity <PC_Bit.1> analyzed. Unit <PC_Bit.1> generated.

Analyzing generic Entity <PC_Bit.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_RESET_VALUE = '1'
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  F066" for instance <SUM_I> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  AACA" for instance <NewPC_Mux> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  1" for instance <Set_DFF.PC_IF_DFF> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  0000" for instance <PC_OF_Buffer> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  0" for instance <PC_EX_DFF> in unit <PC_Bit.2>.
Entity <PC_Bit.2> analyzed. Unit <PC_Bit.2> generated.

Analyzing generic Entity <PVR> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = true
	C_CACHE_BYTE_SIZE = 2048
	C_DCACHE_ADDR_TAG = 15
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "10010000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 2048
	C_DCACHE_HIGHADDR = "10010011111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10010000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10010011111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3a"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = true
	C_USE_DCACHE = 1
	C_USE_DIV = true
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 2
	C_USE_HW_MUL = true
	C_USE_ICACHE = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
Entity <PVR> analyzed. Unit <PVR> generated.

Analyzing generic Entity <Byte_Doublet_Handle> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_OPB_WIDTH = 32
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  8A8F" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT4_Target_BE.BYTE_0_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  0BAB" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT4_Target_BE.BYTE_1_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  454F" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT4_Target_BE.BYTE_2_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  151F" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT4_Target_BE.BYTE_3_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  AB" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT4_Target_ReadSel.READ_SEL_LEFT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  B" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT4_Target_ReadSel.READ_SEL_RIGHT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  E" for instance <Using_FPGA.Data_Size_Is_32.Use_Dynamic_Bus_Sizing.FPGA_LUT4_Target_WriteSel.WRITE_MSB_SEL_LEFT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  A8" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT4_Target_ADDR.LOW_ADDR_OUT_LEFT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  8" for instance <Using_FPGA.Data_Size_Is_32.FPGA_LUT4_Target_ADDR.LOW_ADDR_OUT_RIGHT_I> in unit <Byte_Doublet_Handle>.
Entity <Byte_Doublet_Handle> analyzed. Unit <Byte_Doublet_Handle> generated.

Analyzing generic Entity <Data_Read_Steering> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[0].LUT30_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[0].LUT31_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[1].LUT30_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[1].LUT31_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[2].LUT30_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[2].LUT31_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[3].LUT30_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[3].LUT31_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[4].LUT30_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[4].LUT31_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[5].LUT30_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[5].LUT31_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[6].LUT30_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[6].LUT31_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[7].LUT30_I> in unit <Data_Read_Steering>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_LOOP[7].LUT31_I> in unit <Data_Read_Steering>.
Entity <Data_Read_Steering> analyzed. Unit <Data_Read_Steering> generated.

Analyzing generic Entity <mux4_8> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_BE = true
	C_TARGET = "spartan3a"
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[0].LUT30_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[0].LUT31_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[1].LUT30_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[1].LUT31_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[2].LUT30_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[2].LUT31_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[3].LUT30_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[3].LUT31_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[4].LUT30_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[4].LUT31_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[5].LUT30_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[5].LUT31_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[6].LUT30_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[6].LUT31_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[7].LUT30_I> in unit <mux4_8>.
    Set user-defined property "INIT =  CA" for instance <FPGA_LUT4_Target.GEN_4.GEN4_LOOP[7].LUT31_I> in unit <mux4_8>.
Entity <mux4_8> analyzed. Unit <mux4_8> generated.

Analyzing generic Entity <DPLB_Interface> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 64
	C_OUTPUT_DFFS = true
Entity <DPLB_Interface> analyzed. Unit <DPLB_Interface> generated.

Analyzing generic Entity <IPLB_Interface> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_IPLB_DWIDTH = 64
Entity <IPLB_Interface> analyzed. Unit <IPLB_Interface> generated.

Analyzing generic Entity <Debug> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_DCACHE_BASEADDR = "10010000000000000000000000000000"
	C_DCACHE_HIGHADDR = "10010011111111111111111111111111"
	C_DCACHE_USE_FSL = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_BASEADDR = "10010000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10010011111111111111111111111111"
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_MB_VERSION = "00001011"
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_TARGET = "spartan3a"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 1
	C_USE_DIV = 1
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 2
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 1
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
    Set user-defined property "INIT =  881E" for instance <Use_SRL16.SRL16E_1> in unit <Debug>.
    Set user-defined property "INIT =  037E" for instance <Use_SRL16.SRL16E_2> in unit <Debug>.
    Set user-defined property "INIT =  FFFF" for instance <Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  93FF" for instance <Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  9000" for instance <Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  FFFF" for instance <Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  93FF" for instance <Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  9000" for instance <Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  1C00" for instance <Use_SRL16.SRL16E_3> in unit <Debug>.
    Set user-defined property "INIT =  0B00" for instance <Use_SRL16.SRL16E_4> in unit <Debug>.
WARNING:Xst:790 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" line 673: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <status_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" line 872: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data_read_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Stop_CPU_FDRSE> in unit <Debug>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Dbg_Inhibit_EX_FDRSE> in unit <Debug>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Stop_Instr_Fetch_FDRSE> in unit <Debug>.
INFO:Xst:2679 - Register <watchpoint_hit_hold> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<1>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<2>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<3>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<4>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<5>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<6>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<7>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<8>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<9>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<10>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<11>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<12>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<13>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<14>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pc_hit<15>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Debug> analyzed. Unit <Debug> generated.

Analyzing generic Entity <address_hit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_FIRST = true
	C_TARGET = "spartan3a"
	No_Bits = 32
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[7].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[6].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[5].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[4].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[3].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[2].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[1].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[0].SRLC16E_I> in unit <address_hit>.
Entity <address_hit> analyzed. Unit <address_hit> generated.

Analyzing generic Entity <ICache> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 15
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_CACHELINE_SIZE = 4
	C_CACHE_BYTE_SIZE = 2048
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 1
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "10010000000000000000000000000000"
	C_ICACHE_HIGHADDR = "10010011111111111111111111111111"
	C_OPB_WIDTH = 32
	C_TARGET = "spartan3a"
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache.vhd" line 833: Unconnected output port 'DATA_OUTB' of component 'RAM_Module'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache.vhd" line 877: Unconnected output port 'DATA_OUTB' of component 'RAM_Module'.
Entity <ICache> analyzed. Unit <ICache> generated.

Analyzing generic Entity <comparator> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_IS_FIRST = true
	C_SIZE = 16
	C_TARGET = "spartan3a"
Entity <comparator> analyzed. Unit <comparator> generated.

Analyzing generic Entity <RAM_Module.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_WIDTH = 7
	C_DATA_WIDTH = 20
	C_FORCE_BRAM = true
	C_TARGET = "spartan3a"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd" line 538: Instantiating black box module <RAMB16BWE>.
    Set user-defined property "DATA_WIDTH_A =  36" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "DATA_WIDTH_B =  36" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_A =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "INIT_B =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "SRVAL_A =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "SRVAL_B =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.1>.
Entity <RAM_Module.1> analyzed. Unit <RAM_Module.1> generated.

Analyzing generic Entity <RAM_Module.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_WIDTH = 9
	C_DATA_WIDTH = 32
	C_FORCE_BRAM = false
	C_TARGET = "spartan3a"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd" line 538: Instantiating black box module <RAMB16BWE>.
    Set user-defined property "DATA_WIDTH_A =  36" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "DATA_WIDTH_B =  36" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_A =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "INIT_B =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "SRVAL_A =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "SRVAL_B =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.2>.
Entity <RAM_Module.2> analyzed. Unit <RAM_Module.2> generated.

Analyzing generic Entity <DCache> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 15
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_CACHELINE_SIZE = 4
	C_CACHE_BYTE_SIZE = 2048
	C_DATA_SIZE = 32
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "10010000000000000000000000000000"
	C_DCACHE_HIGHADDR = "10010011111111111111111111111111"
	C_D_Ext = true
	C_OPB_WIDTH = 32
	C_TARGET = "spartan3a"
    Set user-defined property "KEEP =  true" for signal <address_written_no_conflict>.
    Set user-defined property "KEEP =  true" for signal <fsl_write_reg_slow>.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache.vhd" line 1063: Unconnected output port 'DATA_OUTB' of component 'RAM_Module'.
WARNING:Xst:753 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache.vhd" line 1140: Unconnected output port 'DATA_OUTB' of component 'RAM_Module'.
Entity <DCache> analyzed. Unit <DCache> generated.

Analyzing generic Entity <RAM_Module.3> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_WIDTH = 9
	C_DATA_WIDTH = 32
	C_FORCE_BRAM = true
	C_TARGET = "spartan3a"
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd" line 538: Instantiating black box module <RAMB16BWE>.
    Set user-defined property "DATA_WIDTH_A =  36" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "DATA_WIDTH_B =  36" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_A =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "INIT_B =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "SIM_COLLISION_CHECK =  NONE" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "SRVAL_A =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "SRVAL_B =  000000000" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <Using_B16_S36.Using_S36_Spartan3A.RAMB16BWE_I1> in unit <RAM_Module.3>.
Entity <RAM_Module.3> analyzed. Unit <RAM_Module.3> generated.

Analyzing generic Entity <instr_mux> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = true
	C_USE_ICACHE = true
	C_USE_I_EXT = true
	C_USE_I_LMB = true
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
Entity <instr_mux> analyzed. Unit <instr_mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <interrupt_mode_converter>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/interrupt_mode_converter.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <interrupt_mode_converter> synthesized.


Synthesizing Unit <DPLB_Interface>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dplb_interface.vhd".
WARNING:Xst:647 - Input <DPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Enable_BusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <active_access_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MEM_DPLB_Exception>.
    Found 32-bit register for signal <DPLB_M_ABus>.
    Found 1-bit register for signal <DPLB_M_request>.
    Found 1-bit register for signal <DPLB_M_RNW>.
    Found 1-bit register for signal <WB_DPLB_Data_Strobe>.
    Found 32-bit register for signal <WB_DPLB_Read_Data>.
    Found 1-bit register for signal <active_access>.
    Found 1-bit register for signal <active_access_d1>.
    Found 4-bit register for signal <dplb_m_be_i>.
    Found 32-bit register for signal <dplb_m_wrdbus_i>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred 107 D-type flip-flop(s).
Unit <DPLB_Interface> synthesized.


Synthesizing Unit <IPLB_Interface>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iplb_interface.vhd".
WARNING:Xst:647 - Input <IPLB_MRdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IPLB_Exception>.
    Found 1-bit register for signal <IPLB_M_request>.
    Found 32-bit register for signal <IPLB_Data>.
    Found 1-bit register for signal <ib_addr_strobe_d1>.
    Found 32-bit register for signal <instr_addr>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <IPLB_Interface> synthesized.


Synthesizing Unit <PVR>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pvr.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PVR_Select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PVR> synthesized.


Synthesizing Unit <FPU_DIV>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_div.vhd".
    Found 27-bit register for signal <MEM_Div_Res_4>.
    Found 1-bit register for signal <MEM_Div_Dec_Exp_4<0>>.
    Found 25-bit register for signal <mem_D>.
    Found 25-bit addsub for signal <mem_diff_cmb>.
    Found 3-bit register for signal <mem_div_delay>.
    Found 1-bit register for signal <mem_div_end<0>>.
    Found 1-bit register for signal <mem_div_iterate<0>>.
    Found 1-bit register for signal <mem_next_sub>.
    Found 25-bit register for signal <mem_Q>.
    Found 25-bit register for signal <mem_R>.
    Found 1-bit register for signal <mem_start_div<0>>.
    Summary:
	inferred 110 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FPU_DIV> synthesized.


Synthesizing Unit <find_first_bit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/find_first_bit.vhd".
Unit <find_first_bit> synthesized.


Synthesizing Unit <instr_mux>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd".
Unit <instr_mux> synthesized.


Synthesizing Unit <PreFetch_Buffer>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer.vhd".
WARNING:Xst:646 - Signal <buffer_Addr_Carry<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit xor2 for signal <buffer_Addr_Sum>.
Unit <PreFetch_Buffer> synthesized.


Synthesizing Unit <barrel_shift>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/barrel_shifter.vhd".
WARNING:Xst:647 - Input <Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <B>.
    Found 32-bit register for signal <C>.
    Found 32-bit 4-to-1 multiplexer for signal <C$mux0004>.
    Found 16-bit register for signal <void_bit16>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <barrel_shift> synthesized.


Synthesizing Unit <Div_unit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/div_unit.vhd".
WARNING:Xst:646 - Signal <Rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <New_Q_DI> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <New_Q_Carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Diff_Carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <D_Carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Div_By_Zero>.
    Found 1-bit register for signal <Div_Done>.
    Found 33-bit register for signal <D>.
    Found 32-bit xor2 for signal <D_Sel>.
    Found 33-bit xor3 for signal <Diff_Sel>.
    Found 1-bit register for signal <div_count>.
    Found 1-bit register for signal <next_sub>.
    Found 33-bit register for signal <Q>.
    Found 33-bit register for signal <R>.
    Found 1-bit register for signal <sign>.
    Found 1-bit xor2 for signal <sign$xor0000> created at line 531.
    Found 1-bit register for signal <Start_Div_1>.
    Found 1-bit register for signal <Start_Div_32>.
    Summary:
	inferred 106 D-type flip-flop(s).
	inferred  33 Xor(s).
Unit <Div_unit> synthesized.


Synthesizing Unit <mul_unit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd".
WARNING:Xst:647 - Input <EX_Mulhsu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_Mul_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulh_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_prod_BD_plus_AD_plus_BC<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_prod_BD<0:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AD_plus_BC_high> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul64_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul32_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_BD<0:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_BC<0:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_high_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_AD_plus_BC_I<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_AD<0:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulhu_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulh_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mul64_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_PipeRun_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_PipeRun_and_not_mul64_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_PipeRun_and_not_mul32_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit adder for signal <mem_prod_AD_plus_BC_I>.
    Found 17-bit adder for signal <mem_prod_BD_plus_AD_plus_BC>.
    Found 32-bit register for signal <wb_prod_BD>.
    Found 17-bit register for signal <wb_prod_BD_plus_AD_plus_BC>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <mul_unit> synthesized.


Synthesizing Unit <Zero_Detect>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect.vhd".
Unit <Zero_Detect> synthesized.


Synthesizing Unit <Register_File_Bit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_bit.vhd".
WARNING:Xst:647 - Input <Reg_Write<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Register_File_Bit> synthesized.


Synthesizing Unit <Operand_Select_Bit_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Store_PC_For_Intr_NoImm_S> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_1> synthesized.


Synthesizing Unit <Operand_Select_Bit_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_2> synthesized.


Synthesizing Unit <Operand_Select_Bit_3>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_3> synthesized.


Synthesizing Unit <Operand_Select_Bit_4>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_4> synthesized.


Synthesizing Unit <Operand_Select_Bit_5>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_5> synthesized.


Synthesizing Unit <Operand_Select_Bit_6>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_6> synthesized.


Synthesizing Unit <Operand_Select_Bit_7>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <take_Exception_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_7> synthesized.


Synthesizing Unit <Operand_Select_Bit_8>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <take_Exception_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_8> synthesized.


Synthesizing Unit <ALU_Bit_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_CMP_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_ALU_Sel_Logic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Enable_ALU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Unsigned_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALU_Bit_1> synthesized.


Synthesizing Unit <ALU_Bit_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_ALU_Sel_Logic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Enable_ALU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <maintain_sign_n$xor0000> created at line 220.
Unit <ALU_Bit_2> synthesized.


Synthesizing Unit <Shift_Logic_Bit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit> synthesized.


Synthesizing Unit <carry_equal>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_equal.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
Unit <carry_equal> synthesized.


Synthesizing Unit <FPU_ADDSUB>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_addsub.vhd".
    Found 32x48-bit ROM for signal <MEM_Exp_absAsubB_2_4_8$rom0000>.
    Found 1-bit register for signal <MEM_AddSub_Inc_Exp_4<0>>.
    Found 1-bit register for signal <mem_add_mant_3<0>>.
    Found 1-bit register for signal <mem_AddOrSub_3<0>>.
    Found 28-bit addsub for signal <mem_AddSub_Res_4_cmb>.
    Found 5-bit register for signal <mem_left_shift_4>.
    Found 27-bit shifter logical left for signal <mem_ls_mux1_5_cmb>.
    Found 27-bit 4-to-1 multiplexer for signal <mem_ls_mux2_5_cmb>.
    Found 24-bit register for signal <mem_MantA_3<8:31>>.
    Found 27-bit register for signal <mem_MantB_3>.
    Found 1-bit register for signal <mem_possible_zero_4<0>>.
    Found 27-bit register for signal <mem_res_4>.
    Found 26-bit 4-to-1 multiplexer for signal <mem_rot_mux1>.
    Found 26-bit 4-to-1 multiplexer for signal <mem_rot_mux2>.
    Found 26-bit 4-to-1 multiplexer for signal <mem_rot_mux3>.
    Summary:
	inferred   1 ROM(s).
	inferred  87 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred 105 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <FPU_ADDSUB> synthesized.


Synthesizing Unit <FPU_MUL>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_mul.vhd".
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mul_res_5_cmb_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_BD_2<0:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_BC_2<0:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_AD_2<0:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_AC_2<0:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit adder for signal <add2_temp1$add0000> created at line 858.
    Found 1-bit register for signal <mem_lower_sticky_4>.
    Found 16-bit register for signal <mem_prod_AC_3>.
    Found 16-bit register for signal <mem_prod_AC_4>.
    Found 24-bit register for signal <mem_prod_AD_3>.
    Found 24-bit register for signal <mem_prod_BC_3>.
    Found 32-bit register for signal <mem_prod_BD_3>.
    Found 26-bit register for signal <mem_prod_BD_BC_AD_4>.
    Found 26-bit adder for signal <mul_4_bd_bc_ad>.
    Found 17-bit adder for signal <mul_res_5_cmb_i>.
    Summary:
	inferred 139 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <FPU_MUL> synthesized.


Synthesizing Unit <fpu_sqrt>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_sqrt.vhd".
WARNING:Xst:647 - Input <EX_Op1<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sqrt_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <exponent_add_carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_start_sqrt_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addsub_res<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addsub_carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <MEM_Sqrt_Exp_4>.
    Found 1-bit register for signal <MEM_Sqrt_Done<0>>.
    Found 25-bit xor3 for signal <addsub_sel>.
    Found 25-bit register for signal <D_Reg>.
    Found 8-bit register for signal <exponent_res>.
    Found 26-bit register for signal <iterations>.
    Found 25-bit register for signal <Q_Reg>.
    Found 25-bit register for signal <R_Reg>.
    Found 1-bit xor2 for signal <R_Reg_23$xor0000>.
    Found 1-bit register for signal <subtract>.
    Summary:
	inferred 119 D-type flip-flop(s).
	inferred  25 Xor(s).
Unit <fpu_sqrt> synthesized.


Synthesizing Unit <fpu_conv>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_conv.vhd".
WARNING:Xst:646 - Signal <shift_1<1:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <int_res_alu_carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fconv_op1_abs_carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <int_special_res_3>.
    Found 32-bit register for signal <MEM_Int_Result_5>.
    Found 1-bit register for signal <MEM_Flt_Done<0>>.
    Found 1-bit register for signal <Mem_Int_Zero_3<0>>.
    Found 1-bit register for signal <MEM_Int_Done<0>>.
    Found 27-bit register for signal <MEM_Flt_Result_4>.
    Found 1-bit register for signal <Mem_Int_Inv_3<0>>.
    Found 8-bit register for signal <MEM_Flt_Exp_4>.
    Found 32-bit register for signal <fconv_op_1>.
    Found 32-bit register for signal <fconv_op_2<0:31>>.
    Found 1-bit register for signal <fconv_sign_1>.
    Found 1-bit register for signal <fconv_sign_2>.
    Found 1-bit register for signal <fconv_sign_3>.
    Found 8-bit register for signal <flt_exp_3>.
    Found 8-bit adder for signal <flt_exp_3$sub0000> created at line 461.
    Found 5-bit register for signal <flt_fsb_2>.
    Found 1-bit register for signal <flt_grs_3<2>>.
    Found 1-bit register for signal <flt_op_1<0>>.
    Found 1-bit register for signal <flt_op_2<0>>.
    Found 1-bit register for signal <flt_op_3<0>>.
    Found 1-bit register for signal <flt_op_4<0>>.
    Found 1-bit register for signal <int_op_1<0>>.
    Found 1-bit register for signal <int_op_2<0>>.
    Found 1-bit register for signal <int_op_3<0>>.
    Found 3-bit register for signal <int_special_res_1>.
    Found 3-bit register for signal <int_special_res_2>.
    Found 3-bit register for signal <int_special_res_3>.
    Found 1-bit register for signal <left_shifting<0>>.
    Found 1-bit register for signal <left_shifting_1<0>>.
    Found 8-bit comparator greatequal for signal <Mem_Int_Inv_3_0$cmp_ge0000> created at line 218.
    Found 32-bit 4-to-1 multiplexer for signal <mux2<0:31>>.
    Found 34-bit register for signal <mux3>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_0$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_1$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_10$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_11$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_12$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_13$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_14$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_15$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_16$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_17$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_18$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_19$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_2$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_20$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_21$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_22$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_23$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_24$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_25$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_3$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_4$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_5$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_6$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_7$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_8$mux0004>.
    Found 1-bit 4-to-1 multiplexer for signal <mux3_9$mux0004>.
    Found 5-bit register for signal <shift>.
    Found 5-bit subtractor for signal <shift$addsub0000> created at line 271.
    Found 5-bit adder for signal <shift$addsub0001> created at line 274.
    Found 5-bit comparator greatequal for signal <shift$cmp_ge0000> created at line 270.
    Found 5-bit register for signal <shift_1>.
    Found 9-bit subtractor for signal <temp_exp$sub0000> created at line 268.
    Found 8-bit adder for signal <temp_shift$sub0000> created at line 282.
    Summary:
	inferred 214 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <fpu_conv> synthesized.


Synthesizing Unit <carry_and>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_and.vhd".
Unit <carry_and> synthesized.


Synthesizing Unit <Result_Mux_Bit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit> synthesized.


Synthesizing Unit <MSR_Reg_Bit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit> synthesized.


Synthesizing Unit <PC_Bit_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_1> synthesized.


Synthesizing Unit <PC_Bit_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_2> synthesized.


Synthesizing Unit <Data_Read_Steering>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_read_steering.vhd".
Unit <Data_Read_Steering> synthesized.


Synthesizing Unit <mux4_8>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4_8.vhd".
Unit <mux4_8> synthesized.


Synthesizing Unit <address_hit>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/address_hit.vhd".
WARNING:Xst:646 - Signal <SRL16_MC15<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <address_hit> synthesized.


Synthesizing Unit <comparator>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/comparator.vhd".
    Found 1-bit xor2 for signal <carry_sel_0$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_0$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_1$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_1$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_2$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_2$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_3$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_3$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_4$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_4$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_5$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_5$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_6$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_6$xor0001>.
    Found 1-bit xor2 for signal <carry_sel_7$xor0000>.
    Found 1-bit xor2 for signal <carry_sel_7$xor0001>.
Unit <comparator> synthesized.


Synthesizing Unit <RAM_Module_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd".
WARNING:Xst:646 - Signal <data_outpb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_outpa_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_outb_i<20:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_outa_i<20:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addrb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addra_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <RAM_Module_1> synthesized.


Synthesizing Unit <RAM_Module_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd".
WARNING:Xst:646 - Signal <data_outpb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_outpa_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addrb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addra_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <RAM_Module_2> synthesized.


Synthesizing Unit <RAM_Module_3>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd".
WARNING:Xst:646 - Signal <data_outpb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_outpa_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addrb_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addra_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <RAM_Module_3> synthesized.


Synthesizing Unit <Decode>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode.vhd".
WARNING:Xst:647 - Input <Div_By_Zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <word_r1_r2_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <D_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_BusLock<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <word_r1_imm_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <halfword_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Put_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <write_load_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unalignment_exc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <take_Intr_Now_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <take_Intr_Now_EX<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quadlet_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opsel1_SPR_Select_II> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <instr_exception> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_valid<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <if_fsl_atomic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IExt_Exception_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_MSR_Load_FSL_C_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Div_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DExt_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <write_MSR_I<0>> equivalent to <mtsmsr_write_i<0>> has been removed
    Found 1-bit register for signal <Valid_Instr>.
    Found 1-bit register for signal <Left_Shift>.
    Found 1-bit register for signal <Interrupt_Taken>.
    Found 3-bit register for signal <FPU_Cond>.
    Found 1-bit register for signal <MSRclr_Instr<0>>.
    Found 32-bit register for signal <Instr_EX>.
    Found 1-bit register for signal <PCMP_Instr<0>>.
    Found 1-bit register for signal <Use_Store_Instr_Addr>.
    Found 3-bit register for signal <FPU_Op>.
    Found 1-bit register for signal <Sext8<0>>.
    Found 1-bit register for signal <Not_Barrel_Op>.
    Found 1-bit register for signal <Branch_Instr>.
    Found 1-bit register for signal <Arith_Shift>.
    Found 1-bit register for signal <Not_Div_Op>.
    Found 1-bit register for signal <Shift_Carry_In>.
    Found 1-bit register for signal <Sign_Extend<0>>.
    Found 1-bit register for signal <Compare_Instr>.
    Found 1-bit register for signal <Sext16<0>>.
    Found 2-bit register for signal <Shift_Oper>.
    Found 2-bit register for signal <Logic_Oper>.
    Found 1-bit register for signal <Select_Logic<0>>.
    Found 1-bit register for signal <Unsigned_Op>.
    Found 1-bit register for signal <Not_FPU_Op>.
    Found 2-bit register for signal <Result_Sel>.
    Found 1-bit register for signal <Blocked_Valid_Instr>.
    Found 1-bit register for signal <break_Pipe_i<0>>.
    Found 1-bit register for signal <byte_i<0>>.
    Found 1-bit register for signal <d_AS_I>.
    Found 1-bit register for signal <div_first<0>>.
    Found 1-bit register for signal <div_started>.
    Found 1-bit register for signal <doublet_i<0>>.
    Found 1-bit register for signal <doublet_Read_i<0>>.
    Found 1-bit register for signal <enable_Interrupts_I<0>>.
    Found 1-bit register for signal <EX_delayslot_Instr_I<0>>.
    Found 1-bit register for signal <ex_not_mul_op_i<0>>.
    Found 1-bit register for signal <ex_Valid<0>>.
    Found 1-bit register for signal <ex_Valid_1st_cycle<0>>.
    Found 1-bit register for signal <fpu_first<0>>.
    Found 1-bit register for signal <fpu_started>.
    Found 1-bit register for signal <iFetch_In_Progress<0>>.
    Found 1-bit register for signal <inHibit_EX<0>>.
    Found 1-bit register for signal <jump2_I<0>>.
    Found 1-bit register for signal <jump2_I_1<0>>.
    Found 1-bit register for signal <load_Store_i<0>>.
    Found 1-bit register for signal <Load_Store_Instr_Addr_Stored>.
    Found 1-bit register for signal <missed_IFetch<0>>.
    Found 1-bit register for signal <msrxxx_carry>.
    Found 1-bit xor2 for signal <msrxxx_carry$xor0000> created at line 2422.
    Found 1-bit register for signal <MSRxxx_Instr_i<0>>.
    Found 1-bit register for signal <msrxxx_write_carry>.
    Found 1-bit register for signal <mtsmsr_write_i<0>>.
    Found 1-bit register for signal <mul_Executing<0>>.
    Found 1-bit register for signal <mul_Executing_delayed>.
    Found 1-bit register for signal <mul_Executing_done>.
    Found 1-bit register for signal <mul_first<0>>.
    Found 1-bit register for signal <nonvalid_IFetch_n>.
    Found 1-bit register for signal <pvr_first<0>>.
    Found 1-bit register for signal <quadlet_Read_i<0>>.
    Found 1-bit register for signal <reset_BIP_I<0>>.
    Found 1-bit register for signal <select_ALU_Carry<0>>.
    Found 1-bit register for signal <set_BIP_I<0>>.
    Found 1-bit register for signal <Start_Div_i>.
    Found 1-bit register for signal <Start_FPU_i>.
    Found 1-bit register for signal <take_Break<0>>.
    Found 1-bit register for signal <take_Break_2nd_cycle<0>>.
    Found 1-bit register for signal <take_intr<0>>.
    Found 1-bit register for signal <take_intr_2nd_cycle<0>>.
    Found 1-bit register for signal <take_Intr_2nd_Phase<0>>.
    Found 1-bit register for signal <take_intr_Done<0>>.
    Found 1-bit register for signal <take_NM_Break<0>>.
    Found 1-bit register for signal <take_NM_Break_2nd_cycle<0>>.
    Found 1-bit register for signal <trace_valid_instr_part1>.
    Found 1-bit register for signal <using_Imm<0>>.
    Found 1-bit register for signal <wdc_first<0>>.
    Found 1-bit register for signal <wic_first<0>>.
    Found 5-bit register for signal <write_Addr_I>.
    Found 1-bit register for signal <write_Carry_I<0>>.
    Found 1-bit register for signal <Write_DCache_I<0>>.
    Found 1-bit register for signal <Write_DIV_result<0>>.
    Found 1-bit register for signal <Write_FPU_result<0>>.
    Found 1-bit register for signal <write_FSR_I<0>>.
    Found 1-bit register for signal <Write_ICache_I<0>>.
    Found 1-bit register for signal <write_Reg<0>>.
    Found 1-bit register for signal <writing<0>>.
    Summary:
	inferred 125 D-type flip-flop(s).
Unit <Decode> synthesized.


Synthesizing Unit <Byte_Doublet_Handle>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor3 for signal <Low_Addr<0>>.
    Found 1-bit xor2 for signal <Low_Addr<1>>.
    Summary:
	inferred   1 Xor(s).
Unit <Byte_Doublet_Handle> synthesized.


Synthesizing Unit <Debug>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd".
WARNING:Xst:647 - Input <Data_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Write_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Read_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tdo_config_word1<12:13>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <shift_datain<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_instr_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Instr_Insert_Reg_En_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MB_Halted>.
    Found 2-bit register for signal <command_reg>.
    Found 1-bit register for signal <Command_Reg_Rst>.
    Found 1-bit register for signal <continue_from_brk>.
    Found 1-bit register for signal <continue_from_brk_TClk>.
    Found 6-bit register for signal <control_reg>.
    Found 33-bit register for signal <data_rd_reg>.
    Found 33-bit register for signal <data_read_reg>.
    Found 1-bit register for signal <dbg_stop_i>.
    Found 1-bit register for signal <Debug_Ready_i>.
    Found 1-bit register for signal <delay_slot_instr_i>.
    Found 1-bit register for signal <fsl_stalled_1>.
    Found 1-bit register for signal <Full_32_bit>.
    Found 1-bit register for signal <Full_32_bit_1>.
    Found 1-bit register for signal <Instr_Insert_Reg_En_Clk>.
    Found 1-bit register for signal <memory_stalled_1>.
    Found 1-bit register for signal <New_Dbg_Instr2_CLK>.
    Found 1-bit register for signal <New_Dbg_Instr2_TCK>.
    Found 1-bit register for signal <New_Dbg_Instr_CLK>.
    Found 1-bit register for signal <New_Dbg_Instr_TCK>.
    Found 32-bit register for signal <New_Instr_Reg_TCK>.
    Found 1-bit register for signal <pc_hit<0>>.
    Found 16-bit register for signal <pc_hit_1>.
    Found 1-bit register for signal <prev>.
    Found 1-bit register for signal <prev0>.
    Found 2-bit register for signal <prev1>.
    Found 1-bit register for signal <prev_1>.
    Found 1-bit register for signal <prev_10>.
    Found 2-bit register for signal <prev_11>.
    Found 1-bit register for signal <read_pc>.
    Found 1-bit register for signal <read_register_MSR>.
    Found 1-bit register for signal <read_register_MSR_1>.
    Found 1-bit register for signal <read_register_PC>.
    Found 1-bit register for signal <read_register_PC_1>.
    Found 8-bit up counter for signal <shift_Count>.
    Found 31-bit register for signal <shift_datain<1:31>>.
    Found 2-bit down counter for signal <single_step_count>.
    Found 1-bit register for signal <single_Step_N>.
    Found 1-bit register for signal <single_Step_TClk>.
    Found 1-bit register for signal <Start_Dbg_Exec>.
    Found 1-bit register for signal <start_single_cmd>.
    Found 1-bit register for signal <start_single_step>.
    Found 23-bit register for signal <status_reg>.
    Found 1-bit register for signal <stop_Instr_Fetch_1>.
    Found 1-bit 16-to-1 multiplexer for signal <TDO_Config_Word>.
    Found 1-bit 33-to-1 multiplexer for signal <TDO_Data_Reg>.
    Found 1-bit 23-to-1 multiplexer for signal <TDO_Status_Reg>.
    Found 1-bit register for signal <Use_Imm_Reg_1<0>>.
    Found 1-bit register for signal <Want_to_Stop>.
    Summary:
	inferred   2 Counter(s).
	inferred 214 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Debug> synthesized.


Synthesizing Unit <ICache>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache.vhd".
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<0:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<28:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <xx_req_with_update> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <xx_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <xx_access_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <xx_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <null32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cache_hit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Update_Cache> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Sample_Lock> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Req_Addr<0:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Req_Addr<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <New_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <New_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ICache_Enabled_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Cache_Line_Locked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <new_tag_addr> equivalent to <new_data_addr1> has been removed
    Register <Valid_Req_XX> equivalent to <Valid_Req> has been removed
    Register <Valid_Req_1st_Cycle_XX> equivalent to <Valid_Req_1st_Cycle> has been removed
    Found 1-bit register for signal <Trace_Cache_Req>.
    Found 1-bit register for signal <ICache_Read_Idle<0>>.
    Found 1-bit register for signal <Trace_Cache_Hit>.
    Found 15-bit register for signal <Addr_Tag_Bits>.
    Found 2-bit up counter for signal <CacheLine_Cnt>.
    Found 2-bit up counter for signal <CacheLine_Cnt2>.
    Found 1-bit register for signal <ICACHE_FSL_OUT_Write_1>.
    Found 32-bit register for signal <Instr_Addr_1>.
    Found 32-bit register for signal <Last_Valid_Instr_Addr>.
    Found 7-bit register for signal <new_data_addr1>.
    Found 32-bit register for signal <Req_Addr>.
    Found 1-bit register for signal <Update_Idle_1>.
    Found 4-bit register for signal <Valid_Bits>.
    Found 1-bit register for signal <Valid_Req>.
    Found 1-bit register for signal <Valid_Req_1st_Cycle>.
    Summary:
	inferred   2 Counter(s).
	inferred 129 D-type flip-flop(s).
Unit <ICache> synthesized.


Synthesizing Unit <DCache>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache.vhd".
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Read_Strobe_No_Dbg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<0:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<28:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Write_Strobe_No_Dbg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <xx_req_with_update> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <xx_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <xx_access_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <xx_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_cachehit_be> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Use_Last_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Update_Cache> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Req_Addr<0:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Req_Addr<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Last_Valid_Data_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DReady_II> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CacheLine_Addr<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <valid_req_XX> equivalent to <Valid_Req> has been removed
    Register <Valid_Req_1st_Cycle_XX> equivalent to <Valid_Req_1st_Cycle> has been removed
    Found 1-bit register for signal <Trace_Cache_Req>.
    Found 1-bit register for signal <DCache_Read_Idle<0>>.
    Found 1-bit register for signal <Trace_Cache_Hit>.
    Found 1-bit register for signal <Address_Written>.
    Found 32-bit register for signal <CacheLine_Addr>.
    Found 2-bit up counter for signal <CacheLine_Cnt>.
    Found 2-bit up counter for signal <CacheLine_Cnt2>.
    Found 32-bit register for signal <Data_Addr_1>.
    Found 1-bit register for signal <DCache_Enabled_1>.
    Found 1-bit register for signal <DCACHE_FSL_OUT_Write_1>.
    Found 1-bit register for signal <FSL_Write_Hold>.
    Found 7-bit register for signal <new_tag_addr>.
    Found 1-bit register for signal <Non_Blocked_Write>.
    Found 1-bit register for signal <Read_Strobe_1>.
    Found 32-bit register for signal <Req_Addr>.
    Found 1-bit register for signal <Update_Idle_1>.
    Found 4-bit register for signal <valid_Bits>.
    Found 1-bit register for signal <valid_cache_hit>.
    Found 1-bit register for signal <Valid_Req>.
    Found 1-bit register for signal <Valid_Req_1st_Cycle>.
    Found 1-bit register for signal <Write_Cacheline_conflict>.
    Found 28-bit comparator not equal for signal <Write_Cacheline_conflict$cmp_ne0000> created at line 945.
    Found 1-bit register for signal <Write_Strobe_ii>.
    Summary:
	inferred   2 Counter(s).
	inferred 122 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DCache> synthesized.


Synthesizing Unit <Register_File>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Register_File> synthesized.


Synthesizing Unit <Operand_Select>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select.vhd".
WARNING:Xst:647 - Input <EAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <imm_Reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Operand_Select> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu.vhd".
WARNING:Xst:647 - Input <EX_Use_Carry<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <select_carry_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_subtract_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_Use_Carry_stdl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ALU> synthesized.


Synthesizing Unit <Shift_Logic_Module>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic.vhd".
Unit <Shift_Logic_Module> synthesized.


Synthesizing Unit <Result_Mux>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<17:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<25:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Result_Mux> synthesized.


Synthesizing Unit <MSR_Reg>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg.vhd".
WARNING:Xst:647 - Input <Op1<21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op2<21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <we_Bits<22:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_Bits<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_Bits<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<22:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<22:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values<29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<22:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MSR_Reg> synthesized.


Synthesizing Unit <PC_Module>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module.vhd".
WARNING:Xst:646 - Signal <Carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <PC_Module> synthesized.


Synthesizing Unit <carry_compare_const>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare_const.vhd".
Unit <carry_compare_const> synthesized.


Synthesizing Unit <carry_compare_1>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
Unit <carry_compare_1> synthesized.


Synthesizing Unit <carry_compare_2>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_10$xor0000>.
    Found 1-bit xor2 for signal <sel_10$xor0001>.
    Found 1-bit xor2 for signal <sel_11$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
    Found 1-bit xor2 for signal <sel_4$xor0000>.
    Found 1-bit xor2 for signal <sel_4$xor0001>.
    Found 1-bit xor2 for signal <sel_5$xor0000>.
    Found 1-bit xor2 for signal <sel_5$xor0001>.
    Found 1-bit xor2 for signal <sel_6$xor0000>.
    Found 1-bit xor2 for signal <sel_6$xor0001>.
    Found 1-bit xor2 for signal <sel_7$xor0000>.
    Found 1-bit xor2 for signal <sel_7$xor0001>.
    Found 1-bit xor2 for signal <sel_8$xor0000>.
    Found 1-bit xor2 for signal <sel_8$xor0001>.
    Found 1-bit xor2 for signal <sel_9$xor0000>.
    Found 1-bit xor2 for signal <sel_9$xor0001>.
Unit <carry_compare_2> synthesized.


Synthesizing Unit <FPU>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu.vhd".
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_fpu_excep_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_mant_res_5_cmb<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_fpu_excep_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_fpu_done_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_exp_res_6_cmb<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_not_fpu_instr_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_op_1<22:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Exp_absAsubB_2_cmb_i<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Exp_AsubB_2_cmb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addsub_carry<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <WB_FSR>.
    Found 32-bit register for signal <WB_FPU_Result>.
    Found 10-bit adder for signal <ex_Exp_absAsubB_2_cmb_i$addsub0000>.
    Found 10-bit subtractor for signal <ex_Exp_AsubB_2_i>.
    Found 23-bit comparator greater for signal <ex_Mant_BgtA_2_cmb<0>>.
    Found 1-bit register for signal <mem_absAgtB_2<0>>.
    Found 1-bit register for signal <mem_add_mant_2<0>>.
    Found 1-bit xor2 for signal <mem_add_mant_2_0$xor0000> created at line 1146.
    Found 1-bit register for signal <mem_add_op_2<0>>.
    Found 1-bit register for signal <mem_addsub_op_3<0>>.
    Found 1-bit register for signal <mem_addsub_op_4<0>>.
    Found 1-bit register for signal <mem_addsub_sel_2>.
    Found 1-bit register for signal <mem_addsub_zero_5<0>>.
    Found 3-bit register for signal <mem_cmp_cond_2>.
    Found 1-bit register for signal <mem_cmp_eq_2<0>>.
    Found 1-bit register for signal <mem_cmp_gt_2<0>>.
    Found 1-bit register for signal <mem_cmp_lt_2<0>>.
    Found 1-bit register for signal <mem_cmp_op_2<0>>.
    Found 1-bit register for signal <mem_cmp_un_2<0>>.
    Found 1-bit register for signal <mem_DeNormA_2<0>>.
    Found 1-bit register for signal <mem_DeNormB_2<0>>.
    Found 1-bit register for signal <mem_div_op_2<0>>.
    Found 1-bit register for signal <mem_div_op_3<0>>.
    Found 1-bit register for signal <mem_div_op_4<0>>.
    Found 8-bit register for signal <mem_Exp_absAsubB_2>.
    Found 10-bit register for signal <mem_Exp_Res_2>.
    Found 10-bit adder for signal <mem_Exp_Res_2$addsub0000> created at line 1122.
    Found 10-bit register for signal <mem_Exp_Res_3>.
    Found 10-bit register for signal <mem_Exp_Res_4>.
    Found 10-bit register for signal <mem_Exp_Res_5>.
    Found 10-bit subtractor for signal <mem_Exp_Res_5_cmb>.
    Found 10-bit adder for signal <mem_exp_res_6_cmb>.
    Found 1-bit register for signal <mem_float_operation_2<0>>.
    Found 1-bit register for signal <mem_flt_op_2<0>>.
    Found 1-bit register for signal <mem_flt_op_3<0>>.
    Found 1-bit register for signal <mem_flt_op_4<0>>.
    Found 1-bit register for signal <mem_fpu_cmp_done<0>>.
    Found 4-bit register for signal <mem_fpu_norm_delay>.
    Found 1-bit register for signal <mem_fpu_stall_i<0>>.
    Found 1-bit register for signal <mem_inc_exp_5<0>>.
    Found 1-bit register for signal <mem_InfA_2<0>>.
    Found 1-bit register for signal <mem_InfB_2<0>>.
    Found 1-bit register for signal <mem_int_op_2<0>>.
    Found 1-bit register for signal <mem_int_op_3<0>>.
    Found 1-bit register for signal <mem_int_op_4<0>>.
    Found 23-bit register for signal <mem_mant_res_5>.
    Found 27-bit 4-to-1 multiplexer for signal <mem_mant_res_5_cmb>.
    Found 1-bit register for signal <mem_mant_res_5_ones<0>>.
    Found 23-bit adder for signal <mem_mant_res_6_cmb>.
    Found 24-bit register for signal <mem_MantA_2>.
    Found 24-bit register for signal <mem_MantB_2>.
    Found 1-bit register for signal <mem_mts_fsr>.
    Found 1-bit register for signal <mem_mul_op_2<0>>.
    Found 1-bit register for signal <mem_mul_op_3<0>>.
    Found 1-bit register for signal <mem_mul_op_4<0>>.
    Found 1-bit register for signal <mem_NanA_2<0>>.
    Found 1-bit register for signal <mem_NanB_2<0>>.
    Found 1-bit register for signal <mem_Normal_Res_3<0>>.
    Found 1-bit register for signal <mem_Normal_Res_4<0>>.
    Found 1-bit register for signal <mem_Normal_Res_5<0>>.
    Found 5-bit register for signal <mem_op1>.
    Found 1-bit register for signal <mem_QNanA_2<0>>.
    Found 1-bit register for signal <mem_QNanB_2<0>>.
    Found 1-bit register for signal <mem_Res_Sign_2>.
    Found 1-bit xor2 for signal <mem_Res_Sign_2$xor0000> created at line 1171.
    Found 1-bit xor2 for signal <mem_Res_Sign_2$xor0001> created at line 1180.
    Found 1-bit register for signal <mem_Res_Sign_3>.
    Found 1-bit xor2 for signal <mem_Res_Sign_3$xor0000> created at line 1456.
    Found 1-bit register for signal <mem_Res_Sign_4>.
    Found 1-bit register for signal <mem_Res_Sign_5>.
    Found 8-bit register for signal <mem_Res_Type_3>.
    Found 1-bit xor2 for signal <mem_Res_Type_3$xor0000> created at line 1530.
    Found 8-bit register for signal <mem_Res_Type_4>.
    Found 8-bit register for signal <mem_Res_Type_5>.
    Found 1-bit register for signal <mem_round_up_5<0>>.
    Found 1-bit register for signal <mem_SignA_2>.
    Found 1-bit register for signal <mem_SignB_2>.
    Found 1-bit register for signal <mem_SNanA_2<0>>.
    Found 1-bit register for signal <mem_SNanB_2<0>>.
    Found 1-bit register for signal <mem_sqrt_op_2<0>>.
    Found 1-bit register for signal <mem_sqrt_op_3<0>>.
    Found 1-bit register for signal <mem_sqrt_op_4<0>>.
    Found 1-bit register for signal <mem_sub_op_2<0>>.
    Found 1-bit register for signal <mem_ZeroA_2<0>>.
    Found 1-bit register for signal <mem_ZeroB_2<0>>.
    Found 5-bit register for signal <wb_fsr_i>.
    Summary:
	inferred 253 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <FPU> synthesized.


Synthesizing Unit <Data_Flow>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd".
WARNING:Xst:646 - Signal <not_FPU_Op_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fpu_div_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WB_PVR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PCMP_Result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_not_Mul_Op_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <hold_fpu_excep<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Data_Flow> synthesized.


Synthesizing Unit <microblaze>.
    Related source file is "C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd".
WARNING:Xst:647 - Input <FSL1_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_ABus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <DM_RNW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL7_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_busLock> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DM_BE> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_BE> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <FSL12_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_RNW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL6_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_MGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_MGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_seqAddr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DOPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_request> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_busLock> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <IOPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_select> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_DBus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <DOPB_timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_select> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL10_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_ABus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_request> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DOPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_DBus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_seqAddr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <op2> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <intM_DBus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intM_ABus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_load_btr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_Enable_Sext_Shift> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Word_Access> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Unaligned_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SW_Instr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Not_MB_Get_Op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_EX_Result_Load<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_EDR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_EAR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IExt_Bus_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Dbg_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_S_Read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Exists> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_No> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_No> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FPU_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_delayslot_Instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_MSR_Load_FSL_C> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EX_Enable_ALU> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EX_ALU_Sel_Logic> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EDR> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <Div_Zero_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DExt_Bus_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Control_Reg_D> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Command_Reg_D> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Clr_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <Trace_Reg_Addr>.
    Found 32-bit register for signal <Trace_Data_Write_Value>.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 1-bit register for signal <Trace_Data_Access>.
    Found 32-bit register for signal <Trace_PC>.
    Found 5-bit register for signal <Trace_Exception_Kind>.
    Found 1-bit register for signal <Trace_Delay_Slot>.
    Found 1-bit register for signal <Trace_Jump_Taken>.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 4-bit register for signal <Trace_Data_Byte_Enable>.
    Found 32-bit register for signal <Trace_Instruction>.
    Found 11-bit register for signal <Trace_MSR_Reg<4:14>>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 1-bit register for signal <Trace_OF_PipeRun>.
    Found 1-bit register for signal <Trace_Exception_Taken>.
    Found 32-bit register for signal <Instr_Addr_Stored>.
    Found 32-bit register for signal <Instr_Addr_Stored_1>.
    Found 1-bit register for signal <mem_access>.
    Found 1-bit register for signal <reg_Write_dbg_S>.
    Found 1-bit register for signal <reset_temp>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <trace_reg_write_i>.
    Summary:
	inferred 229 D-type flip-flop(s).
Unit <microblaze> synthesized.


Synthesizing Unit <microblaze_0_wrapper>.
    Related source file is "C:/Git/herbert/Firmware/fpga/hdl/microblaze_0_wrapper.vhd".
Unit <microblaze_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <PVR_I> of the block <PVR> are unconnected in block <Data_Flow>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x48-bit ROM                                         : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 3
 10-bit subtractor                                     : 2
 17-bit adder                                          : 3
 23-bit adder                                          : 1
 25-bit adder                                          : 1
 25-bit addsub                                         : 1
 26-bit adder                                          : 1
 28-bit addsub                                         : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Counters                                             : 6
 2-bit down counter                                    : 1
 2-bit up counter                                      : 4
 8-bit up counter                                      : 1
# Registers                                            : 829
 1-bit register                                        : 749
 10-bit register                                       : 4
 15-bit register                                       : 1
 16-bit register                                       : 5
 17-bit register                                       : 1
 2-bit register                                        : 6
 23-bit register                                       : 1
 24-bit register                                       : 2
 25-bit register                                       : 5
 26-bit register                                       : 1
 27-bit register                                       : 2
 3-bit register                                        : 6
 32-bit register                                       : 22
 33-bit register                                       : 3
 4-bit register                                        : 2
 5-bit register                                        : 10
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 6
# Comparators                                          : 4
 23-bit comparator greater                             : 1
 28-bit comparator not equal                           : 1
 5-bit comparator greatequal                           : 1
 8-bit comparator greatequal                           : 1
# Multiplexers                                         : 68
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 23-to-1 multiplexer                             : 1
 1-bit 33-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 58
 26-bit 4-to-1 multiplexer                             : 3
 27-bit 4-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 1
 27-bit shifter logical left                           : 1
# Xors                                                 : 199
 1-bit xor2                                            : 140
 1-bit xor3                                            : 59

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s1400a.nph' in environment C:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.
WARNING:Xst:2677 - Node <wb_prod_BD_15> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_14> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_13> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_12> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_11> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_10> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_9> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_8> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_7> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_6> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_5> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_4> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_3> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_2> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_1> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_0> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_plus_AD_plus_BC_0> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <shift_1_4> of sequential type is unconnected in block <fpu_conv>.
WARNING:Xst:2677 - Node <shift_1_3> of sequential type is unconnected in block <fpu_conv>.
WARNING:Xst:2677 - Node <shift_1_2> of sequential type is unconnected in block <fpu_conv>.
WARNING:Xst:2677 - Node <shift_1_1> of sequential type is unconnected in block <fpu_conv>.
WARNING:Xst:2677 - Node <Req_Addr_31> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_30> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_5> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_4> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_3> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_2> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_1> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_0> of sequential type is unconnected in block <ICache>.
WARNING:Xst:2677 - Node <Req_Addr_31> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_30> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_27> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_26> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_25> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_24> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_23> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_22> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_21> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_20> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_19> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_18> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_17> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_16> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_15> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_14> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_13> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_12> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_11> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_10> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_9> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_8> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_7> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_6> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_5> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_4> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_3> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_2> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_1> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <Req_Addr_0> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <CacheLine_Addr_31> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <CacheLine_Addr_30> of sequential type is unconnected in block <DCache>.
WARNING:Xst:2677 - Node <mem_Exp_Res_5_2> of sequential type is unconnected in block <FPU>.
WARNING:Xst:2677 - Node <mem_Exp_Res_5_1> of sequential type is unconnected in block <FPU>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x48-bit ROM                                         : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 1
 10-bit subtractor                                     : 2
 16-bit adder                                          : 2
 17-bit adder                                          : 1
 23-bit adder                                          : 1
 25-bit adder                                          : 1
 25-bit addsub                                         : 1
 26-bit adder                                          : 1
 28-bit addsub                                         : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 8-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Counters                                             : 6
 2-bit down counter                                    : 1
 2-bit up counter                                      : 4
 8-bit up counter                                      : 1
# Registers                                            : 2290
 Flip-Flops                                            : 2290
# Comparators                                          : 4
 23-bit comparator greater                             : 1
 28-bit comparator not equal                           : 1
 5-bit comparator greatequal                           : 1
 8-bit comparator greatequal                           : 1
# Multiplexers                                         : 68
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 23-to-1 multiplexer                             : 1
 1-bit 33-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 58
 26-bit 4-to-1 multiplexer                             : 3
 27-bit 4-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 1
 27-bit shifter logical left                           : 1
# Xors                                                 : 199
 1-bit xor2                                            : 140
 1-bit xor3                                            : 59

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch mem_D_8 hinder the constant cleaning in the block FPU_DIV.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <mem_D_7> has a constant value of 0 in block <FPU_DIV>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <D_0> has a constant value of 0 in block <Div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pvr_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pc_hit_1_1> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_2> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_3> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_4> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_5> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_6> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_7> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_8> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_9> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_10> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_11> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_12> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_13> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_14> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_hit_1_15> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fsl_stalled_1> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_9> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_8> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_7> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_6> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_5> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_4> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_15> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_3> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_14> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_2> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_13> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_1> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_12> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_11> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_10> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_21> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_Res_Type_3_3> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_Res_Type_3_4> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_Res_Type_4_4> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_Res_Type_4_3> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <void_bit16_15> in Unit <barrel_shift> is equivalent to the following 15 FFs/Latches, which will be removed : <void_bit16_14> <void_bit16_13> <void_bit16_12> <void_bit16_11> <void_bit16_10> <void_bit16_9> <void_bit16_8> <void_bit16_7> <void_bit16_6> <void_bit16_5> <void_bit16_4> <void_bit16_3> <void_bit16_2> <void_bit16_1> <void_bit16_0> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_26> in Unit <Decode> is equivalent to the following 2 FFs/Latches, which will be removed : <Shift_Oper_1> <FPU_Cond_1> 
INFO:Xst:2261 - The FF/Latch <Left_Shift> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <Instr_EX_21> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_25> in Unit <Decode> is equivalent to the following 2 FFs/Latches, which will be removed : <Shift_Oper_0> <FPU_Cond_0> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_24> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Op_2> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_5> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <Logic_Oper_1> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_23> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Op_1> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_4> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <Logic_Oper_0> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_27> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <FPU_Cond_2> 
INFO:Xst:2261 - The FF/Latch <Instr_EX_22> in Unit <Decode> is equivalent to the following 2 FFs/Latches, which will be removed : <Arith_Shift> <FPU_Op_0> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_31> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_31> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_30> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_30> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_29> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_29> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_28> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_28> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_27> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_27> 
INFO:Xst:1901 - Instance Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD in unit mul_unit of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD in unit mul_unit of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC in unit mul_unit of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Using_MULT18.Using_Hard_Mult18x18s.Mul_1_1 in unit FPU_MUL of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Using_MULT18.Using_Hard_Mult18x18s.Mul_1_2 in unit FPU_MUL of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Using_MULT18.Using_Hard_Mult18x18s.Mul_1_3 in unit FPU_MUL of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Using_MULT18.Using_Hard_Mult18x18s.Mul_1_4 in unit FPU_MUL of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:2261 - The FF/Latch <flt_exp_3_3> in Unit <fpu_conv> is equivalent to the following FF/Latch, which will be removed : <flt_exp_3_2> 
INFO:Xst:2261 - The FF/Latch <MEM_Flt_Exp_4_3> in Unit <fpu_conv> is equivalent to the following FF/Latch, which will be removed : <MEM_Flt_Exp_4_2> 

Optimizing unit <microblaze_0_wrapper> ...

Optimizing unit <DPLB_Interface> ...

Optimizing unit <IPLB_Interface> ...

Optimizing unit <FPU_DIV> ...

Optimizing unit <instr_mux> ...

Optimizing unit <PreFetch_Buffer> ...

Optimizing unit <barrel_shift> ...

Optimizing unit <Div_unit> ...

Optimizing unit <mul_unit> ...

Optimizing unit <FPU_ADDSUB> ...

Optimizing unit <FPU_MUL> ...

Optimizing unit <fpu_sqrt> ...

Optimizing unit <fpu_conv> ...

Optimizing unit <Data_Read_Steering> ...

Optimizing unit <mux4_8> ...

Optimizing unit <address_hit> ...

Optimizing unit <Decode> ...

Optimizing unit <Byte_Doublet_Handle> ...

Optimizing unit <Debug> ...

Optimizing unit <ICache> ...

Optimizing unit <DCache> ...

Optimizing unit <Register_File> ...

Optimizing unit <Operand_Select> ...

Optimizing unit <ALU> ...

Optimizing unit <Shift_Logic_Module> ...

Optimizing unit <Result_Mux> ...

Optimizing unit <MSR_Reg> ...

Optimizing unit <PC_Module> ...

Optimizing unit <carry_compare_2> ...

Optimizing unit <FPU> ...

Optimizing unit <Data_Flow> ...

Optimizing unit <microblaze> ...
WARNING:Xst:1293 - FF/Latch <microblaze_0/Area.Data_Flow_I/hold_fpu_excep_0> has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_Exception_Kind_0> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_14> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_10> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_6> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_5> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_4> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Flt_Result_4_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_fpu_stall_i_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Implement_Debug_Logic.Debug_I/read_pc> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Implement_Debug_Logic.Debug_I/control_reg_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Implement_Debug_Logic.Debug_I/control_reg_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Decode_I/Interrupt_Taken> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Decode_I/EX_delayslot_Instr_I_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Decode_I/Branch_Instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/MEM_DPLB_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Data_Strobe> of sequential type is unconnected in block <microblaze_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_26> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_26> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_5> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_5> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_15> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_15> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_20> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_20> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_0> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_0> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_29> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_29> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_8> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_8> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_10> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_10> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_24> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_24> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_19> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_19> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_3> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_3> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_13> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_13> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_27> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_27> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_6> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_6> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_16> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_16> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_21> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_21> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_1> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_1> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_0> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_0> <microblaze_0/Instr_Addr_Stored_0> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_1> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_1> <microblaze_0/Instr_Addr_Stored_110> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_2> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_2> <microblaze_0/Instr_Addr_Stored_2> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_3> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_3> <microblaze_0/Instr_Addr_Stored_3> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_4> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_4> <microblaze_0/Instr_Addr_Stored_4> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_5> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_5> <microblaze_0/Instr_Addr_Stored_5> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_6> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_6> <microblaze_0/Instr_Addr_Stored_6> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_7> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_7> <microblaze_0/Instr_Addr_Stored_7> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_8> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_8> <microblaze_0/Instr_Addr_Stored_8> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_9> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_9> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_9> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_9> <microblaze_0/Instr_Addr_Stored_9> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_11> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_11> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_25> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_25> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_4> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_4> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Trace_Exception_Kind_1> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Trace_Exception_Taken> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_14> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_14> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_10> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_10> <microblaze_0/Instr_Addr_Stored_10> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_11> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_11> <microblaze_0/Instr_Addr_Stored_11> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_12> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_12> <microblaze_0/Instr_Addr_Stored_12> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_13> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_13> <microblaze_0/Instr_Addr_Stored_13> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_14> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_14> <microblaze_0/Instr_Addr_Stored_14> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_20> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_20> <microblaze_0/Instr_Addr_Stored_20> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_15> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_15> <microblaze_0/Instr_Addr_Stored_15> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_16> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_16> <microblaze_0/Instr_Addr_Stored_16> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_21> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_21> <microblaze_0/Instr_Addr_Stored_21> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_17> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_17> <microblaze_0/Instr_Addr_Stored_17> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_22> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_22> <microblaze_0/Instr_Addr_Stored_22> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_28> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_28> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_23> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_23> <microblaze_0/Instr_Addr_Stored_23> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_18> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_18> <microblaze_0/Instr_Addr_Stored_18> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_19> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_19> <microblaze_0/Instr_Addr_Stored_19> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_24> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_24> <microblaze_0/Instr_Addr_Stored_24> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_25> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_25> <microblaze_0/Instr_Addr_Stored_25> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_30> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_30> <microblaze_0/Instr_Addr_Stored_30> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_26> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_26> <microblaze_0/Instr_Addr_Stored_26> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_31> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_31> <microblaze_0/Instr_Addr_Stored_31> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_27> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_27> <microblaze_0/Instr_Addr_Stored_27> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_28> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_28> <microblaze_0/Instr_Addr_Stored_28> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_ICache.ICache_I1/Last_Valid_Instr_Addr_29> in Unit <microblaze_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_29> <microblaze_0/Instr_Addr_Stored_29> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_7> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_7> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_22> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_22> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_17> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_17> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_23> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_23> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_18> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_18> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Read_Strobe_1> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_RNW> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_2> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_2> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_DCache.DCache_I1/Data_Addr_1_12> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/DPLB_M_ABus_12> 
FlipFlop microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_absAgtB_2_0 has been replicated 2 time(s)
FlipFlop microblaze_0/Area.Decode_I/ex_Valid_0 has been replicated 1 time(s)
FlipFlop microblaze_0/sync_reset has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <microblaze_0_wrapper> :
	Found 26-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/iterations_0>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_2>.
	Found 3-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_fpu_norm_delay_3>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_sqrt_op_4_0>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_mul_op_4_0>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_flt_op_4_0>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_div_op_4_0>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_addsub_op_4_0>.
Unit <microblaze_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2081
 Flip-Flops                                            : 2081
# Shift Registers                                      : 8
 2-bit shift register                                  : 6
 26-bit shift register                                 : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/microblaze_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 2432

Cell Usage :
# BELS                             : 4723
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 46
#      LUT2                        : 312
#      LUT2_D                      : 9
#      LUT2_L                      : 5
#      LUT3                        : 1387
#      LUT3_D                      : 95
#      LUT3_L                      : 34
#      LUT4                        : 1146
#      LUT4_D                      : 28
#      LUT4_L                      : 98
#      MULT_AND                    : 51
#      MUXCY                       : 242
#      MUXCY_L                     : 373
#      MUXF5                       : 394
#      MUXF6                       : 5
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 464
# FlipFlops/Latches                : 2089
#      FD                          : 292
#      FDCE                        : 5
#      FDE                         : 375
#      FDR                         : 879
#      FDRE                        : 381
#      FDRS                        : 60
#      FDRSE                       : 45
#      FDS                         : 10
#      FDSE                        : 42
# RAMS                             : 132
#      RAM16X1D                    : 128
#      RAMB16BWE                   : 4
# Shift Registers                  : 95
#      SRL16                       : 7
#      SRL16E                      : 79
#      SRLC16E                     : 9
# MULTs                            : 7
#      MULT18X18SIO                : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1400afg676-4 

 Number of Slices:                     1920  out of  11264    17%  
 Number of Slice Flip Flops:           2089  out of  22528     9%  
 Number of 4 input LUTs:               3540  out of  22528    15%  
    Number used as logic:              3189
    Number used as Shift registers:      95
    Number used as RAMs:                256
 Number of IOs:                        2432
 Number of bonded IOBs:                   0  out of    502     0%  
 Number of BRAMs:                         4  out of     32    12%  
 Number of MULT18X18SIOs:                 7  out of     32    21%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                      | Load  |
-----------------------------------+----------------------------------------------------------------------------+-------+
DCACHE_FSL_OUT_CLK                 | NONE(microblaze_0/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_0)| 2179  |
DBG_CLK                            | NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_I/memory_stalled_1)     | 136   |
DBG_UPDATE                         | NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_I/command_reg_1)        | 8     |
-----------------------------------+----------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
Control Signal                                                                                                                        | Buffer(FF name)                                                             | Load  |
--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+
microblaze_0/Area.Implement_Debug_Logic.Debug_I/Command_Reg_Rst(microblaze_0/Area.Implement_Debug_Logic.Debug_I/Command_Reg_Rst:Q)    | NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_I/command_reg_0)         | 2     |
microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk(microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk:Q)| NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk_TClk)| 1     |
microblaze_0/Area.Implement_Debug_Logic.Debug_I/start_single_step(microblaze_0/Area.Implement_Debug_Logic.Debug_I/start_single_step:Q)| NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_I/single_Step_TClk)      | 1     |
microblaze_0/sync_reset_1(microblaze_0/sync_reset_1:Q)                                                                                | NONE(microblaze_0/Area.Decode_I/jump2_I_0)                                  | 1     |
--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.869ns (Maximum Frequency: 92.002MHz)
   Minimum input arrival time before clock: 6.754ns
   Maximum output required time after clock: 9.652ns
   Maximum combinational path delay: 3.281ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCACHE_FSL_OUT_CLK'
  Clock period: 10.869ns (frequency: 92.002MHz)
  Total number of paths / destination ports: 235200 / 6048
-------------------------------------------------------------------------
Delay:               10.869ns (Levels of Logic = 21)
  Source:            microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/mem_prod_AC_4_35 (FF)
  Destination:       microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Normal_Res_5_0 (FF)
  Source Clock:      DCACHE_FSL_OUT_CLK rising
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/mem_prod_AC_4_35 to microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Normal_Res_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.563  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/mem_prod_AC_4_35 (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/mem_prod_AC_4_35)
     LUT2:I0->O            1   0.648   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_lut<0> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_lut<0>)
     MUXCY:S->O            1   0.632   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<0> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<1> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<2> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<3> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<4> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<5> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<6> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<7> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<8> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<9> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<10> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<11> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<12> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<13> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<13>)
     MUXCY:CI->O           0   0.065   0.000  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<14> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_cy<14>)
     XORCY:CI->O          26   0.844   1.292  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_MUL_I/Madd_mul_res_5_cmb_i_Madd_xor<15> (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_mul_inc_exp_5_cmb)
     LUT3:I2->O            2   0.648   0.527  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_inc_exp_5_cmb_0_mux00001 (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_inc_exp_5_cmb)
     LUT4:I1->O            1   0.643   0.452  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_3_and000041_SW0 (N474)
     LUT4:I2->O            3   0.648   0.534  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_3_and000041 (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_3_and0000)
     LUT4:I3->O            1   0.648   0.420  microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Normal_Res_5_0_or00001 (microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Normal_Res_5_0_or0000)
     FDR:R                     0.869          microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Normal_Res_5_0
    ----------------------------------------
    Total                     10.869ns (7.081ns logic, 3.788ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DBG_CLK'
  Clock period: 4.873ns (frequency: 205.212MHz)
  Total number of paths / destination ports: 193 / 161
-------------------------------------------------------------------------
Delay:               4.873ns (Levels of Logic = 2)
  Source:            microblaze_0/Area.Implement_Debug_Logic.Debug_I/shift_Count_2 (FF)
  Destination:       microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK (FF)
  Source Clock:      DBG_CLK rising
  Destination Clock: DBG_CLK rising

  Data Path: microblaze_0/Area.Implement_Debug_Logic.Debug_I/shift_Count_2 to microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.591   1.245  microblaze_0/Area.Implement_Debug_Logic.Debug_I/shift_Count_2 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/shift_Count_2)
     LUT3:I0->O            1   0.648   0.452  microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK_or0000_SW0 (N36)
     LUT4:I2->O            1   0.648   0.420  microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK_or0000 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.869          microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.873ns (2.756ns logic, 2.117ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 4199 / 1315
-------------------------------------------------------------------------
Offset:              6.754ns (Levels of Logic = 7)
  Source:            DCACHE_FSL_OUT_FULL (PAD)
  Destination:       microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF (FF)
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: DCACHE_FSL_OUT_FULL to microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[0].Operand_Select_Bit_I/Op1_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I1->O            0   0.643   0.000  microblaze_0/Area.Using_DCache.DCache_I1/Write_Done1 (microblaze_0/Area.Using_DCache.DCache_I1/Write_Done)
     MUXCY_L:DI->LO        1   0.787   0.000  microblaze_0/Area.Using_DCache.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY (microblaze_0/Area.Using_DCache.DCache_I1/cache_hit)
     MUXCY_L:CI->LO        9   0.065   0.963  microblaze_0/Area.Using_DCache.DCache_I1/Using_FPGA_FSL_2.DReady_MUXCY (microblaze_0/complete_dready)
     LUT4:I0->O            2   0.648   0.450  microblaze_0/Area.Decode_I/write_Reg_I_LUT (microblaze_0/Area.Decode_I/write_Reg_I_S)
     LUT4:I3->O           32   0.648   1.294  microblaze_0/Area.Decode_I/Using_FPGA.Res_Forward1_LUT4 (microblaze_0/res_Forward1)
     LUT3:I2->O            2   0.648   0.000  microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Mux2_1 (microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_Reg)
     MUXF5:I0->O           1   0.276   0.000  microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_MUXF5 (microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_I)
     FDE:D                     0.252          microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF
    ----------------------------------------
    Total                      6.754ns (4.047ns logic, 2.707ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_CLK'
  Total number of paths / destination ports: 96 / 60
-------------------------------------------------------------------------
Offset:              5.477ns (Levels of Logic = 4)
  Source:            DBG_REG_EN<1> (PAD)
  Destination:       microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK (FF)
  Destination Clock: DBG_CLK rising

  Data Path: DBG_REG_EN<1> to microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            2   0.648   0.527  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Command_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/N6)
     LUT3:I1->O            2   0.643   0.479  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Instr_Insert_Reg_En_cmp_eq00001 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.648   0.452  microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK_or0000_SW0 (N36)
     LUT4:I2->O            1   0.648   0.420  microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK_or0000 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.869          microblaze_0/Area.Implement_Debug_Logic.Debug_I/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.477ns (3.599ns logic, 1.878ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_UPDATE'
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Offset:              2.899ns (Levels of Logic = 2)
  Source:            DBG_REG_EN<3> (PAD)
  Destination:       microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk_TClk (FF)
  Destination Clock: DBG_UPDATE rising

  Data Path: DBG_REG_EN<3> to microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            2   0.648   0.479  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Control_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/N7)
     LUT3:I2->O            6   0.648   0.669  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Control_Reg_En_cmp_eq00002 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/Control_Reg_En)
     FDCE:CE                   0.312          microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk_TClk
    ----------------------------------------
    Total                      2.899ns (1.751ns logic, 1.148ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 11397 / 505
-------------------------------------------------------------------------
Offset:              8.262ns (Levels of Logic = 33)
  Source:            microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       INSTR_ADDR<0> (PAD)
  Source Clock:      DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to INSTR_ADDR<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             67   0.591   1.305  microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (microblaze_0/buffer_Addr<1>)
     LUT3:I2->O            1   0.648   0.563  microblaze_0/Area.Decode_I/PC_Incr_0_and00001 (microblaze_0/pc_Incr)
     LUT4:I0->O            1   0.648   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I (microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/xor_Sum)
     MUXCY_L:S->LO         1   0.632   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<29>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[28].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<28>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<27>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[26].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<26>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<25>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[24].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<24>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<23>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[22].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<22>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<21>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[20].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<20>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<19>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[18].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<18>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[17].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<17>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[16].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<16>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[15].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<15>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[14].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<14>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[13].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<13>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[12].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<12>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[11].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<11>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[10].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<10>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[9].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<9>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[8].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<8>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[7].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<7>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[6].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<6>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[5].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<5>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[4].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<4>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[3].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<3>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[2].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<2>)
     MUXCY_L:CI->LO        1   0.065   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[1].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<1>)
     XORCY:CI->O           1   0.844   0.563  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/XOR_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/pc_Sum)
     LUT4:I0->O            4   0.648   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/NewPC_Mux (INSTR_ADDR<0>)
    ----------------------------------------
    Total                      8.262ns (5.831ns logic, 2.431ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DBG_CLK'
  Total number of paths / destination ports: 109 / 1
-------------------------------------------------------------------------
Offset:              9.652ns (Levels of Logic = 7)
  Source:            microblaze_0/Area.Implement_Debug_Logic.Debug_I/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       DBG_TDO (PAD)
  Source Clock:      DBG_CLK rising

  Data Path: microblaze_0/Area.Implement_Debug_Logic.Debug_I/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to DBG_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.529   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Area.Implement_Debug_Logic.Debug_I/tdo_config_word1<8>)
     LUT3:I1->O            1   0.643   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_11 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_11)
     MUXF5:I0->O           1   0.276   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.643   0.423  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO24_SW0 (N702)
     LUT4:I3->O            1   0.648   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71_G (N801)
     MUXF5:I1->O           1   0.276   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71)
     LUT4:I1->O            1   0.643   0.423  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO112_SW0 (N704)
     LUT4:I3->O            0   0.648   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO112 (DBG_TDO)
    ----------------------------------------
    Total                      9.652ns (7.306ns logic, 2.346ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Delay:               3.281ns (Levels of Logic = 4)
  Source:            DBG_REG_EN<2> (PAD)
  Destination:       DBG_TDO (PAD)

  Data Path: DBG_REG_EN<2> to DBG_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.648   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71_F (N800)
     MUXF5:I0->O           1   0.276   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71)
     LUT4:I1->O            1   0.643   0.423  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO112_SW0 (N704)
     LUT4:I3->O            0   0.648   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO112 (DBG_TDO)
    ----------------------------------------
    Total                      3.281ns (2.358ns logic, 0.923ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 44.54 secs
 
--> 

Total memory usage is 325036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  583 (   0 filtered)
Number of infos    :  120 (   0 filtered)

