

================================================================
== Vitis HLS Report for 'radix2_bfly'
================================================================
* Date:           Wed Jun 25 09:29:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt4_just_pipe_all (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|     94|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     12|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|     285|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     285|    138|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_14s_28_1_1_U37  |mul_16s_14s_28_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_14s_28_1_1_U38  |mul_16s_14s_28_1_1  |        0|   1|  0|   6|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  12|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_14s_28s_28_4_1_U40  |mac_muladd_16s_14s_28s_28_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_14s_28s_28_4_1_U39  |mac_mulsub_16s_14s_28s_28_4_1  |  i0 - i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_104_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln46_fu_108_p2  |         +|   0|  0|  23|          16|          16|
    |sub_ln47_fu_113_p2  |         -|   0|  0|  23|          16|          16|
    |sub_ln48_fu_117_p2  |         -|   0|  0|  23|          16|          16|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  94|          65|          66|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  32|          7|    3|          7|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |a_imag_read_1_reg_187                |  16|   0|   16|          0|
    |a_imag_read_1_reg_187_pp0_iter1_reg  |  16|   0|   16|          0|
    |a_real_read_1_reg_193                |  16|   0|   16|          0|
    |a_real_read_1_reg_193_pp0_iter1_reg  |  16|   0|   16|          0|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_port_reg_a_imag_read              |  16|   0|   16|          0|
    |ap_port_reg_a_real_read              |  16|   0|   16|          0|
    |mul_ln10_reg_182                     |  28|   0|   28|          0|
    |mul_ln11_1_reg_199                   |  28|   0|   28|          0|
    |r_real_reg_204                       |  16|   0|   16|          0|
    |sext_ln10_1_reg_165                  |  28|   0|   28|          0|
    |sext_ln10_2_reg_170                  |  28|   0|   28|          0|
    |sext_ln10_3_reg_176                  |  28|   0|   28|          0|
    |sext_ln10_reg_160                    |  28|   0|   28|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 285|   0|  285|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|   radix2_bfly|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|   radix2_bfly|  return value|
|a_real_read  |   in|   16|     ap_none|   a_real_read|        scalar|
|a_imag_read  |   in|   16|     ap_none|   a_imag_read|        scalar|
|b_real_read  |   in|   16|     ap_none|   b_real_read|        scalar|
|b_imag_read  |   in|   16|     ap_none|   b_imag_read|        scalar|
|w_real_val   |   in|   14|     ap_none|    w_real_val|        scalar|
|w_imag_val   |   in|   14|     ap_none|    w_imag_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

