<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14016' type='14001'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='21372'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='35826'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='963' macro='1' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='1211'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='13906' u='r' c='_ZN12_GLOBAL__N_111X86FastISel36fastEmit_X86ISD_UNPCKH_MVT_v16i16_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='236839' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='236839' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2813'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5015' c='_ZL17hasUndefRegUpdatejjb'/>
