Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top_1
Version: Q-2019.12-SP5-5
Date   : Sun May 12 21:44:47 2024
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: DFF_B_tri_enable_reg[14]/CLK
              (internal path startpoint clocked by clk)
  Endpoint: DFF_Result_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top_1              8000                  saed32rvt_ff1p16v125c
  FA_1bit_50         ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_13        ForQA                 saed32rvt_ff1p16v125c
  RCA_32bit_0        8000                  saed32rvt_ff1p16v125c
  RCA_4bit_12        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_45         ForQA                 saed32rvt_ff1p16v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  DFF_B_tri_enable_reg[14]/CLK (DFFASX1_RVT)              0.00       0.00 r
  DFF_B_tri_enable_reg[14]/QN (DFFASX1_RVT)               0.05       0.05 f
  DFF_B_tri[14]/Y (TNBUFFX1_RVT)                          0.02       0.08 f
  module_A/B[14] (RCA_32bit_0)                            0.00       0.08 f
  module_A/RCA011/B[2] (RCA_4bit_13)                      0.00       0.08 f
  module_A/RCA011/FA10/B (FA_1bit_50)                     0.00       0.08 f
  module_A/RCA011/FA10/U2/Y (AND2X1_RVT)                  0.47       0.55 f
  module_A/RCA011/FA10/U11/Y (OA22X1_RVT)                 0.11       0.66 f
  module_A/RCA011/FA10/Cout (FA_1bit_50)                  0.00       0.66 f
  module_A/RCA011/U1/Y (IBUFFX2_RVT)                      0.08       0.74 r
  module_A/RCA011/U4/Y (IBUFFX4_RVT)                     -0.09       0.65 f
  module_A/RCA011/FA11/Cin (FA_1bit_49)                   0.00       0.65 f
  module_A/RCA011/FA11/U7/Y (OA22X1_RVT)                  0.03       0.68 f
  module_A/RCA011/FA11/Cout (FA_1bit_49)                  0.00       0.68 f
  module_A/RCA011/Cout (RCA_4bit_13)                      0.00       0.68 f
  module_A/RCA100/Cin (RCA_4bit_12)                       0.00       0.68 f
  module_A/RCA100/HA00/Cin (FA_1bit_48)                   0.00       0.68 f
  module_A/RCA100/HA00/U3/Y (OA22X1_RVT)                  0.06       0.73 f
  module_A/RCA100/HA00/Cout (FA_1bit_48)                  0.00       0.73 f
  module_A/RCA100/FA01/Cin (FA_1bit_47)                   0.00       0.73 f
  module_A/RCA100/FA01/U2/Y (OA22X1_RVT)                  0.04       0.77 f
  module_A/RCA100/FA01/Cout (FA_1bit_47)                  0.00       0.77 f
  module_A/RCA100/FA10/Cin (FA_1bit_46)                   0.00       0.77 f
  module_A/RCA100/FA10/U1/Y (OA22X1_RVT)                  0.06       0.83 f
  module_A/RCA100/FA10/Cout (FA_1bit_46)                  0.00       0.83 f
  module_A/RCA100/FA11/Cin (FA_1bit_45)                   0.00       0.83 f
  module_A/RCA100/FA11/U1/Y (INVX4_RVT)                   0.01       0.84 r
  module_A/RCA100/FA11/U2/Y (INVX1_RVT)                   0.01       0.85 f
  module_A/RCA100/FA11/U5/Y (XOR2X1_RVT)                  0.04       0.89 r
  module_A/RCA100/FA11/C (FA_1bit_45)                     0.00       0.89 r
  module_A/RCA100/C[3] (RCA_4bit_12)                      0.00       0.89 r
  module_A/S[19] (RCA_32bit_0)                            0.00       0.89 r
  U22/Y (AO222X1_RVT)                                     0.07       0.97 r
  DFF_Result_reg[19]/D (DFFX1_RVT)                        0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DFF_Result_reg[19]/CLK (DFFX1_RVT)                      0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
