##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_Joy_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for TFT_SPI_IntClock
		4.4::Critical Path Report for UART_LOG_IntClock
		4.5::Critical Path Report for clk
		4.6::Critical Path Report for clk1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_Joy_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.4::Critical Path Report for (clk:R vs. clk:R)
		5.5::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
		5.6::Critical Path Report for (clk1:R vs. clk1:R)
		5.7::Critical Path Report for (ADC_Joy_IntClock:R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (ADC_Joy_IntClock:R vs. ADC_Joy_IntClock:R)
		5.9::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_Joy_IntClock          | Frequency: 25.84 MHz  | Target: 1.20 MHz   | 
Clock: ADC_Joy_IntClock(routed)  | N/A                   | Target: 1.20 MHz   | 
Clock: CyBUS_CLK                 | Frequency: 62.43 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                     | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                     | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                   | Target: 24.00 MHz  | 
Clock: TFT_SPI_IntClock          | Frequency: 44.12 MHz  | Target: 24.00 MHz  | 
Clock: UART_LOG_IntClock         | Frequency: 42.14 MHz  | Target: 0.92 MHz   | 
Clock: clk                       | Frequency: 63.25 MHz  | Target: 24.00 MHz  | 
Clock: clk1                      | Frequency: 75.86 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_Joy_IntClock   ADC_Joy_IntClock   833333           794633      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_Joy_IntClock   CyBUS_CLK          41666.7          32016       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          ADC_Joy_IntClock   41666.7          34127       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          34115       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_LOG_IntClock  41666.7          25648       N/A              N/A         N/A              N/A         N/A              N/A         
TFT_SPI_IntClock   TFT_SPI_IntClock   41666.7          19000       N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock  UART_LOG_IntClock  1.08333e+006     1059605     N/A              N/A         N/A              N/A         N/A              N/A         
clk                clk                41666.7          25856       N/A              N/A         N/A              N/A         N/A              N/A         
clk1               clk1               41666.7          28484       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase     
--------------------  ------------  -------------------  
SEG_1_A(0)_PAD        23858         CyBUS_CLK:R          
SEG_1_B(0)_PAD        23716         CyBUS_CLK:R          
SEG_1_C(0)_PAD        24710         CyBUS_CLK:R          
SEG_1_D(0)_PAD        25044         CyBUS_CLK:R          
SEG_1_DP(0)_PAD       24771         CyBUS_CLK:R          
SEG_1_E(0)_PAD        23682         CyBUS_CLK:R          
SEG_1_F(0)_PAD        24034         CyBUS_CLK:R          
SEG_1_G(0)_PAD        24971         CyBUS_CLK:R          
TFT_LED(0)_PAD        24246         clk1:R               
TFT_SCL(0)_PAD        25966         TFT_SPI_IntClock:R   
TFT_SDA(0)_PAD        35733         TFT_SPI_IntClock:R   
Tx_1(0)_PAD           36634         UART_LOG_IntClock:R  
led_blue_rgb(0)_PAD   24577         clk:R                
led_green_rgb(0)_PAD  24321         clk:R                
led_red_rgb(0)_PAD    25027         clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_Joy_IntClock
**********************************************
Clock: ADC_Joy_IntClock
Frequency: 25.84 MHz | Target: 1.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 794633p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35190
-------------------------------------   ----- 
End-of-path arrival time (ps)           35190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell64  11855  35190  794633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell64         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.43 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25648p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12549
-------------------------------------   ----- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell29        2009   2009  25648  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell19     4958   6967  25648  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell19     3350  10317  25648  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2232  12549  25648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for TFT_SPI_IntClock
**********************************************
Clock: TFT_SPI_IntClock
Frequency: 44.12 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 19000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19817
-------------------------------------   ----- 
End-of-path arrival time (ps)           19817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0   count7cell      1940   1940  19000  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_4  macrocell8      7710   9650  19000  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell8      3350  13000  19000  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell5   6817  19817  19000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 42.14 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17538
-------------------------------------   ----- 
End-of-path arrival time (ps)           17538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                      macrocell125    1250   1250  1059605  RISE       1
\UART_LOG:BUART:counter_load_not\/main_1           macrocell15    10612  11862  1059605  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell15     3350  15212  1059605  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2326  17538  1059605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 63.25 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25856p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2950   6450  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11580  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11580  25856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for clk1
**********************************
Clock: clk1
Frequency: 75.86 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \TFT_BackLight:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \TFT_BackLight:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28484p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                              -500
--------------------------------------   ----- 
End-of-path required time (ps)           41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12682
-------------------------------------   ----- 
End-of-path arrival time (ps)           12682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  28484  RISE       1
\TFT_BackLight:PWMUDB:status_2\/main_1          macrocell13     3365   5655  28484  RISE       1
\TFT_BackLight:PWMUDB:status_2\/q               macrocell13     3350   9005  28484  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/status_2  statusicell6    3677  12682  28484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/clock                statusicell6        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34115p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell105        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell105   1250   1250  34115  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell105   2791   4041  34115  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell105        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_Joy_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_2941/main_0
Capture Clock  : Net_2941/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_Joy_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell105        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell105   1250   1250  34127  RISE       1
Net_2941/main_0                       macrocell104   2780   4030  34127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2941/clock_0                                           macrocell104        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25648p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12549
-------------------------------------   ----- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell29        2009   2009  25648  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell19     4958   6967  25648  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell19     3350  10317  25648  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2232  12549  25648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25856p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2950   6450  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11580  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11580  25856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
*************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 19000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19817
-------------------------------------   ----- 
End-of-path arrival time (ps)           19817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0   count7cell      1940   1940  19000  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_4  macrocell8      7710   9650  19000  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell8      3350  13000  19000  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell5   6817  19817  19000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (clk1:R vs. clk1:R)
*************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \TFT_BackLight:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \TFT_BackLight:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28484p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                              -500
--------------------------------------   ----- 
End-of-path required time (ps)           41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12682
-------------------------------------   ----- 
End-of-path arrival time (ps)           12682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  28484  RISE       1
\TFT_BackLight:PWMUDB:status_2\/main_1          macrocell13     3365   5655  28484  RISE       1
\TFT_BackLight:PWMUDB:status_2\/q               macrocell13     3350   9005  28484  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/status_2  statusicell6    3677  12682  28484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/clock                statusicell6        0      0  RISE       1


5.7::Critical Path Report for (ADC_Joy_IntClock:R vs. CyBUS_CLK:R)
******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2941/q
Path End       : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32016p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2941/clock_0                                           macrocell104        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2941/q                                 macrocell104   1250   1250  32016  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell105   4891   6141  32016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell105        0      0  RISE       1


5.8::Critical Path Report for (ADC_Joy_IntClock:R vs. ADC_Joy_IntClock:R)
*************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 794633p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35190
-------------------------------------   ----- 
End-of-path arrival time (ps)           35190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell64  11855  35190  794633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell64         0      0  RISE       1


5.9::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17538
-------------------------------------   ----- 
End-of-path arrival time (ps)           17538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                      macrocell125    1250   1250  1059605  RISE       1
\UART_LOG:BUART:counter_load_not\/main_1           macrocell15    10612  11862  1059605  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell15     3350  15212  1059605  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2326  17538  1059605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 19000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19817
-------------------------------------   ----- 
End-of-path arrival time (ps)           19817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0   count7cell      1940   1940  19000  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_4  macrocell8      7710   9650  19000  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell8      3350  13000  19000  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell5   6817  19817  19000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \TFT_SPI:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \TFT_SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 19871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18285
-------------------------------------   ----- 
End-of-path arrival time (ps)           18285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb            datapathcell5   5360   5360  19871  RISE       1
\TFT_SPI:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell122    7284  12644  19871  RISE       1
\TFT_SPI:BSPIM:mosi_pre_reg_split_1\/q       macrocell122    3350  15994  19871  RISE       1
\TFT_SPI:BSPIM:mosi_pre_reg\/main_1          macrocell112    2291  18285  19871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_pre_reg\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \TFT_SPI:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \TFT_SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 19956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18201
-------------------------------------   ----- 
End-of-path arrival time (ps)           18201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb          datapathcell5   5360   5360  19871  RISE       1
\TFT_SPI:BSPIM:mosi_pre_reg_split\/main_3  macrocell137    6583  11943  19956  RISE       1
\TFT_SPI:BSPIM:mosi_pre_reg_split\/q       macrocell137    3350  15293  19956  RISE       1
\TFT_SPI:BSPIM:mosi_pre_reg\/main_0        macrocell112    2908  18201  19956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_pre_reg\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : 20211p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20956
-------------------------------------   ----- 
End-of-path arrival time (ps)           20956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  20211  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell12     7747  11327  20211  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell12     3350  14677  20211  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell5    6279  20956  20211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell5        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 23667p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17500
-------------------------------------   ----- 
End-of-path arrival time (ps)           17500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q           macrocell108   1250   1250  23667  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/main_1  macrocell10    7724   8974  23667  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/q       macrocell10    3350  12324  23667  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_0   statusicell4   5176  17500  23667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell4        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \TFT_SPI:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \TFT_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 24454p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13702
-------------------------------------   ----- 
End-of-path arrival time (ps)           13702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb   datapathcell5   5360   5360  19871  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/main_3  macrocell111    8342  13702  24454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 24488p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16679
-------------------------------------   ----- 
End-of-path arrival time (ps)           16679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0   count7cell     1940   1940  19000  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_4  macrocell8     7710   9650  19000  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell8     3350  13000  19000  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_3    statusicell4   3679  16679  24488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell4        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \TFT_SPI:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \TFT_SPI:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 25512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12644
-------------------------------------   ----- 
End-of-path arrival time (ps)           12644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb        datapathcell5   5360   5360  19871  RISE       1
\TFT_SPI:BSPIM:mosi_from_dp_reg\/main_0  macrocell114    7284  12644  25512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell114        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25648p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12549
-------------------------------------   ----- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell29        2009   2009  25648  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell19     4958   6967  25648  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell19     3350  10317  25648  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2232  12549  25648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25856p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -4230
------------------------------------   ----- 
End-of-path required time (ps)         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11580
-------------------------------------   ----- 
End-of-path arrival time (ps)           11580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2950   6450  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11580  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11580  25856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9138
-------------------------------------   ---- 
End-of-path arrival time (ps)           9138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q            macrocell107    1250   1250  23840  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell5   7888   9138  26518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q            macrocell108    1250   1250  23667  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell5   7808   9058  26598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_1\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 26655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11502
-------------------------------------   ----- 
End-of-path arrival time (ps)           11502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  19141  RISE       1
\TFT_SPI:BSPIM:state_1\/main_4      macrocell108   9562  11502  26655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:load_cond\/main_4
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 26655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11502
-------------------------------------   ----- 
End-of-path arrival time (ps)           11502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  19141  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_4    macrocell113   9562  11502  26655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell113        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8974
-------------------------------------   ---- 
End-of-path arrival time (ps)           8974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q            macrocell109    1250   1250  24087  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell5   7724   8974  26682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_1\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 26802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  19000  RISE       1
\TFT_SPI:BSPIM:state_1\/main_7      macrocell108   9415  11355  26802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:load_cond\/main_7
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 26802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  19000  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_7    macrocell113   9415  11355  26802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell113        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_1\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 26939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11218
-------------------------------------   ----- 
End-of-path arrival time (ps)           11218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940  19583  RISE       1
\TFT_SPI:BSPIM:state_1\/main_3      macrocell108   9278  11218  26939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:load_cond\/main_3
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 26939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11218
-------------------------------------   ----- 
End-of-path arrival time (ps)           11218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940  19583  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_3    macrocell113   9278  11218  26939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell113        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 26953p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q        macrocell26     1250   1250  26953  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   7403   8653  26953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_1\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 27008p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940  19648  RISE       1
\TFT_SPI:BSPIM:state_1\/main_5      macrocell108   9209  11149  27008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:load_cond\/main_5
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 27008p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11149
-------------------------------------   ----- 
End-of-path arrival time (ps)           11149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940  19648  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_5    macrocell113   9209  11149  27008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell113        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 27027p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14140
-------------------------------------   ----- 
End-of-path arrival time (ps)           14140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell26    1250   1250  26953  RISE       1
\PWM_2:PWMUDB:status_2\/main_0          macrocell3     6640   7890  27027  RISE       1
\PWM_2:PWMUDB:status_2\/q               macrocell3     3350  11240  27027  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2   2900  14140  27027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_1\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 27051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  27051  RISE       1
\TFT_SPI:BSPIM:state_1\/main_8              macrocell108    7526  11106  27051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_1\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 27100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11057
-------------------------------------   ----- 
End-of-path arrival time (ps)           11057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  19295  RISE       1
\TFT_SPI:BSPIM:state_1\/main_6      macrocell108   9117  11057  27100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:load_cond\/main_6
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 27100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11057
-------------------------------------   ----- 
End-of-path arrival time (ps)           11057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  19295  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_6    macrocell113   9117  11057  27100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell113        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_2\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 27150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11006
-------------------------------------   ----- 
End-of-path arrival time (ps)           11006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  19000  RISE       1
\TFT_SPI:BSPIM:state_2\/main_7      macrocell107   9066  11006  27150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_0\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 27150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11006
-------------------------------------   ----- 
End-of-path arrival time (ps)           11006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  19000  RISE       1
\TFT_SPI:BSPIM:state_0\/main_7      macrocell109   9066  11006  27150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 27150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11006
-------------------------------------   ----- 
End-of-path arrival time (ps)           11006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell     1940   1940  19000  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_7     macrocell115   9066  11006  27150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_2\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 27557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10600
-------------------------------------   ----- 
End-of-path arrival time (ps)           10600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  19141  RISE       1
\TFT_SPI:BSPIM:state_2\/main_4      macrocell107   8660  10600  27557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_0\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 27557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10600
-------------------------------------   ----- 
End-of-path arrival time (ps)           10600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  19141  RISE       1
\TFT_SPI:BSPIM:state_0\/main_4      macrocell109   8660  10600  27557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 27557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10600
-------------------------------------   ----- 
End-of-path arrival time (ps)           10600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell     1940   1940  19141  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_4     macrocell115   8660  10600  27557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \TFT_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 27884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10273
-------------------------------------   ----- 
End-of-path arrival time (ps)           10273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q           macrocell108   1250   1250  23667  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/main_1  macrocell111   9023  10273  27884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_2\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 27949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10207
-------------------------------------   ----- 
End-of-path arrival time (ps)           10207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  27051  RISE       1
\TFT_SPI:BSPIM:state_2\/main_8              macrocell107    6627  10207  27949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_0\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 27949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10207
-------------------------------------   ----- 
End-of-path arrival time (ps)           10207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  27051  RISE       1
\TFT_SPI:BSPIM:state_0\/main_8              macrocell109    6627  10207  27949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_2\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 28004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940  19583  RISE       1
\TFT_SPI:BSPIM:state_2\/main_3      macrocell107   8213  10153  28004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_0\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 28004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940  19583  RISE       1
\TFT_SPI:BSPIM:state_0\/main_3      macrocell109   8213  10153  28004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 28004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell     1940   1940  19583  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_3     macrocell115   8213  10153  28004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_2\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 28005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  19295  RISE       1
\TFT_SPI:BSPIM:state_2\/main_6      macrocell107   8212  10152  28005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_0\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 28005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  19295  RISE       1
\TFT_SPI:BSPIM:state_0\/main_6      macrocell109   8212  10152  28005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 28005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell     1940   1940  19295  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_6     macrocell115   8212  10152  28005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \TFT_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10100
-------------------------------------   ----- 
End-of-path arrival time (ps)           10100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q           macrocell107   1250   1250  23840  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/main_0  macrocell111   8850  10100  28056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_2\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 28065p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940  19648  RISE       1
\TFT_SPI:BSPIM:state_2\/main_5      macrocell107   8151  10091  28065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_0\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 28065p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940  19648  RISE       1
\TFT_SPI:BSPIM:state_0\/main_5      macrocell109   8151  10091  28065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 28065p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell     1940   1940  19648  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_5     macrocell115   8151  10091  28065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \TFT_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28308p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9849
-------------------------------------   ---- 
End-of-path arrival time (ps)           9849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q           macrocell109   1250   1250  24087  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/main_2  macrocell111   8599   9849  28308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \TFT_BackLight:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \TFT_BackLight:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28484p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                              -500
--------------------------------------   ----- 
End-of-path required time (ps)           41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12682
-------------------------------------   ----- 
End-of-path arrival time (ps)           12682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  28484  RISE       1
\TFT_BackLight:PWMUDB:status_2\/main_1          macrocell13     3365   5655  28484  RISE       1
\TFT_BackLight:PWMUDB:status_2\/q               macrocell13     3350   9005  28484  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/status_2  statusicell6    3677  12682  28484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28907p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12260
-------------------------------------   ----- 
End-of-path arrival time (ps)           12260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25856  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell2      3084   6584  28907  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell2      3350   9934  28907  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2326  12260  28907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : Net_3027/main_0
Capture Clock  : Net_3027/clock_0
Path slack     : 29015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell107   1250   1250  23840  RISE       1
Net_3027/main_0            macrocell110   7892   9142  29015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3027/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 29015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9142
-------------------------------------   ---- 
End-of-path arrival time (ps)           9142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q          macrocell107   1250   1250  23840  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_0  macrocell116   7892   9142  29015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell116        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29028p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3079   6579  29028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : Net_3027/main_1
Capture Clock  : Net_3027/clock_0
Path slack     : 29084p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell108   1250   1250  23667  RISE       1
Net_3027/main_1            macrocell110   7823   9073  29084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3027/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 29084p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q          macrocell108   1250   1250  23667  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_1  macrocell116   7823   9073  29084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell116        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29156p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25856  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2950   6450  29156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 29168p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  29168  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0    macrocell27     6479   8989  29168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2626/main_1
Capture Clock  : Net_2626/clock_0
Path slack     : 29168p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  29168  RISE       1
Net_2626/main_1                       macrocell29     6479   8989  29168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2626/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 29177p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8980
-------------------------------------   ---- 
End-of-path arrival time (ps)           8980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  29168  RISE       1
\PWM_2:PWMUDB:status_0\/main_1        macrocell28     6470   8980  29177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : Net_3027/main_2
Capture Clock  : Net_3027/clock_0
Path slack     : 29200p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell109   1250   1250  24087  RISE       1
Net_3027/main_2            macrocell110   7707   8957  29200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3027/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 29200p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q          macrocell109   1250   1250  24087  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_2  macrocell116   7707   8957  29200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell116        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 29331p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8825
-------------------------------------   ---- 
End-of-path arrival time (ps)           8825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell29       2009   2009  25648  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8  macrocell132   6816   8825  29331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30022p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  30022  RISE       1
\PWM_3:PWMUDB:status_2\/main_1          macrocell4      3184   5474  30022  RISE       1
\PWM_3:PWMUDB:status_2\/q               macrocell4      3350   8824  30022  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  11145  30022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30093p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell22     1250   1250  26793  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   4263   5513  30093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_3:PWMUDB:runmode_enable\/clock_0
Path slack     : 30258p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  30258  RISE       1
\PWM_3:PWMUDB:runmode_enable\/main_0      macrocell30    6689   7899  30258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 30446p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7711
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell29       2009   2009  25648  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell129   5702   7711  30446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 30446p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7711
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell29       2009   2009  25648  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell138   5702   7711  30446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 30446p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7711
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell29       2009   2009  25648  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell139   5702   7711  30446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell139        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 30696p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                             -6060
--------------------------------------   ----- 
End-of-path required time (ps)           35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  28484  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2621   4911  30696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30781p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell22     1250   1250  26793  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3575   4825  30781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:runmode_enable\/q
Path End       : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 30813p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                             -6060
--------------------------------------   ----- 
End-of-path required time (ps)           35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:runmode_enable\/clock_0              macrocell118        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:runmode_enable\/q        macrocell118    1250   1250  29989  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   3544   4794  30813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 30891p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  30891  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  30891  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  30891  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0     macrocell23     3516   7266  30891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 31018p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  29404  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2299   4589  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 31020p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  30022  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2297   4587  31020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  30891  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  30891  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  30891  RISE       1
\PWM_1:PWMUDB:status_0\/main_1         macrocell24     3381   7131  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:mosi_from_dp_reg\/q
Path End       : \TFT_SPI:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \TFT_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:mosi_from_dp_reg\/q  macrocell114   1250   1250  31038  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/main_5  macrocell111   5868   7118  31038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 31159p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -6060
------------------------------------   ----- 
End-of-path required time (ps)         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q        macrocell30     1250   1250  31159  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3198   4448  31159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 31190p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell29       2009   2009  25648  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell135   4958   6967  31190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 31190p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell29       2009   2009  25648  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2  macrocell136   4958   6967  31190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : Net_2992/main_1
Capture Clock  : Net_2992/clock_0
Path slack     : 31507p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell108   1250   1250  23667  RISE       1
Net_2992/main_1            macrocell117   5399   6649  31507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2992/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1986/main_1
Capture Clock  : Net_1986/clock_0
Path slack     : 31537p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  31537  RISE       1
Net_1986/main_1                       macrocell33     4110   6620  31537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1986/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : Net_2992/main_0
Capture Clock  : Net_2992/clock_0
Path slack     : 31677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell107   1250   1250  23840  RISE       1
Net_2992/main_0            macrocell117   5230   6480  31677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2992/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2590/main_1
Capture Clock  : Net_2590/clock_0
Path slack     : 31763p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  30891  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  30891  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  30891  RISE       1
Net_2590/main_1                        macrocell25     2644   6394  31763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2590/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : Net_2992/main_2
Capture Clock  : Net_2992/clock_0
Path slack     : 31926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell109   1250   1250  24087  RISE       1
Net_2992/main_2            macrocell117   4981   6231  31926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2992/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2941/q
Path End       : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32016p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2941/clock_0                                           macrocell104        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2941/q                                 macrocell104   1250   1250  32016  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell105   4891   6141  32016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 32051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell109   1250   1250  24087  RISE       1
\TFT_SPI:BSPIM:state_1\/main_2  macrocell108   4856   6106  32051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_2
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 32051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q         macrocell109   1250   1250  24087  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_2  macrocell113   4856   6106  32051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell113        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 32362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell107   1250   1250  23840  RISE       1
\TFT_SPI:BSPIM:state_1\/main_0  macrocell108   4544   5794  32362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_0
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 32362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q         macrocell107   1250   1250  23840  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_0  macrocell113   4544   5794  32362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell113        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:BitCounter\/enable
Capture Clock  : \TFT_SPI:BSPIM:BitCounter\/clock
Path slack     : 32401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell116        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell116   1250   1250  32401  RISE       1
\TFT_SPI:BSPIM:BitCounter\/enable  count7cell     3955   5205  32401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 32402p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell28    1250   1250  32402  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   7515   8765  32402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_3:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 32410p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  31537  RISE       1
\PWM_3:PWMUDB:status_0\/main_1        macrocell32     3236   5746  32410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 32428p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell108   1250   1250  23667  RISE       1
\TFT_SPI:BSPIM:state_2\/main_1  macrocell107   4478   5728  32428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 32428p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell108   1250   1250  23667  RISE       1
\TFT_SPI:BSPIM:state_0\/main_1  macrocell109   4478   5728  32428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 32428p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q        macrocell108   1250   1250  23667  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_1  macrocell115   4478   5728  32428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_3:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_3:PWMUDB:prevCompare1\/clock_0
Path slack     : 32444p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  31537  RISE       1
\PWM_3:PWMUDB:prevCompare1\/main_0    macrocell31     3203   5713  32444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_2626/main_0
Capture Clock  : Net_2626/clock_0
Path slack     : 32513p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q  macrocell26   1250   1250  26953  RISE       1
Net_2626/main_0                  macrocell29   4393   5643  32513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2626/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell107   1250   1250  23840  RISE       1
\TFT_SPI:BSPIM:state_2\/main_0  macrocell107   4340   5590  32566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell107   1250   1250  23840  RISE       1
\TFT_SPI:BSPIM:state_0\/main_0  macrocell109   4340   5590  32566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 32566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q        macrocell107   1250   1250  23840  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_0  macrocell115   4340   5590  32566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 32616p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell108   1250   1250  23667  RISE       1
\TFT_SPI:BSPIM:state_1\/main_1  macrocell108   4290   5540  32616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_1
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 32616p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q         macrocell108   1250   1250  23667  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_1  macrocell113   4290   5540  32616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell113        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \TFT_BackLight:PWMUDB:prevCompare1\/main_0
Capture Clock  : \TFT_BackLight:PWMUDB:prevCompare1\/clock_0
Path slack     : 32750p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                             -3510
--------------------------------------   ----- 
End-of-path required time (ps)           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  32750  RISE       1
\TFT_BackLight:PWMUDB:prevCompare1\/main_0    macrocell119    2897   5407  32750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:prevCompare1\/clock_0                macrocell119        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \TFT_BackLight:PWMUDB:status_0\/main_1
Capture Clock  : \TFT_BackLight:PWMUDB:status_0\/clock_0
Path slack     : 32750p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                             -3510
--------------------------------------   ----- 
End-of-path required time (ps)           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  32750  RISE       1
\TFT_BackLight:PWMUDB:status_0\/main_1        macrocell120    2897   5407  32750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:status_0\/clock_0                    macrocell120        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_3052/main_1
Capture Clock  : Net_3052/clock_0
Path slack     : 32750p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                             -3510
--------------------------------------   ----- 
End-of-path required time (ps)           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  32750  RISE       1
Net_3052/main_1                               macrocell121    2897   5407  32750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3052/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 32838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell109   1250   1250  24087  RISE       1
\TFT_SPI:BSPIM:state_2\/main_2  macrocell107   4069   5319  32838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 32838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell109   1250   1250  24087  RISE       1
\TFT_SPI:BSPIM:state_0\/main_2  macrocell109   4069   5319  32838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 32838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q        macrocell109   1250   1250  24087  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_2  macrocell115   4069   5319  32838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 33043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell115   1250   1250  27376  RISE       1
\TFT_SPI:BSPIM:state_1\/main_9  macrocell108   3864   5114  33043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell108        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \TFT_BackLight:PWMUDB:runmode_enable\/main_0
Capture Clock  : \TFT_BackLight:PWMUDB:runmode_enable\/clock_0
Path slack     : 33275p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                             -3510
--------------------------------------   ----- 
End-of-path required time (ps)           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:genblk1:ctrlreg\/clock               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  33275  RISE       1
\TFT_BackLight:PWMUDB:runmode_enable\/main_0      macrocell118   3672   4882  33275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:runmode_enable\/clock_0              macrocell118        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_2590/main_0
Capture Clock  : Net_2590/clock_0
Path slack     : 33337p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell22   1250   1250  26793  RISE       1
Net_2590/main_0                  macrocell25   3569   4819  33337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2590/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3027/q
Path End       : Net_3027/main_3
Capture Clock  : Net_3027/clock_0
Path slack     : 33419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3027/clock_0                                           macrocell110        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_3027/q       macrocell110   1250   1250  33419  RISE       1
Net_3027/main_3  macrocell110   3488   4738  33419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3027/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : Net_1986/main_0
Capture Clock  : Net_1986/clock_0
Path slack     : 33719p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  31159  RISE       1
Net_1986/main_0                  macrocell33   3187   4437  33719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1986/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:mosi_hs_reg\/q
Path End       : \TFT_SPI:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \TFT_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:mosi_hs_reg\/q       macrocell111   1250   1250  33876  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/main_4  macrocell111   3031   4281  33876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:runmode_enable\/q
Path End       : Net_3052/main_0
Capture Clock  : Net_3052/clock_0
Path slack     : 34005p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                             -3510
--------------------------------------   ----- 
End-of-path required time (ps)           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:runmode_enable\/clock_0              macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:runmode_enable\/q  macrocell118   1250   1250  29989  RISE       1
Net_3052/main_0                          macrocell121   2902   4152  34005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3052/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 34020p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  34020  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell26    2927   4137  34020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell115   1250   1250  27376  RISE       1
\TFT_SPI:BSPIM:state_2\/main_9  macrocell107   2798   4048  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell107        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell115   1250   1250  27376  RISE       1
\TFT_SPI:BSPIM:state_0\/main_9  macrocell109   2798   4048  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 34109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q       macrocell115   1250   1250  27376  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_8  macrocell115   2798   4048  34109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell115        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34115p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell105        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell105   1250   1250  34115  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell105   2791   4041  34115  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_2941/main_0
Capture Clock  : Net_2941/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_Joy_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell105        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell105   1250   1250  34127  RISE       1
Net_2941/main_0                       macrocell104   2780   4030  34127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2941/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_Joy:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_Joy:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_Joy_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell105        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell105   1250   1250  34127  RISE       1
\ADC_Joy:bSAR_SEQ:nrq_reg\/main_0     macrocell106   2780   4030  34127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:nrq_reg\/clock_0                         macrocell106        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:Sync:genblk1[0]:INST\/out
Path End       : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:Sync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_Joy:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34190  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell105   2947   3967  34190  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 34592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell116        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell116   1250   1250  32401  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_3  macrocell116   2315   3565  34592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell116        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell27   1250   1250  34594  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell28   2312   3562  34594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:prevCompare1\/q
Path End       : \PWM_3:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:prevCompare1\/q   macrocell31   1250   1250  34607  RISE       1
\PWM_3:PWMUDB:status_0\/main_0  macrocell32   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 34609p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell23   1250   1250  34609  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell24   2298   3548  34609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:load_cond\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_8
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:load_cond\/q       macrocell113   1250   1250  34610  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_8  macrocell113   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell113        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:prevCompare1\/q
Path End       : \TFT_BackLight:PWMUDB:status_0\/main_0
Capture Clock  : \TFT_BackLight:PWMUDB:status_0\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                             -3510
--------------------------------------   ----- 
End-of-path required time (ps)           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:prevCompare1\/clock_0                macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:prevCompare1\/q   macrocell119   1250   1250  34617  RISE       1
\TFT_BackLight:PWMUDB:status_0\/main_0  macrocell120   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:status_0\/clock_0                    macrocell120        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2992/q
Path End       : Net_2992/main_3
Capture Clock  : Net_2992/clock_0
Path slack     : 34623p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2992/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_2992/q       macrocell117   1250   1250  34623  RISE       1
Net_2992/main_3  macrocell117   2284   3534  34623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2992/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 34646p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                           -3510
------------------------------------   ----- 
End-of-path required time (ps)         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  34646  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell22    2301   3511  34646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:status_0\/q
Path End       : \TFT_BackLight:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \TFT_BackLight:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36245p

Capture Clock Arrival Time                   0
+ Clock path delay                           0
+ Cycle adjust (clk1:R#1 vs. clk1:R#2)   41667
- Setup time                              -500
--------------------------------------   ----- 
End-of-path required time (ps)           41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:status_0\/clock_0                    macrocell120        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_BackLight:PWMUDB:status_0\/q               macrocell120   1250   1250  36245  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/status_0  statusicell6   3672   4922  36245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37004p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell24    1250   1250  37004  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2912   4162  37004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:status_0\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37593p

Capture Clock Arrival Time                 0
+ Clock path delay                         0
+ Cycle adjust (clk:R#1 vs. clk:R#2)   41667
- Setup time                            -500
------------------------------------   ----- 
End-of-path required time (ps)         41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_3:PWMUDB:status_0\/q               macrocell32    1250   1250  37593  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  37593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 794633p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35190
-------------------------------------   ----- 
End-of-path arrival time (ps)           35190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell64  11855  35190  794633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell64         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 794633p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35190
-------------------------------------   ----- 
End-of-path arrival time (ps)           35190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell89  11855  35190  794633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell89         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 794646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35177
-------------------------------------   ----- 
End-of-path arrival time (ps)           35177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell42  11842  35177  794646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell42         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 794646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35177
-------------------------------------   ----- 
End-of-path arrival time (ps)           35177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell70  11842  35177  794646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell70         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 794646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35177
-------------------------------------   ----- 
End-of-path arrival time (ps)           35177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell75  11842  35177  794646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell75         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 794646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35177
-------------------------------------   ----- 
End-of-path arrival time (ps)           35177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell85  11842  35177  794646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell85         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 795712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34112
-------------------------------------   ----- 
End-of-path arrival time (ps)           34112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell53  10776  34112  795712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell53         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 795712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34112
-------------------------------------   ----- 
End-of-path arrival time (ps)           34112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell65  10776  34112  795712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell65         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 795712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34112
-------------------------------------   ----- 
End-of-path arrival time (ps)           34112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell91  10776  34112  795712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell91         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 795712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34112
-------------------------------------   ----- 
End-of-path arrival time (ps)           34112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell94  10776  34112  795712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell94         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 795727p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34096
-------------------------------------   ----- 
End-of-path arrival time (ps)           34096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell49  10761  34096  795727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell49         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 795727p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34096
-------------------------------------   ----- 
End-of-path arrival time (ps)           34096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell83  10761  34096  795727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell83         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 795727p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34096
-------------------------------------   ----- 
End-of-path arrival time (ps)           34096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell90  10761  34096  795727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell90         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 797416p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32407
-------------------------------------   ----- 
End-of-path arrival time (ps)           32407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell48   9072  32407  797416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell48         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 797416p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32407
-------------------------------------   ----- 
End-of-path arrival time (ps)           32407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell69   9072  32407  797416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell69         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 797416p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32407
-------------------------------------   ----- 
End-of-path arrival time (ps)           32407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell96   9072  32407  797416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell96         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 797416p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32407
-------------------------------------   ----- 
End-of-path arrival time (ps)           32407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38    1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5     6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5     3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell101   9072  32407  797416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell101        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 797424p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32399
-------------------------------------   ----- 
End-of-path arrival time (ps)           32399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell67   9064  32399  797424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell67         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 797424p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32399
-------------------------------------   ----- 
End-of-path arrival time (ps)           32399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell79   9064  32399  797424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell79         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 797424p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32399
-------------------------------------   ----- 
End-of-path arrival time (ps)           32399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38    1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5     6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5     3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell102   9064  32399  797424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell102        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 797536p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32288
-------------------------------------   ----- 
End-of-path arrival time (ps)           32288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell68   8952  32288  797536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell68         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 797536p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32288
-------------------------------------   ----- 
End-of-path arrival time (ps)           32288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell84   8952  32288  797536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell84         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 798049p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31775
-------------------------------------   ----- 
End-of-path arrival time (ps)           31775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell41   8439  31775  798049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell41         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 798049p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31775
-------------------------------------   ----- 
End-of-path arrival time (ps)           31775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell44   8439  31775  798049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell44         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 798049p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31775
-------------------------------------   ----- 
End-of-path arrival time (ps)           31775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell81   8439  31775  798049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell81         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 798451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31372
-------------------------------------   ----- 
End-of-path arrival time (ps)           31372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell51   8037  31372  798451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell51         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 798451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31372
-------------------------------------   ----- 
End-of-path arrival time (ps)           31372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell63   8037  31372  798451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell63         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 798451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31372
-------------------------------------   ----- 
End-of-path arrival time (ps)           31372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell78   8037  31372  798451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell78         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 798961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30862
-------------------------------------   ----- 
End-of-path arrival time (ps)           30862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell66   7527  30862  798961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell66         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 798961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30862
-------------------------------------   ----- 
End-of-path arrival time (ps)           30862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell72   7527  30862  798961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell72         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 798961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30862
-------------------------------------   ----- 
End-of-path arrival time (ps)           30862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell86   7527  30862  798961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell86         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 798961p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30862
-------------------------------------   ----- 
End-of-path arrival time (ps)           30862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell92   7527  30862  798961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell92         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 798980p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30843
-------------------------------------   ----- 
End-of-path arrival time (ps)           30843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell40   7508  30843  798980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell40         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 798980p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30843
-------------------------------------   ----- 
End-of-path arrival time (ps)           30843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell52   7508  30843  798980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell52         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 798980p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30843
-------------------------------------   ----- 
End-of-path arrival time (ps)           30843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell99   7508  30843  798980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell99         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 800040p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29783
-------------------------------------   ----- 
End-of-path arrival time (ps)           29783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell61   6448  29783  800040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell61         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 800040p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29783
-------------------------------------   ----- 
End-of-path arrival time (ps)           29783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell74   6448  29783  800040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell74         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 800040p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29783
-------------------------------------   ----- 
End-of-path arrival time (ps)           29783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell76   6448  29783  800040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell76         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 800040p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29783
-------------------------------------   ----- 
End-of-path arrival time (ps)           29783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell97   6448  29783  800040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell97         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 800055p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29768
-------------------------------------   ----- 
End-of-path arrival time (ps)           29768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell57   6433  29768  800055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell57         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 800055p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29768
-------------------------------------   ----- 
End-of-path arrival time (ps)           29768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell59   6433  29768  800055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell59         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 800055p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29768
-------------------------------------   ----- 
End-of-path arrival time (ps)           29768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38    1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5     6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5     3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell103   6433  29768  800055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell103        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 800057p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29767
-------------------------------------   ----- 
End-of-path arrival time (ps)           29767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell71   6432  29767  800057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell71         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 800057p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29767
-------------------------------------   ----- 
End-of-path arrival time (ps)           29767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell77   6432  29767  800057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell77         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 800057p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29767
-------------------------------------   ----- 
End-of-path arrival time (ps)           29767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell93   6432  29767  800057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell93         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 800321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29503
-------------------------------------   ----- 
End-of-path arrival time (ps)           29503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell60   6168  29503  800321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell60         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 800321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29503
-------------------------------------   ----- 
End-of-path arrival time (ps)           29503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell73   6168  29503  800321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell73         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 800321p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29503
-------------------------------------   ----- 
End-of-path arrival time (ps)           29503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell95   6168  29503  800321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell95         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 800865p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28959
-------------------------------------   ----- 
End-of-path arrival time (ps)           28959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell45   5624  28959  800865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell45         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 800865p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28959
-------------------------------------   ----- 
End-of-path arrival time (ps)           28959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell46   5624  28959  800865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell46         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 800865p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28959
-------------------------------------   ----- 
End-of-path arrival time (ps)           28959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell55   5624  28959  800865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell55         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 800865p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28959
-------------------------------------   ----- 
End-of-path arrival time (ps)           28959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell62   5624  28959  800865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell62         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 801316p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28507
-------------------------------------   ----- 
End-of-path arrival time (ps)           28507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell47   5172  28507  801316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell47         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 801316p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28507
-------------------------------------   ----- 
End-of-path arrival time (ps)           28507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell50   5172  28507  801316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell50         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 801316p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28507
-------------------------------------   ----- 
End-of-path arrival time (ps)           28507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38    1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5     6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5     3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell100   5172  28507  801316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell100        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 803494p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26329
-------------------------------------   ----- 
End-of-path arrival time (ps)           26329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell58   2994  26329  803494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell58         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 803494p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26329
-------------------------------------   ----- 
End-of-path arrival time (ps)           26329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell82   2994  26329  803494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell82         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 803498p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26325
-------------------------------------   ----- 
End-of-path arrival time (ps)           26325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell43   2990  26325  803498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 803498p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26325
-------------------------------------   ----- 
End-of-path arrival time (ps)           26325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell56   2990  26325  803498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell56         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 803498p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26325
-------------------------------------   ----- 
End-of-path arrival time (ps)           26325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell80   2990  26325  803498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell80         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 803498p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26325
-------------------------------------   ----- 
End-of-path arrival time (ps)           26325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell87   2990  26325  803498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell87         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 803616p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26207
-------------------------------------   ----- 
End-of-path arrival time (ps)           26207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell54   2872  26207  803616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell54         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 803616p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26207
-------------------------------------   ----- 
End-of-path arrival time (ps)           26207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell88   2872  26207  803616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell88         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 803616p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26207
-------------------------------------   ----- 
End-of-path arrival time (ps)           26207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q              macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    8707   9957  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13307  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    6678  19985  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  23335  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell98   2872  26207  803616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell98         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 808459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21364
-------------------------------------   ----- 
End-of-path arrival time (ps)           21364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q        macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell41  20114  21364  808459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell41         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 808459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21364
-------------------------------------   ----- 
End-of-path arrival time (ps)           21364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q        macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell44  20114  21364  808459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell44         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 808459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21364
-------------------------------------   ----- 
End-of-path arrival time (ps)           21364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell81  20114  21364  808459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell81         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 808523p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21301
-------------------------------------   ----- 
End-of-path arrival time (ps)           21301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q        macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell47  20051  21301  808523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell47         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 808523p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21301
-------------------------------------   ----- 
End-of-path arrival time (ps)           21301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell50  20051  21301  808523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell50         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 808523p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21301
-------------------------------------   ----- 
End-of-path arrival time (ps)           21301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36    1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell100  20051  21301  808523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell100        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 809088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20735
-------------------------------------   ----- 
End-of-path arrival time (ps)           20735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q        macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell45  19485  20735  809088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell45         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 809088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20735
-------------------------------------   ----- 
End-of-path arrival time (ps)           20735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q        macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell46  19485  20735  809088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell46         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 809088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20735
-------------------------------------   ----- 
End-of-path arrival time (ps)           20735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell55  19485  20735  809088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell55         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 809088p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20735
-------------------------------------   ----- 
End-of-path arrival time (ps)           20735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell62  19485  20735  809088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell62         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 809376p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20447
-------------------------------------   ----- 
End-of-path arrival time (ps)           20447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell66  19197  20447  809376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell66         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 809376p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20447
-------------------------------------   ----- 
End-of-path arrival time (ps)           20447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell72  19197  20447  809376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell72         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 809376p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20447
-------------------------------------   ----- 
End-of-path arrival time (ps)           20447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell86  19197  20447  809376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell86         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 809376p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20447
-------------------------------------   ----- 
End-of-path arrival time (ps)           20447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell92  19197  20447  809376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell92         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 809400p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20423
-------------------------------------   ----- 
End-of-path arrival time (ps)           20423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q        macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell40  19173  20423  809400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell40         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 809400p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20423
-------------------------------------   ----- 
End-of-path arrival time (ps)           20423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell52  19173  20423  809400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell52         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 809400p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20423
-------------------------------------   ----- 
End-of-path arrival time (ps)           20423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell99  19173  20423  809400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell99         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 809492p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20331
-------------------------------------   ----- 
End-of-path arrival time (ps)           20331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell60  19081  20331  809492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell60         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 809492p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20331
-------------------------------------   ----- 
End-of-path arrival time (ps)           20331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell73  19081  20331  809492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell73         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 809492p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20331
-------------------------------------   ----- 
End-of-path arrival time (ps)           20331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell95  19081  20331  809492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell95         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 809714p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20109
-------------------------------------   ----- 
End-of-path arrival time (ps)           20109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell57  18859  20109  809714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell57         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 809714p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20109
-------------------------------------   ----- 
End-of-path arrival time (ps)           20109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell59  18859  20109  809714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell59         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 809714p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20109
-------------------------------------   ----- 
End-of-path arrival time (ps)           20109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36    1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell103  18859  20109  809714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell103        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 809728p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20095
-------------------------------------   ----- 
End-of-path arrival time (ps)           20095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell71  18845  20095  809728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell71         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 809728p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20095
-------------------------------------   ----- 
End-of-path arrival time (ps)           20095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell77  18845  20095  809728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell77         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 809728p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20095
-------------------------------------   ----- 
End-of-path arrival time (ps)           20095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell93  18845  20095  809728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell93         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 810458p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19365
-------------------------------------   ----- 
End-of-path arrival time (ps)           19365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell61  18115  19365  810458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell61         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 810458p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19365
-------------------------------------   ----- 
End-of-path arrival time (ps)           19365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell74  18115  19365  810458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell74         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 810458p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19365
-------------------------------------   ----- 
End-of-path arrival time (ps)           19365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell76  18115  19365  810458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell76         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 810458p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19365
-------------------------------------   ----- 
End-of-path arrival time (ps)           19365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell97  18115  19365  810458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell97         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 810481p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19342
-------------------------------------   ----- 
End-of-path arrival time (ps)           19342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell71  18092  19342  810481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell71         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 810481p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19342
-------------------------------------   ----- 
End-of-path arrival time (ps)           19342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell77  18092  19342  810481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell77         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 810481p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19342
-------------------------------------   ----- 
End-of-path arrival time (ps)           19342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell93  18092  19342  810481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell93         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 811123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18700
-------------------------------------   ----- 
End-of-path arrival time (ps)           18700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell61  17450  18700  811123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell61         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 811123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18700
-------------------------------------   ----- 
End-of-path arrival time (ps)           18700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell74  17450  18700  811123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell74         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 811123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18700
-------------------------------------   ----- 
End-of-path arrival time (ps)           18700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell76  17450  18700  811123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell76         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 811123p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18700
-------------------------------------   ----- 
End-of-path arrival time (ps)           18700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell97  17450  18700  811123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell97         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 811183p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18640
-------------------------------------   ----- 
End-of-path arrival time (ps)           18640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell57  17390  18640  811183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell57         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 811183p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18640
-------------------------------------   ----- 
End-of-path arrival time (ps)           18640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell59  17390  18640  811183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell59         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 811183p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18640
-------------------------------------   ----- 
End-of-path arrival time (ps)           18640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37    1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell103  17390  18640  811183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell103        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 811579p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18244
-------------------------------------   ----- 
End-of-path arrival time (ps)           18244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q        macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell40  16994  18244  811579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell40         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 811579p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18244
-------------------------------------   ----- 
End-of-path arrival time (ps)           18244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell52  16994  18244  811579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell52         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 811579p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18244
-------------------------------------   ----- 
End-of-path arrival time (ps)           18244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell99  16994  18244  811579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell99         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 812072p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17751
-------------------------------------   ----- 
End-of-path arrival time (ps)           17751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell58  16501  17751  812072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell58         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 812072p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17751
-------------------------------------   ----- 
End-of-path arrival time (ps)           17751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell82  16501  17751  812072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell82         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 812134p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17690
-------------------------------------   ----- 
End-of-path arrival time (ps)           17690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell66  16440  17690  812134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell66         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 812134p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17690
-------------------------------------   ----- 
End-of-path arrival time (ps)           17690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell72  16440  17690  812134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell72         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 812134p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17690
-------------------------------------   ----- 
End-of-path arrival time (ps)           17690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell86  16440  17690  812134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell86         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 812134p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17690
-------------------------------------   ----- 
End-of-path arrival time (ps)           17690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell92  16440  17690  812134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell92         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 812239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17585
-------------------------------------   ----- 
End-of-path arrival time (ps)           17585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell64  16335  17585  812239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell64         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 812239p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17585
-------------------------------------   ----- 
End-of-path arrival time (ps)           17585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell89  16335  17585  812239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell89         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 812618p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17205
-------------------------------------   ----- 
End-of-path arrival time (ps)           17205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell54  15955  17205  812618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell54         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 812618p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17205
-------------------------------------   ----- 
End-of-path arrival time (ps)           17205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell88  15955  17205  812618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell88         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 812618p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17205
-------------------------------------   ----- 
End-of-path arrival time (ps)           17205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell98  15955  17205  812618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell98         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 812806p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17017
-------------------------------------   ----- 
End-of-path arrival time (ps)           17017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q        macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell42  15767  17017  812806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell42         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 812806p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17017
-------------------------------------   ----- 
End-of-path arrival time (ps)           17017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell70  15767  17017  812806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell70         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 812806p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17017
-------------------------------------   ----- 
End-of-path arrival time (ps)           17017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell75  15767  17017  812806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell75         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 812806p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17017
-------------------------------------   ----- 
End-of-path arrival time (ps)           17017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell85  15767  17017  812806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell85         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 812999p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16825
-------------------------------------   ----- 
End-of-path arrival time (ps)           16825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q        macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell43  15575  16825  812999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 812999p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16825
-------------------------------------   ----- 
End-of-path arrival time (ps)           16825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell56  15575  16825  812999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell56         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 812999p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16825
-------------------------------------   ----- 
End-of-path arrival time (ps)           16825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell80  15575  16825  812999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell80         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 812999p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16825
-------------------------------------   ----- 
End-of-path arrival time (ps)           16825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell87  15575  16825  812999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell87         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 813249p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16574
-------------------------------------   ----- 
End-of-path arrival time (ps)           16574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q        macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell47  15324  16574  813249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell47         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 813249p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16574
-------------------------------------   ----- 
End-of-path arrival time (ps)           16574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell50  15324  16574  813249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell50         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 813249p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16574
-------------------------------------   ----- 
End-of-path arrival time (ps)           16574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37    1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell100  15324  16574  813249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell100        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 813259p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16564
-------------------------------------   ----- 
End-of-path arrival time (ps)           16564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell60  15314  16564  813259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell60         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 813259p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16564
-------------------------------------   ----- 
End-of-path arrival time (ps)           16564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell73  15314  16564  813259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell73         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 813259p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16564
-------------------------------------   ----- 
End-of-path arrival time (ps)           16564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell95  15314  16564  813259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell95         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 813352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16471
-------------------------------------   ----- 
End-of-path arrival time (ps)           16471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q        macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell49  15221  16471  813352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell49         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 813352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16471
-------------------------------------   ----- 
End-of-path arrival time (ps)           16471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell83  15221  16471  813352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell83         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 813352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16471
-------------------------------------   ----- 
End-of-path arrival time (ps)           16471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell90  15221  16471  813352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell90         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 813365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16458
-------------------------------------   ----- 
End-of-path arrival time (ps)           16458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell53  15208  16458  813365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell53         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 813365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16458
-------------------------------------   ----- 
End-of-path arrival time (ps)           16458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell65  15208  16458  813365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell65         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 813365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16458
-------------------------------------   ----- 
End-of-path arrival time (ps)           16458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell91  15208  16458  813365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell91         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 813365p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16458
-------------------------------------   ----- 
End-of-path arrival time (ps)           16458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell94  15208  16458  813365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell94         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 813677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16146
-------------------------------------   ----- 
End-of-path arrival time (ps)           16146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell66  14896  16146  813677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell66         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 813677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16146
-------------------------------------   ----- 
End-of-path arrival time (ps)           16146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell72  14896  16146  813677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell72         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 813677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16146
-------------------------------------   ----- 
End-of-path arrival time (ps)           16146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell86  14896  16146  813677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell86         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 813677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16146
-------------------------------------   ----- 
End-of-path arrival time (ps)           16146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell92  14896  16146  813677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell92         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 813957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15866
-------------------------------------   ----- 
End-of-path arrival time (ps)           15866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q        macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell40  14616  15866  813957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell40         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 813957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15866
-------------------------------------   ----- 
End-of-path arrival time (ps)           15866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell52  14616  15866  813957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell52         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 813957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15866
-------------------------------------   ----- 
End-of-path arrival time (ps)           15866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell99  14616  15866  813957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell99         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 813990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15833
-------------------------------------   ----- 
End-of-path arrival time (ps)           15833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q        macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell41  14583  15833  813990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell41         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 813990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15833
-------------------------------------   ----- 
End-of-path arrival time (ps)           15833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q        macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell44  14583  15833  813990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell44         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 813990p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15833
-------------------------------------   ----- 
End-of-path arrival time (ps)           15833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell81  14583  15833  813990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell81         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 814282p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15542
-------------------------------------   ----- 
End-of-path arrival time (ps)           15542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q        macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell42  14292  15542  814282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell42         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 814282p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15542
-------------------------------------   ----- 
End-of-path arrival time (ps)           15542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell70  14292  15542  814282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell70         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 814282p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15542
-------------------------------------   ----- 
End-of-path arrival time (ps)           15542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell75  14292  15542  814282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell75         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 814282p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15542
-------------------------------------   ----- 
End-of-path arrival time (ps)           15542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell85  14292  15542  814282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell85         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 814286p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15537
-------------------------------------   ----- 
End-of-path arrival time (ps)           15537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell64  14287  15537  814286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell64         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 814286p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15537
-------------------------------------   ----- 
End-of-path arrival time (ps)           15537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell89  14287  15537  814286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell89         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_Joy:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_Joy:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 814493p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -4060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14780
-------------------------------------   ----- 
End-of-path arrival time (ps)           14780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:CtrlReg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:CtrlReg\/control_1      controlcell4   1210   1210  814493  RISE       1
\ADC_Joy:bSAR_SEQ:cnt_enable\/main_1      macrocell6     7327   8537  814493  RISE       1
\ADC_Joy:bSAR_SEQ:cnt_enable\/q           macrocell6     3350  11887  814493  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/enable  count7cell     2893  14780  814493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 814539p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15284
-------------------------------------   ----- 
End-of-path arrival time (ps)           15284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q        macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell49  14034  15284  814539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell49         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 814539p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15284
-------------------------------------   ----- 
End-of-path arrival time (ps)           15284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell83  14034  15284  814539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell83         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 814539p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15284
-------------------------------------   ----- 
End-of-path arrival time (ps)           15284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell90  14034  15284  814539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell90         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 814566p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15257
-------------------------------------   ----- 
End-of-path arrival time (ps)           15257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell53  14007  15257  814566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell53         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 814566p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15257
-------------------------------------   ----- 
End-of-path arrival time (ps)           15257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell65  14007  15257  814566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell65         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 814566p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15257
-------------------------------------   ----- 
End-of-path arrival time (ps)           15257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell91  14007  15257  814566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell91         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 814566p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15257
-------------------------------------   ----- 
End-of-path arrival time (ps)           15257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell94  14007  15257  814566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell94         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 814887p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14936
-------------------------------------   ----- 
End-of-path arrival time (ps)           14936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell64  13686  14936  814887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell64         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 814887p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14936
-------------------------------------   ----- 
End-of-path arrival time (ps)           14936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell89  13686  14936  814887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell89         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 814896p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14927
-------------------------------------   ----- 
End-of-path arrival time (ps)           14927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q        macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell42  13677  14927  814896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell42         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 814896p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14927
-------------------------------------   ----- 
End-of-path arrival time (ps)           14927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell70  13677  14927  814896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell70         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 814896p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14927
-------------------------------------   ----- 
End-of-path arrival time (ps)           14927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell75  13677  14927  814896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell75         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 814896p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14927
-------------------------------------   ----- 
End-of-path arrival time (ps)           14927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell85  13677  14927  814896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell85         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 815091p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14733
-------------------------------------   ----- 
End-of-path arrival time (ps)           14733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q        macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell45  13483  14733  815091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell45         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 815091p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14733
-------------------------------------   ----- 
End-of-path arrival time (ps)           14733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q        macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell46  13483  14733  815091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell46         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 815091p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14733
-------------------------------------   ----- 
End-of-path arrival time (ps)           14733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell55  13483  14733  815091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell55         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 815091p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14733
-------------------------------------   ----- 
End-of-path arrival time (ps)           14733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell62  13483  14733  815091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell62         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 815843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q        macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell41  12730  13980  815843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell41         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 815843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q        macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell44  12730  13980  815843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell44         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 815843p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell81  12730  13980  815843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell81         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 815959p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q        macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell49  12614  13864  815959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell49         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 815959p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell83  12614  13864  815959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell83         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 815959p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell90  12614  13864  815959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell90         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 816508p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13315
-------------------------------------   ----- 
End-of-path arrival time (ps)           13315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell53  12065  13315  816508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell53         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 816508p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13315
-------------------------------------   ----- 
End-of-path arrival time (ps)           13315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell65  12065  13315  816508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell65         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 816508p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13315
-------------------------------------   ----- 
End-of-path arrival time (ps)           13315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell91  12065  13315  816508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell91         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 816508p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13315
-------------------------------------   ----- 
End-of-path arrival time (ps)           13315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell94  12065  13315  816508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell94         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 817107p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12716
-------------------------------------   ----- 
End-of-path arrival time (ps)           12716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q        macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell47  11466  12716  817107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell47         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 817107p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12716
-------------------------------------   ----- 
End-of-path arrival time (ps)           12716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell50  11466  12716  817107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell50         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 817107p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12716
-------------------------------------   ----- 
End-of-path arrival time (ps)           12716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34    1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell100  11466  12716  817107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell100        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 817118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12706
-------------------------------------   ----- 
End-of-path arrival time (ps)           12706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell60  11456  12706  817118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell60         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 817118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12706
-------------------------------------   ----- 
End-of-path arrival time (ps)           12706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell73  11456  12706  817118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell73         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 817118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12706
-------------------------------------   ----- 
End-of-path arrival time (ps)           12706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell95  11456  12706  817118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell95         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 817459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12365
-------------------------------------   ----- 
End-of-path arrival time (ps)           12365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q        macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell41  11115  12365  817459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell41         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 817459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12365
-------------------------------------   ----- 
End-of-path arrival time (ps)           12365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q        macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell44  11115  12365  817459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell44         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 817459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12365
-------------------------------------   ----- 
End-of-path arrival time (ps)           12365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell81  11115  12365  817459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell81         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 817601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12222
-------------------------------------   ----- 
End-of-path arrival time (ps)           12222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q        macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell48  10972  12222  817601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell48         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 817601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12222
-------------------------------------   ----- 
End-of-path arrival time (ps)           12222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell69  10972  12222  817601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell69         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 817601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12222
-------------------------------------   ----- 
End-of-path arrival time (ps)           12222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell96  10972  12222  817601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell96         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 817601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12222
-------------------------------------   ----- 
End-of-path arrival time (ps)           12222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38    1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell101  10972  12222  817601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell101        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 817854p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11969
-------------------------------------   ----- 
End-of-path arrival time (ps)           11969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell67  10719  11969  817854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell67         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 817854p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11969
-------------------------------------   ----- 
End-of-path arrival time (ps)           11969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell79  10719  11969  817854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell79         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 817854p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11969
-------------------------------------   ----- 
End-of-path arrival time (ps)           11969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34    1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell102  10719  11969  817854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell102        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 817914p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11910
-------------------------------------   ----- 
End-of-path arrival time (ps)           11910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q        macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell41  10660  11910  817914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell41         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 817914p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11910
-------------------------------------   ----- 
End-of-path arrival time (ps)           11910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q        macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell44  10660  11910  817914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell44         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 817914p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11910
-------------------------------------   ----- 
End-of-path arrival time (ps)           11910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell81  10660  11910  817914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell81         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_Joy:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_Joy:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 818126p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -5360
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   827973

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9848
-------------------------------------   ---- 
End-of-path arrival time (ps)           9848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:CtrlReg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:CtrlReg\/control_1    controlcell4   1210   1210  814493  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/load  count7cell     8638   9848  818126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 818138p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell67  10436  11686  818138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell67         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 818138p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell79  10436  11686  818138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell79         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 818138p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38    1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell102  10436  11686  818138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell102        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 818207p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11617
-------------------------------------   ----- 
End-of-path arrival time (ps)           11617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell57  10367  11617  818207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell57         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 818207p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11617
-------------------------------------   ----- 
End-of-path arrival time (ps)           11617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell59  10367  11617  818207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell59         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 818207p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11617
-------------------------------------   ----- 
End-of-path arrival time (ps)           11617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34    1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell103  10367  11617  818207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell103        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 818209p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11614
-------------------------------------   ----- 
End-of-path arrival time (ps)           11614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell71  10364  11614  818209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell71         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 818209p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11614
-------------------------------------   ----- 
End-of-path arrival time (ps)           11614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell77  10364  11614  818209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell77         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 818209p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11614
-------------------------------------   ----- 
End-of-path arrival time (ps)           11614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell93  10364  11614  818209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell93         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 818223p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell61  10350  11600  818223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell61         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 818223p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell74  10350  11600  818223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell74         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 818223p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell76  10350  11600  818223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell76         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 818223p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11600
-------------------------------------   ----- 
End-of-path arrival time (ps)           11600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell97  10350  11600  818223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell97         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 818375p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell66  10198  11448  818375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell66         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 818375p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell72  10198  11448  818375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell72         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 818375p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell86  10198  11448  818375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell86         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 818375p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell92  10198  11448  818375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell92         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 818395p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11429
-------------------------------------   ----- 
End-of-path arrival time (ps)           11429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q        macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell40  10179  11429  818395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell40         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 818395p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11429
-------------------------------------   ----- 
End-of-path arrival time (ps)           11429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell52  10179  11429  818395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell52         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 818395p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11429
-------------------------------------   ----- 
End-of-path arrival time (ps)           11429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell99  10179  11429  818395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell99         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 818398p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell64  10176  11426  818398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell64         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 818398p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell89  10176  11426  818398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell89         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 818400p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q        macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell48  10173  11423  818400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell48         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 818400p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell69  10173  11423  818400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell69         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 818400p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell96  10173  11423  818400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell96         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 818400p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34    1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell101  10173  11423  818400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell101        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 818407p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11416
-------------------------------------   ----- 
End-of-path arrival time (ps)           11416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q        macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell42  10166  11416  818407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell42         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 818407p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11416
-------------------------------------   ----- 
End-of-path arrival time (ps)           11416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell70  10166  11416  818407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell70         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 818407p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11416
-------------------------------------   ----- 
End-of-path arrival time (ps)           11416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell75  10166  11416  818407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell75         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 818407p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11416
-------------------------------------   ----- 
End-of-path arrival time (ps)           11416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell85  10166  11416  818407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell85         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 818796p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11027
-------------------------------------   ----- 
End-of-path arrival time (ps)           11027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  795798  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell37   9087  11027  818796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 818939p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10884
-------------------------------------   ----- 
End-of-path arrival time (ps)           10884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell68   9634  10884  818939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell68         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 818939p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10884
-------------------------------------   ----- 
End-of-path arrival time (ps)           10884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell84   9634  10884  818939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell84         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 819225p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell68   9348  10598  819225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell68         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 819225p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell84   9348  10598  819225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell84         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 819278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q        macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell48   9295  10545  819278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell48         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 819278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell69   9295  10545  819278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell69         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 819278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell96   9295  10545  819278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell96         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 819278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37    1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell101   9295  10545  819278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell101        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 819451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell61   9122  10372  819451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell61         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 819451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell74   9122  10372  819451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell74         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 819451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell76   9122  10372  819451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell76         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 819451p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell97   9122  10372  819451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell97         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 819470p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10353
-------------------------------------   ----- 
End-of-path arrival time (ps)           10353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell71   9103  10353  819470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell71         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 819470p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10353
-------------------------------------   ----- 
End-of-path arrival time (ps)           10353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell77   9103  10353  819470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell77         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 819470p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10353
-------------------------------------   ----- 
End-of-path arrival time (ps)           10353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell93   9103  10353  819470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell93         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 819473p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10350
-------------------------------------   ----- 
End-of-path arrival time (ps)           10350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell57   9100  10350  819473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell57         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 819473p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10350
-------------------------------------   ----- 
End-of-path arrival time (ps)           10350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell59   9100  10350  819473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell59         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 819473p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10350
-------------------------------------   ----- 
End-of-path arrival time (ps)           10350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35    1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell103   9100  10350  819473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell103        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 819476p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10347
-------------------------------------   ----- 
End-of-path arrival time (ps)           10347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell53   9097  10347  819476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell53         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 819476p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10347
-------------------------------------   ----- 
End-of-path arrival time (ps)           10347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell65   9097  10347  819476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell65         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 819476p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10347
-------------------------------------   ----- 
End-of-path arrival time (ps)           10347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell91   9097  10347  819476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell91         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 819476p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10347
-------------------------------------   ----- 
End-of-path arrival time (ps)           10347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell94   9097  10347  819476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell94         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 819486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10337
-------------------------------------   ----- 
End-of-path arrival time (ps)           10337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q        macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell49   9087  10337  819486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell49         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 819486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10337
-------------------------------------   ----- 
End-of-path arrival time (ps)           10337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell83   9087  10337  819486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell83         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 819486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10337
-------------------------------------   ----- 
End-of-path arrival time (ps)           10337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell90   9087  10337  819486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell90         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 819486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10337
-------------------------------------   ----- 
End-of-path arrival time (ps)           10337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q        macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell40   9087  10337  819486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell40         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 819486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10337
-------------------------------------   ----- 
End-of-path arrival time (ps)           10337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell52   9087  10337  819486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell52         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 819486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10337
-------------------------------------   ----- 
End-of-path arrival time (ps)           10337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell99   9087  10337  819486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell99         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 819560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10264
-------------------------------------   ----- 
End-of-path arrival time (ps)           10264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q        macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell41   9014  10264  819560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_1\/clock_0               macrocell41         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 819560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10264
-------------------------------------   ----- 
End-of-path arrival time (ps)           10264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q        macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell44   9014  10264  819560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_4\/clock_0               macrocell44         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 819560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10264
-------------------------------------   ----- 
End-of-path arrival time (ps)           10264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell81   9014  10264  819560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_41\/clock_0              macrocell81         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 819589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10235
-------------------------------------   ----- 
End-of-path arrival time (ps)           10235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q        macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell43   8985  10235  819589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 819589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10235
-------------------------------------   ----- 
End-of-path arrival time (ps)           10235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell56   8985  10235  819589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell56         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 819589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10235
-------------------------------------   ----- 
End-of-path arrival time (ps)           10235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell80   8985  10235  819589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell80         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 819589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10235
-------------------------------------   ----- 
End-of-path arrival time (ps)           10235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell87   8985  10235  819589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell87         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 819591p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10233
-------------------------------------   ----- 
End-of-path arrival time (ps)           10233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell54   8983  10233  819591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell54         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 819591p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10233
-------------------------------------   ----- 
End-of-path arrival time (ps)           10233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell88   8983  10233  819591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell88         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 819591p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10233
-------------------------------------   ----- 
End-of-path arrival time (ps)           10233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell98   8983  10233  819591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell98         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 819608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10215
-------------------------------------   ----- 
End-of-path arrival time (ps)           10215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell58   8965  10215  819608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell58         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 819608p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10215
-------------------------------------   ----- 
End-of-path arrival time (ps)           10215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell82   8965  10215  819608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell82         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 819679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell66   8894  10144  819679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell66         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 819679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell72   8894  10144  819679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell72         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 819679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell86   8894  10144  819679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell86         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 819679p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell92   8894  10144  819679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell92         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 819699p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10125
-------------------------------------   ----- 
End-of-path arrival time (ps)           10125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q        macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell40   8875  10125  819699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_0\/clock_0               macrocell40         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 819699p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10125
-------------------------------------   ----- 
End-of-path arrival time (ps)           10125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell52   8875  10125  819699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_12\/clock_0              macrocell52         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 819699p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10125
-------------------------------------   ----- 
End-of-path arrival time (ps)           10125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell99   8875  10125  819699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_59\/clock_0              macrocell99         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 819764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10059
-------------------------------------   ----- 
End-of-path arrival time (ps)           10059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell51   8809  10059  819764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell51         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 819764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10059
-------------------------------------   ----- 
End-of-path arrival time (ps)           10059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell63   8809  10059  819764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell63         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 819764p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10059
-------------------------------------   ----- 
End-of-path arrival time (ps)           10059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell78   8809  10059  819764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell78         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 819774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10050
-------------------------------------   ----- 
End-of-path arrival time (ps)           10050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell68   8800  10050  819774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell68         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 819774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10050
-------------------------------------   ----- 
End-of-path arrival time (ps)           10050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell84   8800  10050  819774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell84         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 819804p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell67   8769  10019  819804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell67         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 819804p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell79   8769  10019  819804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell79         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 819804p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37    1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell102   8769  10019  819804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell102        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 819871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell51   8702   9952  819871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell51         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 819871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell63   8702   9952  819871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell63         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 819871p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell78   8702   9952  819871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell78         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 819905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q        macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell48   8668   9918  819905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell48         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 819905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell69   8668   9918  819905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell69         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 819905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell96   8668   9918  819905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell96         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 819905p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39    1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell101   8668   9918  819905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell101        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 819914p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9910
-------------------------------------   ---- 
End-of-path arrival time (ps)           9910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell67   8660   9910  819914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell67         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 819914p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9910
-------------------------------------   ---- 
End-of-path arrival time (ps)           9910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell79   8660   9910  819914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell79         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 819914p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9910
-------------------------------------   ---- 
End-of-path arrival time (ps)           9910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39    1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell102   8660   9910  819914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell102        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 820066p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell66   8508   9758  820066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_26\/clock_0              macrocell66         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 820066p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell72   8508   9758  820066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_32\/clock_0              macrocell72         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 820066p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell86   8508   9758  820066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_46\/clock_0              macrocell86         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 820066p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell92   8508   9758  820066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_52\/clock_0              macrocell92         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 820141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9682
-------------------------------------   ---- 
End-of-path arrival time (ps)           9682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell51   8432   9682  820141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell51         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 820141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9682
-------------------------------------   ---- 
End-of-path arrival time (ps)           9682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell63   8432   9682  820141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell63         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820141p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9682
-------------------------------------   ---- 
End-of-path arrival time (ps)           9682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell78   8432   9682  820141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell78         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 820430p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9393
-------------------------------------   ---- 
End-of-path arrival time (ps)           9393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  796074  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell36   7453   9393  820430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 820460p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9364
-------------------------------------   ---- 
End-of-path arrival time (ps)           9364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  795230  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell35   7424   9364  820460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 820632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q        macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell47   7941   9191  820632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell47         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 820632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell50   7941   9191  820632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell50         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 820632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35    1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell100   7941   9191  820632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell100        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 820646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9178
-------------------------------------   ---- 
End-of-path arrival time (ps)           9178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q        macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell45   7928   9178  820646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell45         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 820646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9178
-------------------------------------   ---- 
End-of-path arrival time (ps)           9178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q        macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell46   7928   9178  820646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell46         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 820646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9178
-------------------------------------   ---- 
End-of-path arrival time (ps)           9178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell55   7928   9178  820646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell55         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 820646p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9178
-------------------------------------   ---- 
End-of-path arrival time (ps)           9178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell62   7928   9178  820646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell62         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 820687p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell51   7886   9136  820687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell51         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 820687p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell63   7886   9136  820687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell63         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820687p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell78   7886   9136  820687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell78         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 820754p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9070
-------------------------------------   ---- 
End-of-path arrival time (ps)           9070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell61   7820   9070  820754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell61         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 820754p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9070
-------------------------------------   ---- 
End-of-path arrival time (ps)           9070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell74   7820   9070  820754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell74         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 820754p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9070
-------------------------------------   ---- 
End-of-path arrival time (ps)           9070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell76   7820   9070  820754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell76         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 820754p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9070
-------------------------------------   ---- 
End-of-path arrival time (ps)           9070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell97   7820   9070  820754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell97         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 820767p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell71   7806   9056  820767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell71         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 820767p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell77   7806   9056  820767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell77         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 820767p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell93   7806   9056  820767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell93         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 820779p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9045
-------------------------------------   ---- 
End-of-path arrival time (ps)           9045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell57   7795   9045  820779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell57         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 820779p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9045
-------------------------------------   ---- 
End-of-path arrival time (ps)           9045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell59   7795   9045  820779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell59         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 820779p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9045
-------------------------------------   ---- 
End-of-path arrival time (ps)           9045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38    1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell103   7795   9045  820779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell103        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 820836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell60   7738   8988  820836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell60         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 820836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell73   7738   8988  820836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell73         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 820836p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell95   7738   8988  820836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell95         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 820948p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell54   7625   8875  820948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell54         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 820948p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell88   7625   8875  820948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell88         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 820948p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell98   7625   8875  820948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell98         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 820950p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q        macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell43   7624   8874  820950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 820950p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell56   7624   8874  820950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell56         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 820950p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell80   7624   8874  820950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell80         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 820950p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell87   7624   8874  820950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell87         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 820981p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q        macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell43   7592   8842  820981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 820981p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell56   7592   8842  820981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell56         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 820981p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell80   7592   8842  820981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell80         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 820981p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell87   7592   8842  820981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell87         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 820983p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell54   7590   8840  820983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell54         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 820983p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell88   7590   8840  820983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell88         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 820983p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell98   7590   8840  820983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell98         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 821003p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell58   7571   8821  821003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell58         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 821003p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell82   7571   8821  821003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell82         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 821147p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell64   7426   8676  821147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell64         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 821147p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell89   7426   8676  821147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell89         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 821164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q        macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell42   7410   8660  821164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell42         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 821164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell70   7410   8660  821164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell70         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 821164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell75   7410   8660  821164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell75         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 821164p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell85   7410   8660  821164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell85         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_Joy:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_Joy:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 821832p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9402
-------------------------------------   ---- 
End-of-path arrival time (ps)           9402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:CtrlReg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:CtrlReg\/control_0      controlcell4   1210   1210  821832  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     8192   9402  821832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 822011p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q        macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell47   6563   7813  822011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell47         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 822011p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell50   6563   7813  822011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell50         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 822011p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38    1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell100   6563   7813  822011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell100        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 822090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell68   6483   7733  822090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell68         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 822090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell84   6483   7733  822090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell84         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 822112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7712
-------------------------------------   ---- 
End-of-path arrival time (ps)           7712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell54   6462   7712  822112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell54         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 822112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7712
-------------------------------------   ---- 
End-of-path arrival time (ps)           7712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell88   6462   7712  822112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell88         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 822112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7712
-------------------------------------   ---- 
End-of-path arrival time (ps)           7712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell98   6462   7712  822112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell98         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 822117p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell58   6456   7706  822117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell58         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 822117p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell82   6456   7706  822117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell82         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 822226p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell53   6348   7598  822226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell53         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 822226p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell65   6348   7598  822226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell65         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 822226p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell91   6348   7598  822226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell91         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 822226p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell94   6348   7598  822226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell94         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 822242p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q        macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell49   6331   7581  822242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell49         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 822242p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell83   6331   7581  822242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell83         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 822242p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell90   6331   7581  822242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell90         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 822274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7550
-------------------------------------   ---- 
End-of-path arrival time (ps)           7550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell57   6300   7550  822274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_17\/clock_0              macrocell57         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 822274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7550
-------------------------------------   ---- 
End-of-path arrival time (ps)           7550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell59   6300   7550  822274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_19\/clock_0              macrocell59         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 822274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7550
-------------------------------------   ---- 
End-of-path arrival time (ps)           7550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39    1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell103   6300   7550  822274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_63\/clock_0              macrocell103        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 822593p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7231
-------------------------------------   ---- 
End-of-path arrival time (ps)           7231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  796195  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell34   5291   7231  822593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 822630p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell58   5944   7194  822630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell58         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 822630p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell82   5944   7194  822630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell82         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 822644p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q        macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell45   5929   7179  822644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell45         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 822644p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q        macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell46   5929   7179  822644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell46         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 822644p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell55   5929   7179  822644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell55         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 822644p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell62   5929   7179  822644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell62         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 822829p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell61   5745   6995  822829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_21\/clock_0              macrocell61         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 822829p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell74   5745   6995  822829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_34\/clock_0              macrocell74         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 822829p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell76   5745   6995  822829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_36\/clock_0              macrocell76         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 822829p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6995
-------------------------------------   ---- 
End-of-path arrival time (ps)           6995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell97   5745   6995  822829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_57\/clock_0              macrocell97         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 823118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q        macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell43   5455   6705  823118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 823118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell56   5455   6705  823118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell56         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 823118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell80   5455   6705  823118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell80         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 823118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell87   5455   6705  823118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell87         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 823274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell71   5299   6549  823274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_31\/clock_0              macrocell71         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 823274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell77   5299   6549  823274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_37\/clock_0              macrocell77         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 823274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell93   5299   6549  823274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_53\/clock_0              macrocell93         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 823409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q        macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell48   5165   6415  823409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell48         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 823409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell69   5165   6415  823409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell69         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 823409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell96   5165   6415  823409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell96         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 823409p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35    1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell101   5165   6415  823409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell101        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 823541p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell60   5033   6283  823541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell60         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 823541p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell73   5033   6283  823541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell73         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 823541p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell95   5033   6283  823541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell95         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 823547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q        macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell45   5026   6276  823547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell45         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 823547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q        macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell46   5026   6276  823547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell46         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 823547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell55   5026   6276  823547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell55         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 823547p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/q         macrocell38   1250   1250  794633  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell62   5026   6276  823547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell62         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 823681p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell51   4893   6143  823681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell51         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 823681p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell63   4893   6143  823681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell63         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 823681p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell78   4893   6143  823681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell78         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 823994p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  796032  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell38   3890   5830  823994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_1\/clock_0                macrocell38         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 824021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q        macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell47   4553   5803  824021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_7\/clock_0               macrocell47         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 824021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell50   4553   5803  824021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_10\/clock_0              macrocell50         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 824021p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39    1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell100   4553   5803  824021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_60\/clock_0              macrocell100        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 824026p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q        macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell45   4547   5797  824026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_5\/clock_0               macrocell45         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 824026p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q        macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell46   4547   5797  824026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_6\/clock_0               macrocell46         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 824026p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell55   4547   5797  824026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_15\/clock_0              macrocell55         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 824026p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell62   4547   5797  824026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_22\/clock_0              macrocell62         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 824051p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell68   4523   5773  824051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell68         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 824051p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell84   4523   5773  824051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell84         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 824095p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell67   4479   5729  824095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell67         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 824095p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell79   4479   5729  824095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell79         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 824095p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35    1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell102   4479   5729  824095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell102        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 824133p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell68   4441   5691  824133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_28\/clock_0              macrocell68         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 824133p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell84   4441   5691  824133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_44\/clock_0              macrocell84         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 824585p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:ChannelCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  796075  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell39   3298   5238  824585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 824812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell67   3762   5012  824812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_27\/clock_0              macrocell67         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 824812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell79   3762   5012  824812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_39\/clock_0              macrocell79         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 824812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36    1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell102   3762   5012  824812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_62\/clock_0              macrocell102        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 824813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q        macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell48   3761   5011  824813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_8\/clock_0               macrocell48         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 824813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell69   3761   5011  824813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_29\/clock_0              macrocell69         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 824813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36   1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell96   3761   5011  824813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_56\/clock_0              macrocell96         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 824813p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_3\/q         macrocell36    1250   1250  798186  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell101   3761   5011  824813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_61\/clock_0              macrocell101        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 824823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell60   3750   5000  824823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_20\/clock_0              macrocell60         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 824823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell73   3750   5000  824823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_33\/clock_0              macrocell73         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 824823p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/clock_0                macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_0\/q         macrocell39   1250   1250  795469  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell95   3750   5000  824823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_55\/clock_0              macrocell95         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 824874p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell64   3699   4949  824874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_24\/clock_0              macrocell64         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 824874p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell89   3699   4949  824874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_49\/clock_0              macrocell89         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 824883p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q        macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell42   3690   4940  824883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_2\/clock_0               macrocell42         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 824883p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell70   3690   4940  824883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_30\/clock_0              macrocell70         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 824883p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell75   3690   4940  824883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_35\/clock_0              macrocell75         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 824883p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell85   3690   4940  824883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_45\/clock_0              macrocell85         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2941/q
Path End       : \ADC_Joy:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_Joy:bSAR_SEQ:EOCSts\/clock
Path slack     : 824960p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   832833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7874
-------------------------------------   ---- 
End-of-path arrival time (ps)           7874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2941/clock_0                                           macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
Net_2941/q                          macrocell104   1250   1250  824960  RISE       1
\ADC_Joy:bSAR_SEQ:EOCSts\/status_0  statuscell1    6624   7874  824960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 824967p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell51   3607   4857  824967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_11\/clock_0              macrocell51         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 824967p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell63   3607   4857  824967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_23\/clock_0              macrocell63         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 824967p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/clock_0                macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_4\/q         macrocell35   1250   1250  799065  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell78   3607   4857  824967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_38\/clock_0              macrocell78         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 825459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell54   3115   4365  825459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_14\/clock_0              macrocell54         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 825459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell88   3115   4365  825459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_48\/clock_0              macrocell88         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 825459p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell98   3115   4365  825459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_58\/clock_0              macrocell98         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 825464p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell58   3109   4359  825464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_18\/clock_0              macrocell58         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 825464p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell82   3109   4359  825464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_42\/clock_0              macrocell82         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 825465p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q        macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell43   3109   4359  825465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_3\/clock_0               macrocell43         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 825465p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell56   3109   4359  825465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_16\/clock_0              macrocell56         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 825465p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell80   3109   4359  825465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_40\/clock_0              macrocell80         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 825465p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_5\/q         macrocell34   1250   1250  794941  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell87   3109   4359  825465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_47\/clock_0              macrocell87         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 825784p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q        macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell49   2790   4040  825784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_9\/clock_0               macrocell49         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 825784p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell83   2790   4040  825784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_43\/clock_0              macrocell83         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 825784p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell90   2790   4040  825784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_50\/clock_0              macrocell90         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 825791p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell53   2782   4032  825791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_13\/clock_0              macrocell53         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 825791p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell65   2782   4032  825791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_25\/clock_0              macrocell65         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 825791p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell91   2782   4032  825791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_51\/clock_0              macrocell91         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 825791p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_Joy:AMuxHw_2_Decoder_old_id_2\/q         macrocell37   1250   1250  795071  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell94   2782   4032  825791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:AMuxHw_2_Decoder_one_hot_54\/clock_0              macrocell94         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_Joy:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_Joy:bSAR_SEQ:EOCSts\/clock
Path slack     : 825929p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:CtrlReg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:CtrlReg\/control_0  controlcell4   1210   1210  821832  RISE       1
\ADC_Joy:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4094   5304  825929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:EOCSts\/clock                            statuscell1         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_2941/clk_en
Capture Clock  : Net_2941/clock_0
Path slack     : 825931p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:CtrlReg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:CtrlReg\/control_0  controlcell4   1210   1210  821832  RISE       1
Net_2941/clk_en                       macrocell104   4092   5302  825931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2941/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_Joy:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_Joy:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 825931p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -2100
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:CtrlReg\/clock                           controlcell4        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:CtrlReg\/control_0  controlcell4   1210   1210  821832  RISE       1
\ADC_Joy:bSAR_SEQ:nrq_reg\/clk_en     macrocell106   4092   5302  825931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:nrq_reg\/clock_0                         macrocell106        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_Joy:bSAR_SEQ:nrq_reg\/q
Path End       : Net_2941/main_1
Capture Clock  : Net_2941/clock_0
Path slack     : 826269p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (ADC_Joy_IntClock:R#1 vs. ADC_Joy_IntClock:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_Joy:bSAR_SEQ:nrq_reg\/clock_0                         macrocell106        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\ADC_Joy:bSAR_SEQ:nrq_reg\/q  macrocell106   1250   1250  826269  RISE       1
Net_2941/main_1               macrocell104   2304   3554  826269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2941/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17538
-------------------------------------   ----- 
End-of-path arrival time (ps)           17538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                      macrocell125    1250   1250  1059605  RISE       1
\UART_LOG:BUART:counter_load_not\/main_1           macrocell15    10612  11862  1059605  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell15     3350  15212  1059605  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2326  17538  1059605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14297
-------------------------------------   ----- 
End-of-path arrival time (ps)           14297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q            macrocell131   1250   1250  1063676  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_2  macrocell18    6815   8065  1063676  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell18    3350  11415  1063676  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell     2882  14297  1063676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1065769p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17065
-------------------------------------   ----- 
End-of-path arrival time (ps)           17065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q        macrocell125   1250   1250  1059605  RISE       1
\UART_LOG:BUART:tx_status_0\/main_1  macrocell16    8059   9309  1065769  RISE       1
\UART_LOG:BUART:tx_status_0\/q       macrocell16    3350  12659  1065769  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0  statusicell7   4405  17065  1065769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell7        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067306p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell128    1250   1250  1064540  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   8768  10018  1067306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9727
-------------------------------------   ---- 
End-of-path arrival time (ps)           9727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell125    1250   1250  1059605  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   8477   9727  1067596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1067693p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15141
-------------------------------------   ----- 
End-of-path arrival time (ps)           15141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1067693  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell20     2239   5819  1067693  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell20     3350   9169  1067693  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell8    5972  15141  1067693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1067957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11866
-------------------------------------   ----- 
End-of-path arrival time (ps)           11866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell128   1250   1250  1064540  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell131  10616  11866  1067957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1067957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11866
-------------------------------------   ----- 
End-of-path arrival time (ps)           11866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell128   1250   1250  1064540  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0    macrocell132  10616  11866  1067957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1067957p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11866
-------------------------------------   ----- 
End-of-path arrival time (ps)           11866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell128   1250   1250  1064540  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell134  10616  11866  1067957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell134        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068159p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1065937  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   8974   9164  1068159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1069414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell125   1250   1250  1059605  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell126   9160  10410  1069414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1069414p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell125   1250   1250  1059605  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell127   9160  10410  1069414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1069423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell125   1250   1250  1059605  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell123   9151  10401  1069423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1069423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10401
-------------------------------------   ----- 
End-of-path arrival time (ps)           10401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell125   1250   1250  1059605  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell124   9151  10401  1069423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1069535p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10289
-------------------------------------   ----- 
End-of-path arrival time (ps)           10289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell125   1250   1250  1059605  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell125   9039  10289  1069535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1069597p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10226
-------------------------------------   ----- 
End-of-path arrival time (ps)           10226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1065937  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell125   10036  10226  1069597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1070500p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1065937  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell124    9133   9323  1070500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1070513p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9310
-------------------------------------   ---- 
End-of-path arrival time (ps)           9310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1065937  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell126    9120   9310  1070513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1070513p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9310
-------------------------------------   ---- 
End-of-path arrival time (ps)           9310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1065937  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell127    9120   9310  1070513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1070623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1070623  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell131   7260   9200  1070623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1070623p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1070623  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell132   7260   9200  1070623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1070666p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell126   1250   1250  1060844  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell125   7907   9157  1070666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell124    1250   1250  1061497  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   5133   6383  1070940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1070953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8870
-------------------------------------   ---- 
End-of-path arrival time (ps)           8870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1070953  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell123    8680   8870  1070953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1070953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8870
-------------------------------------   ---- 
End-of-path arrival time (ps)           8870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1070953  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell124    8680   8870  1070953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1071011p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8812
-------------------------------------   ---- 
End-of-path arrival time (ps)           8812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell131   1250   1250  1063676  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3  macrocell129   7562   8812  1071011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1071011p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8812
-------------------------------------   ---- 
End-of-path arrival time (ps)           8812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell131   1250   1250  1063676  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell130   7562   8812  1071011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1071011p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8812
-------------------------------------   ---- 
End-of-path arrival time (ps)           8812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell131   1250   1250  1063676  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell138   7562   8812  1071011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1071052p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8772
-------------------------------------   ---- 
End-of-path arrival time (ps)           8772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell132   1250   1250  1063701  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell129   7522   8772  1071052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1071052p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8772
-------------------------------------   ---- 
End-of-path arrival time (ps)           8772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell132   1250   1250  1063701  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell130   7522   8772  1071052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1071052p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8772
-------------------------------------   ---- 
End-of-path arrival time (ps)           8772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell132   1250   1250  1063701  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell138   7522   8772  1071052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071079p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell129    1250   1250  1065483  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   4995   6245  1071079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1071240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell129   1250   1250  1065483  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell131   7333   8583  1071240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1071240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell129   1250   1250  1065483  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1  macrocell132   7333   8583  1071240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071240p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell129   1250   1250  1065483  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell134   7333   8583  1071240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell134        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1071250p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1071250  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell131   6634   8574  1071250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1071250p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1071250  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell132   6634   8574  1071250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1071438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8385
-------------------------------------   ---- 
End-of-path arrival time (ps)           8385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell126   1250   1250  1060844  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell126   7135   8385  1071438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1071438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8385
-------------------------------------   ---- 
End-of-path arrival time (ps)           8385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell126   1250   1250  1060844  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell127   7135   8385  1071438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1071442p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1071442  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell131   6441   8381  1071442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1071442p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1071442  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5         macrocell132   6441   8381  1071442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1071633p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell139        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell139   1250   1250  1071633  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell132   6941   8191  1071633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1071905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1070953  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell126    7729   7919  1071905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1072065p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell124   1250   1250  1061497  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell123   6508   7758  1072065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1072065p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell124   1250   1250  1061497  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell124   6508   7758  1072065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7730
-------------------------------------   ---- 
End-of-path arrival time (ps)           7730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell133   1250   1250  1072093  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell131   6480   7730  1072093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7730
-------------------------------------   ---- 
End-of-path arrival time (ps)           7730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell133   1250   1250  1072093  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2   macrocell132   6480   7730  1072093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072316p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell133    1250   1250  1072093  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   3757   5007  1072316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1072539p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  1072539  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell123    2914   7284  1072539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1068540  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell125    2962   6542  1073281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell126   1250   1250  1060844  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell123   5286   6536  1073287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell126   1250   1250  1060844  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell124   5286   6536  1073287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073459p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell124   1250   1250  1061497  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell125   5114   6364  1073459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073856p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell133   1250   1250  1072093  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2   macrocell129   4718   5968  1073856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073856p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell133   1250   1250  1072093  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell130   4718   5968  1073856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073856p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell133   1250   1250  1072093  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell138   4718   5968  1073856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073944p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell135   1250   1250  1069966  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8  macrocell129   4630   5880  1073944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073944p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell135   1250   1250  1069966  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell138   4630   5880  1073944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1070623  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell129   3892   5832  1073991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1070623  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell130   3892   5832  1073991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell124   1250   1250  1061497  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell126   3891   5141  1074682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074682p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell124   1250   1250  1061497  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell127   3891   5141  1074682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1074743p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell138   1250   1250  1074743  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell8   6840   8090  1074743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell131   1250   1250  1063676  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell131   3748   4998  1074826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell131   1250   1250  1063676  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3  macrocell132   3748   4998  1074826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell131   1250   1250  1063676  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell134   3748   4998  1074826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell134        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074894p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell127   1250   1250  1074894  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell125   3679   4929  1074894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell125        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074974p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1074974  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell133   2909   4849  1074974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074991  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell133   2893   4833  1074991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074991  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0        macrocell135   2893   4833  1074991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074991  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0        macrocell136   2893   4833  1074991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074994p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074994  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell133   2889   4829  1074994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell133        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074994p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074994  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell135   2889   4829  1074994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074994p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074994  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell136   2889   4829  1074994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075077p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell123   1250   1250  1075077  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell123   3496   4746  1075077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075158p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell129   1250   1250  1065483  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1  macrocell129   3415   4665  1075158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075158p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell129   1250   1250  1065483  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell130   3415   4665  1075158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075158p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell129   1250   1250  1065483  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1  macrocell138   3415   4665  1075158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075242p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1071250  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell129   2642   4582  1075242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075242p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1071250  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell130   2642   4582  1075242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell136   1250   1250  1070504  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell129   3298   4548  1075276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell136   1250   1250  1070504  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell138   3298   4548  1075276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075409p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell132   1250   1250  1063701  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell131   3164   4414  1075409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075409p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell132   1250   1250  1063701  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell132   3164   4414  1075409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075409p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell132   1250   1250  1063701  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell134   3164   4414  1075409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell134        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075508p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell135   1250   1250  1069966  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2  macrocell135   3065   4315  1075508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1071442  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5         macrocell129   2313   4253  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1071442  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell130   2313   4253  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075795p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell127   1250   1250  1074894  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell126   2778   4028  1075795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075811p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell127   1250   1250  1074894  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell123   2763   4013  1075811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075811p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell127   1250   1250  1074894  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell124   2763   4013  1075811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075917p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4287
-------------------------------------   ---- 
End-of-path arrival time (ps)           4287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell130    1250   1250  1069210  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   3037   4287  1075917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell136   1250   1250  1070504  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell135   2527   3777  1076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1076047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell136   1250   1250  1070504  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell136   2527   3777  1076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell136        0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076254p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell128   1250   1250  1064540  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0    macrocell129   2320   3570  1076254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell129        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1076254p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell128   1250   1250  1064540  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell130   2320   3570  1076254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076254p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell128   1250   1250  1064540  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0   macrocell138   2320   3570  1076254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell138        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

