[#xtheadbs-insns-tst,reftext=Test bit]
==== th.tst

Synopsis::
Tests if a single bit is set.

Mnemonic::
th.tst _rd_, _rs1_, _imm6_

Encoding::
[wavedrom, , svg]
....
{reg:[
    { bits:  7, name: 0xb, attr: ['custom-0, 32 bit'] },
    { bits:  5, name: 'rd' },
    { bits:  3, name: 0x1, attr: ['Arithmetic'] },
    { bits:  5, name: 'rs1' },
    { bits:  6, name: 'rs2' },
    { bits:  6, name: 0x22 },
]}
....

Description::
This instruction tests if a single bit is set.
If so, _rd_ will be set to 1. Otherwise, _rd_ will be set to 0.

Operation::
[source,sail]
--
// illegal instruction exceptions
if (mxstatus.theadisaee != 1)
{
  <raise illegal instruction exception>
}

// execute instruction
if (reg[rs1] & (1 << imm6))
  rd := 1
else
  rd := 0
--

Permission::
This instruction is available in `M` mode, `S` mode, and `U` mode.

Exceptions::
This instruction does not trigger any exceptions.

Availability::
The instruction is only available if `mxstatus.theadisaee` is set to `1`.
Otherwise this instruction will trigger an illegal instruction exception.

Included in::
[%header]
|===
|Extension

|XTheadBs (<<#xtheadbs>>)
|===
