Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  8 17:52:14 2022
| Host         : DESKTOP-25RL91O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_unit_timing_summary_routed.rpt -pb main_unit_timing_summary_routed.pb -rpx main_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : main_unit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.011        0.000                      0                  748        0.104        0.000                      0                  748        4.500        0.000                       0                   308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.011        0.000                      0                  676        0.104        0.000                      0                  676        4.500        0.000                       0                   308  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.388        0.000                      0                   72        0.559        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 temp_sensor/I2C/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 3.036ns (46.709%)  route 3.464ns (53.291%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  temp_sensor/I2C/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  temp_sensor/I2C/counter_reg[2]/Q
                         net (fo=2, routed)           0.463     6.247    temp_sensor/I2C/counter_reg[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  temp_sensor/I2C/counter1_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.904    temp_sensor/I2C/counter1_carry_i_11_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  temp_sensor/I2C/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.021    temp_sensor/I2C/counter1_carry_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  temp_sensor/I2C/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.138    temp_sensor/I2C/counter1_carry_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  temp_sensor/I2C/counter1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.255    temp_sensor/I2C/counter1_carry__0_i_5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  temp_sensor/I2C/counter1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.372    temp_sensor/I2C/counter1_carry__0_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.611 f  temp_sensor/I2C/counter1_carry__1_i_5/O[2]
                         net (fo=4, routed)           1.150     8.761    temp_sensor/I2C/counter1_carry__1_i_5_n_5
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  temp_sensor/I2C/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    temp_sensor/I2C/i__carry__0_i_1__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.438 r  temp_sensor/I2C/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    temp_sensor/I2C/counter0_inferred__0/i__carry__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.667 r  temp_sensor/I2C/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.730    10.396    temp_sensor/I2C/counter0_inferred__0/i__carry__1_n_1
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.310    10.706 r  temp_sensor/I2C//i_/O
                         net (fo=32, routed)          1.121    11.828    temp_sensor/I2C/counter
    SLICE_X1Y95          FDRE                                         r  temp_sensor/I2C/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.605    15.028    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  temp_sensor/I2C/counter_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    temp_sensor/I2C/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 temp_sensor/I2C/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 3.036ns (46.709%)  route 3.464ns (53.291%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  temp_sensor/I2C/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  temp_sensor/I2C/counter_reg[2]/Q
                         net (fo=2, routed)           0.463     6.247    temp_sensor/I2C/counter_reg[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  temp_sensor/I2C/counter1_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.904    temp_sensor/I2C/counter1_carry_i_11_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  temp_sensor/I2C/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.021    temp_sensor/I2C/counter1_carry_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  temp_sensor/I2C/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.138    temp_sensor/I2C/counter1_carry_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  temp_sensor/I2C/counter1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.255    temp_sensor/I2C/counter1_carry__0_i_5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  temp_sensor/I2C/counter1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.372    temp_sensor/I2C/counter1_carry__0_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.611 f  temp_sensor/I2C/counter1_carry__1_i_5/O[2]
                         net (fo=4, routed)           1.150     8.761    temp_sensor/I2C/counter1_carry__1_i_5_n_5
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  temp_sensor/I2C/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    temp_sensor/I2C/i__carry__0_i_1__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.438 r  temp_sensor/I2C/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    temp_sensor/I2C/counter0_inferred__0/i__carry__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.667 r  temp_sensor/I2C/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.730    10.396    temp_sensor/I2C/counter0_inferred__0/i__carry__1_n_1
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.310    10.706 r  temp_sensor/I2C//i_/O
                         net (fo=32, routed)          1.121    11.828    temp_sensor/I2C/counter
    SLICE_X1Y95          FDRE                                         r  temp_sensor/I2C/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.605    15.028    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  temp_sensor/I2C/counter_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    temp_sensor/I2C/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 temp_sensor/I2C/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 3.036ns (46.709%)  route 3.464ns (53.291%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  temp_sensor/I2C/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  temp_sensor/I2C/counter_reg[2]/Q
                         net (fo=2, routed)           0.463     6.247    temp_sensor/I2C/counter_reg[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  temp_sensor/I2C/counter1_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.904    temp_sensor/I2C/counter1_carry_i_11_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  temp_sensor/I2C/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.021    temp_sensor/I2C/counter1_carry_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  temp_sensor/I2C/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.138    temp_sensor/I2C/counter1_carry_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  temp_sensor/I2C/counter1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.255    temp_sensor/I2C/counter1_carry__0_i_5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  temp_sensor/I2C/counter1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.372    temp_sensor/I2C/counter1_carry__0_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.611 f  temp_sensor/I2C/counter1_carry__1_i_5/O[2]
                         net (fo=4, routed)           1.150     8.761    temp_sensor/I2C/counter1_carry__1_i_5_n_5
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  temp_sensor/I2C/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    temp_sensor/I2C/i__carry__0_i_1__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.438 r  temp_sensor/I2C/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    temp_sensor/I2C/counter0_inferred__0/i__carry__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.667 r  temp_sensor/I2C/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.730    10.396    temp_sensor/I2C/counter0_inferred__0/i__carry__1_n_1
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.310    10.706 r  temp_sensor/I2C//i_/O
                         net (fo=32, routed)          1.121    11.828    temp_sensor/I2C/counter
    SLICE_X1Y95          FDRE                                         r  temp_sensor/I2C/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.605    15.028    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  temp_sensor/I2C/counter_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    temp_sensor/I2C/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 temp_sensor/I2C/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 3.036ns (46.709%)  route 3.464ns (53.291%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  temp_sensor/I2C/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  temp_sensor/I2C/counter_reg[2]/Q
                         net (fo=2, routed)           0.463     6.247    temp_sensor/I2C/counter_reg[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  temp_sensor/I2C/counter1_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.904    temp_sensor/I2C/counter1_carry_i_11_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  temp_sensor/I2C/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.021    temp_sensor/I2C/counter1_carry_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  temp_sensor/I2C/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.138    temp_sensor/I2C/counter1_carry_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  temp_sensor/I2C/counter1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.255    temp_sensor/I2C/counter1_carry__0_i_5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  temp_sensor/I2C/counter1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.372    temp_sensor/I2C/counter1_carry__0_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.611 f  temp_sensor/I2C/counter1_carry__1_i_5/O[2]
                         net (fo=4, routed)           1.150     8.761    temp_sensor/I2C/counter1_carry__1_i_5_n_5
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  temp_sensor/I2C/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    temp_sensor/I2C/i__carry__0_i_1__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.438 r  temp_sensor/I2C/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    temp_sensor/I2C/counter0_inferred__0/i__carry__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.667 r  temp_sensor/I2C/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.730    10.396    temp_sensor/I2C/counter0_inferred__0/i__carry__1_n_1
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.310    10.706 r  temp_sensor/I2C//i_/O
                         net (fo=32, routed)          1.121    11.828    temp_sensor/I2C/counter
    SLICE_X1Y95          FDRE                                         r  temp_sensor/I2C/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.605    15.028    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  temp_sensor/I2C/counter_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_R)       -0.429    14.838    temp_sensor/I2C/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 temp_sensor/I2C/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 3.036ns (47.768%)  route 3.320ns (52.232%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  temp_sensor/I2C/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  temp_sensor/I2C/counter_reg[2]/Q
                         net (fo=2, routed)           0.463     6.247    temp_sensor/I2C/counter_reg[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  temp_sensor/I2C/counter1_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.904    temp_sensor/I2C/counter1_carry_i_11_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  temp_sensor/I2C/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.021    temp_sensor/I2C/counter1_carry_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  temp_sensor/I2C/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.138    temp_sensor/I2C/counter1_carry_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  temp_sensor/I2C/counter1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.255    temp_sensor/I2C/counter1_carry__0_i_5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  temp_sensor/I2C/counter1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.372    temp_sensor/I2C/counter1_carry__0_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.611 f  temp_sensor/I2C/counter1_carry__1_i_5/O[2]
                         net (fo=4, routed)           1.150     8.761    temp_sensor/I2C/counter1_carry__1_i_5_n_5
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  temp_sensor/I2C/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    temp_sensor/I2C/i__carry__0_i_1__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.438 r  temp_sensor/I2C/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    temp_sensor/I2C/counter0_inferred__0/i__carry__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.667 r  temp_sensor/I2C/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.730    10.396    temp_sensor/I2C/counter0_inferred__0/i__carry__1_n_1
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.310    10.706 r  temp_sensor/I2C//i_/O
                         net (fo=32, routed)          0.977    11.683    temp_sensor/I2C/counter
    SLICE_X1Y97          FDRE                                         r  temp_sensor/I2C/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.606    15.029    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  temp_sensor/I2C/counter_reg[12]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    temp_sensor/I2C/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 temp_sensor/I2C/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 3.036ns (47.768%)  route 3.320ns (52.232%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  temp_sensor/I2C/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  temp_sensor/I2C/counter_reg[2]/Q
                         net (fo=2, routed)           0.463     6.247    temp_sensor/I2C/counter_reg[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  temp_sensor/I2C/counter1_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.904    temp_sensor/I2C/counter1_carry_i_11_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  temp_sensor/I2C/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.021    temp_sensor/I2C/counter1_carry_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  temp_sensor/I2C/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.138    temp_sensor/I2C/counter1_carry_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  temp_sensor/I2C/counter1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.255    temp_sensor/I2C/counter1_carry__0_i_5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  temp_sensor/I2C/counter1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.372    temp_sensor/I2C/counter1_carry__0_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.611 f  temp_sensor/I2C/counter1_carry__1_i_5/O[2]
                         net (fo=4, routed)           1.150     8.761    temp_sensor/I2C/counter1_carry__1_i_5_n_5
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  temp_sensor/I2C/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    temp_sensor/I2C/i__carry__0_i_1__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.438 r  temp_sensor/I2C/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    temp_sensor/I2C/counter0_inferred__0/i__carry__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.667 r  temp_sensor/I2C/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.730    10.396    temp_sensor/I2C/counter0_inferred__0/i__carry__1_n_1
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.310    10.706 r  temp_sensor/I2C//i_/O
                         net (fo=32, routed)          0.977    11.683    temp_sensor/I2C/counter
    SLICE_X1Y97          FDRE                                         r  temp_sensor/I2C/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.606    15.029    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  temp_sensor/I2C/counter_reg[13]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    temp_sensor/I2C/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 temp_sensor/I2C/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 3.036ns (47.768%)  route 3.320ns (52.232%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  temp_sensor/I2C/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  temp_sensor/I2C/counter_reg[2]/Q
                         net (fo=2, routed)           0.463     6.247    temp_sensor/I2C/counter_reg[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  temp_sensor/I2C/counter1_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.904    temp_sensor/I2C/counter1_carry_i_11_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  temp_sensor/I2C/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.021    temp_sensor/I2C/counter1_carry_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  temp_sensor/I2C/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.138    temp_sensor/I2C/counter1_carry_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  temp_sensor/I2C/counter1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.255    temp_sensor/I2C/counter1_carry__0_i_5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  temp_sensor/I2C/counter1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.372    temp_sensor/I2C/counter1_carry__0_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.611 f  temp_sensor/I2C/counter1_carry__1_i_5/O[2]
                         net (fo=4, routed)           1.150     8.761    temp_sensor/I2C/counter1_carry__1_i_5_n_5
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  temp_sensor/I2C/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    temp_sensor/I2C/i__carry__0_i_1__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.438 r  temp_sensor/I2C/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    temp_sensor/I2C/counter0_inferred__0/i__carry__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.667 r  temp_sensor/I2C/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.730    10.396    temp_sensor/I2C/counter0_inferred__0/i__carry__1_n_1
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.310    10.706 r  temp_sensor/I2C//i_/O
                         net (fo=32, routed)          0.977    11.683    temp_sensor/I2C/counter
    SLICE_X1Y97          FDRE                                         r  temp_sensor/I2C/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.606    15.029    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  temp_sensor/I2C/counter_reg[14]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    temp_sensor/I2C/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 temp_sensor/I2C/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 3.036ns (47.768%)  route 3.320ns (52.232%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  temp_sensor/I2C/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  temp_sensor/I2C/counter_reg[2]/Q
                         net (fo=2, routed)           0.463     6.247    temp_sensor/I2C/counter_reg[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  temp_sensor/I2C/counter1_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.904    temp_sensor/I2C/counter1_carry_i_11_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  temp_sensor/I2C/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.021    temp_sensor/I2C/counter1_carry_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  temp_sensor/I2C/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.138    temp_sensor/I2C/counter1_carry_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  temp_sensor/I2C/counter1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.255    temp_sensor/I2C/counter1_carry__0_i_5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  temp_sensor/I2C/counter1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.372    temp_sensor/I2C/counter1_carry__0_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.611 f  temp_sensor/I2C/counter1_carry__1_i_5/O[2]
                         net (fo=4, routed)           1.150     8.761    temp_sensor/I2C/counter1_carry__1_i_5_n_5
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  temp_sensor/I2C/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    temp_sensor/I2C/i__carry__0_i_1__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.438 r  temp_sensor/I2C/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    temp_sensor/I2C/counter0_inferred__0/i__carry__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.667 r  temp_sensor/I2C/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.730    10.396    temp_sensor/I2C/counter0_inferred__0/i__carry__1_n_1
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.310    10.706 r  temp_sensor/I2C//i_/O
                         net (fo=32, routed)          0.977    11.683    temp_sensor/I2C/counter
    SLICE_X1Y97          FDRE                                         r  temp_sensor/I2C/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.606    15.029    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  temp_sensor/I2C/counter_reg[15]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_R)       -0.429    14.839    temp_sensor/I2C/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 temp_sensor/I2C/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 3.036ns (47.793%)  route 3.316ns (52.207%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  temp_sensor/I2C/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  temp_sensor/I2C/counter_reg[2]/Q
                         net (fo=2, routed)           0.463     6.247    temp_sensor/I2C/counter_reg[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  temp_sensor/I2C/counter1_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.904    temp_sensor/I2C/counter1_carry_i_11_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  temp_sensor/I2C/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.021    temp_sensor/I2C/counter1_carry_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  temp_sensor/I2C/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.138    temp_sensor/I2C/counter1_carry_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  temp_sensor/I2C/counter1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.255    temp_sensor/I2C/counter1_carry__0_i_5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  temp_sensor/I2C/counter1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.372    temp_sensor/I2C/counter1_carry__0_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.611 f  temp_sensor/I2C/counter1_carry__1_i_5/O[2]
                         net (fo=4, routed)           1.150     8.761    temp_sensor/I2C/counter1_carry__1_i_5_n_5
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  temp_sensor/I2C/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    temp_sensor/I2C/i__carry__0_i_1__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.438 r  temp_sensor/I2C/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    temp_sensor/I2C/counter0_inferred__0/i__carry__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.667 r  temp_sensor/I2C/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.730    10.396    temp_sensor/I2C/counter0_inferred__0/i__carry__1_n_1
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.310    10.706 r  temp_sensor/I2C//i_/O
                         net (fo=32, routed)          0.974    11.680    temp_sensor/I2C/counter
    SLICE_X1Y96          FDRE                                         r  temp_sensor/I2C/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.605    15.028    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  temp_sensor/I2C/counter_reg[10]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    temp_sensor/I2C/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 temp_sensor/I2C/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 3.036ns (47.793%)  route 3.316ns (52.207%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  temp_sensor/I2C/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  temp_sensor/I2C/counter_reg[2]/Q
                         net (fo=2, routed)           0.463     6.247    temp_sensor/I2C/counter_reg[2]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.904 r  temp_sensor/I2C/counter1_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.904    temp_sensor/I2C/counter1_carry_i_11_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.021 r  temp_sensor/I2C/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.021    temp_sensor/I2C/counter1_carry_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.138 r  temp_sensor/I2C/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.138    temp_sensor/I2C/counter1_carry_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.255 r  temp_sensor/I2C/counter1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.255    temp_sensor/I2C/counter1_carry__0_i_5_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.372 r  temp_sensor/I2C/counter1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.372    temp_sensor/I2C/counter1_carry__0_i_6_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.611 f  temp_sensor/I2C/counter1_carry__1_i_5/O[2]
                         net (fo=4, routed)           1.150     8.761    temp_sensor/I2C/counter1_carry__1_i_5_n_5
    SLICE_X6Y97          LUT3 (Prop_lut3_I0_O)        0.301     9.062 r  temp_sensor/I2C/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     9.062    temp_sensor/I2C/i__carry__0_i_1__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.438 r  temp_sensor/I2C/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    temp_sensor/I2C/counter0_inferred__0/i__carry__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.667 r  temp_sensor/I2C/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=4, routed)           0.730    10.396    temp_sensor/I2C/counter0_inferred__0/i__carry__1_n_1
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.310    10.706 r  temp_sensor/I2C//i_/O
                         net (fo=32, routed)          0.974    11.680    temp_sensor/I2C/counter
    SLICE_X1Y96          FDRE                                         r  temp_sensor/I2C/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.605    15.028    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  temp_sensor/I2C/counter_reg[11]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y96          FDRE (Setup_fdre_C_R)       -0.429    14.838    temp_sensor/I2C/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  3.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.605     1.524    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.786    temp_sensor/I2C/counter_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  temp_sensor/I2C/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    temp_sensor/I2C/counter_reg[24]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.872     2.037    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.605     1.524    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.786    temp_sensor/I2C/counter_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  temp_sensor/I2C/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    temp_sensor/I2C/counter_reg[24]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.872     2.037    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.605     1.524    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.786    temp_sensor/I2C/counter_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  temp_sensor/I2C/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    temp_sensor/I2C/counter_reg[24]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.872     2.037    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.605     1.524    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.786    temp_sensor/I2C/counter_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  temp_sensor/I2C/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    temp_sensor/I2C/counter_reg[24]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.872     2.037    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.758%)  route 0.089ns (32.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.568     1.487    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X11Y107        FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDCE (Prop_fdce_C_Q)         0.141     1.628 r  temp_sensor/I2C/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.089     1.717    temp_sensor/I2C/FSM_onehot_state_reg_n_0_[4]
    SLICE_X10Y107        LUT3 (Prop_lut3_I2_O)        0.045     1.762 r  temp_sensor/I2C/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.762    temp_sensor/I2C/FSM_onehot_state[3]_i_1_n_0
    SLICE_X10Y107        FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.839     2.004    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X10Y107        FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X10Y107        FDCE (Hold_fdce_C_D)         0.121     1.621    temp_sensor/I2C/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.605     1.524    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.786    temp_sensor/I2C/counter_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  temp_sensor/I2C/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    temp_sensor/I2C/counter_reg[24]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  temp_sensor/I2C/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.039    temp_sensor/I2C/counter_reg[28]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  temp_sensor/I2C/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.872     2.037    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  temp_sensor/I2C/counter_reg[28]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/Shift_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.597     1.516    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X7Y105         FDSE                                         r  temp_sensor/I2C/Shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  temp_sensor/I2C/Shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.099     1.757    temp_sensor/I2C/Data_reg_reg[7][2]
    SLICE_X6Y105         LUT5 (Prop_lut5_I0_O)        0.045     1.802 r  temp_sensor/I2C/Shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    temp_sensor/I2C/Shift_reg[3]_i_1_n_0
    SLICE_X6Y105         FDRE                                         r  temp_sensor/I2C/Shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.867     2.033    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  temp_sensor/I2C/Shift_reg_reg[3]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.120     1.649    temp_sensor/I2C/Shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.605     1.524    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.786    temp_sensor/I2C/counter_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  temp_sensor/I2C/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    temp_sensor/I2C/counter_reg[24]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.050 r  temp_sensor/I2C/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.050    temp_sensor/I2C/counter_reg[28]_i_1_n_5
    SLICE_X1Y101         FDRE                                         r  temp_sensor/I2C/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.872     2.037    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  temp_sensor/I2C/counter_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.568     1.487    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  temp_sensor/I2C/FSM_onehot_state_reg[10]/Q
                         net (fo=5, routed)           0.110     1.739    temp_sensor/I2C/p_2_in
    SLICE_X8Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.784 r  temp_sensor/I2C/FSM_onehot_state[11]_i_1/O
                         net (fo=1, routed)           0.000     1.784    temp_sensor/I2C/FSM_onehot_state[11]_i_1_n_0
    SLICE_X8Y107         FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.839     2.004    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y107         FDCE (Hold_fdce_C_D)         0.120     1.620    temp_sensor/I2C/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/Shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Shift_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.597     1.516    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  temp_sensor/I2C/Shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  temp_sensor/I2C/Shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.062     1.743    temp_sensor/I2C/Data_reg_reg[7][6]
    SLICE_X7Y105         LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  temp_sensor/I2C/Shift_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.788    temp_sensor/I2C/Shift_reg[7]_i_2_n_0
    SLICE_X7Y105         FDSE                                         r  temp_sensor/I2C/Shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.867     2.033    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X7Y105         FDSE                                         r  temp_sensor/I2C/Shift_reg_reg[7]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X7Y105         FDSE (Hold_fdse_C_D)         0.092     1.621    temp_sensor/I2C/Shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y93    baud_rate/RX_baud_rate_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    baud_rate/TX_baud_rate_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y95    baud_rate/count_reg[9]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    baud_rate/RX_baud_rate_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    rx_fsm/bit_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    rx_fsm/bit_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    rx_fsm/bit_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    rx_fsm/bit_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    rx_fsm/bit_cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    rx_fsm/bit_cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    rx_fsm/bit_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    rx_fsm/bit_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    rx_fsm/bit_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     debounce_reset/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     rx_fsm/baud_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     rx_fsm/baud_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     rx_fsm/baud_cnt_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     debounce_reset/Q3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     temp_sensor/I2C/Bit_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     temp_sensor/I2C/Bit_Cnt_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    FSM_sequential_state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.580ns (14.377%)  route 3.454ns (85.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    debounce_reset/Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debounce_reset/Q1_reg/Q
                         net (fo=8, routed)           1.357     7.141    debounce_reset/Q1
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.265 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          2.097     9.362    tx_fsm/SR[0]
    SLICE_X1Y107         FDCE                                         f  tx_fsm/bit_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.588    15.010    tx_fsm/Clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  tx_fsm/bit_cnt_reg[31]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X1Y107         FDCE (Recov_fdce_C_CLR)     -0.405    14.750    tx_fsm/bit_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  5.388    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.580ns (14.502%)  route 3.419ns (85.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    debounce_reset/Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debounce_reset/Q1_reg/Q
                         net (fo=8, routed)           1.357     7.141    debounce_reset/Q1
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.265 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          2.063     9.327    tx_fsm/SR[0]
    SLICE_X4Y103         FDCE                                         f  tx_fsm/bit_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.587    15.009    tx_fsm/Clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  tx_fsm/bit_cnt_reg[13]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    tx_fsm/bit_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.580ns (14.502%)  route 3.419ns (85.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    debounce_reset/Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debounce_reset/Q1_reg/Q
                         net (fo=8, routed)           1.357     7.141    debounce_reset/Q1
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.265 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          2.063     9.327    tx_fsm/SR[0]
    SLICE_X4Y103         FDCE                                         f  tx_fsm/bit_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.587    15.009    tx_fsm/Clk_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  tx_fsm/bit_cnt_reg[14]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y103         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    tx_fsm/bit_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_fsm/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.580ns (14.651%)  route 3.379ns (85.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    debounce_reset/Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debounce_reset/Q1_reg/Q
                         net (fo=8, routed)           1.357     7.141    debounce_reset/Q1
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.265 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          2.022     9.287    rx_fsm/SR[0]
    SLICE_X9Y91          FDCE                                         f  rx_fsm/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.523    14.946    rx_fsm/Clk_IBUF_BUFG
    SLICE_X9Y91          FDCE                                         r  rx_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.764    rx_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.580ns (14.863%)  route 3.322ns (85.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    debounce_reset/Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debounce_reset/Q1_reg/Q
                         net (fo=8, routed)           1.357     7.141    debounce_reset/Q1
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.265 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          1.965     9.230    tx_fsm/SR[0]
    SLICE_X2Y107         FDCE                                         f  tx_fsm/bit_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.588    15.010    tx_fsm/Clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  tx_fsm/bit_cnt_reg[18]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319    14.836    tx_fsm/bit_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.580ns (14.863%)  route 3.322ns (85.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    debounce_reset/Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debounce_reset/Q1_reg/Q
                         net (fo=8, routed)           1.357     7.141    debounce_reset/Q1
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.265 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          1.965     9.230    tx_fsm/SR[0]
    SLICE_X2Y107         FDCE                                         f  tx_fsm/bit_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.588    15.010    tx_fsm/Clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  tx_fsm/bit_cnt_reg[20]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319    14.836    tx_fsm/bit_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.580ns (14.863%)  route 3.322ns (85.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    debounce_reset/Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debounce_reset/Q1_reg/Q
                         net (fo=8, routed)           1.357     7.141    debounce_reset/Q1
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.265 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          1.965     9.230    tx_fsm/SR[0]
    SLICE_X2Y107         FDCE                                         f  tx_fsm/bit_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.588    15.010    tx_fsm/Clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  tx_fsm/bit_cnt_reg[30]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X2Y107         FDCE (Recov_fdce_C_CLR)     -0.319    14.836    tx_fsm/bit_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.580ns (15.427%)  route 3.180ns (84.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    debounce_reset/Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debounce_reset/Q1_reg/Q
                         net (fo=8, routed)           1.357     7.141    debounce_reset/Q1
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.265 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          1.823     9.087    tx_fsm/SR[0]
    SLICE_X4Y104         FDCE                                         f  tx_fsm/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.587    15.009    tx_fsm/Clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  tx_fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    tx_fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.580ns (15.445%)  route 3.175ns (84.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    debounce_reset/Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debounce_reset/Q1_reg/Q
                         net (fo=8, routed)           1.357     7.141    debounce_reset/Q1
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.265 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          1.819     9.083    tx_fsm/SR[0]
    SLICE_X5Y104         FDCE                                         f  tx_fsm/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.587    15.009    tx_fsm/Clk_IBUF_BUFG
    SLICE_X5Y104         FDCE                                         r  tx_fsm/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X5Y104         FDCE (Recov_fdce_C_CLR)     -0.405    14.749    tx_fsm/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.580ns (15.519%)  route 3.157ns (84.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.328    debounce_reset/Clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debounce_reset/Q1_reg/Q
                         net (fo=8, routed)           1.357     7.141    debounce_reset/Q1
    SLICE_X10Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.265 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          1.800     9.065    tx_fsm/SR[0]
    SLICE_X1Y102         FDCE                                         f  tx_fsm/bit_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.590    15.012    tx_fsm/Clk_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  tx_fsm/bit_cnt_reg[10]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y102         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    tx_fsm/bit_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  5.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Int_Ack_Error_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.594%)  route 0.570ns (75.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    debounce_reset/Clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  debounce_reset/Q2_reg/Q
                         net (fo=8, routed)           0.246     1.883    debounce_reset/Q2
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.928 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          0.324     2.252    temp_sensor/I2C/AR[0]
    SLICE_X10Y104        FDCE                                         f  temp_sensor/I2C/Int_Ack_Error_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.840     2.005    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X10Y104        FDCE                                         r  temp_sensor/I2C/Int_Ack_Error_reg/C
                         clock pessimism             -0.245     1.759    
    SLICE_X10Y104        FDCE (Remov_fdce_C_CLR)     -0.067     1.692    temp_sensor/I2C/Int_Ack_Error_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.594%)  route 0.570ns (75.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    debounce_reset/Clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  debounce_reset/Q2_reg/Q
                         net (fo=8, routed)           0.246     1.883    debounce_reset/Q2
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.928 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          0.324     2.252    temp_sensor/I2C/AR[0]
    SLICE_X11Y104        FDCE                                         f  temp_sensor/I2C/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.840     2.005    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X11Y104        FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X11Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.667    temp_sensor/I2C/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/FSM_onehot_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.210%)  route 0.582ns (75.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    debounce_reset/Clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  debounce_reset/Q2_reg/Q
                         net (fo=8, routed)           0.246     1.883    debounce_reset/Q2
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.928 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          0.336     2.264    temp_sensor/I2C/AR[0]
    SLICE_X9Y104         FDCE                                         f  temp_sensor/I2C/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.840     2.005    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X9Y104         FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X9Y104         FDCE (Remov_fdce_C_CLR)     -0.092     1.667    temp_sensor/I2C/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/FSM_onehot_state_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.657%)  route 0.714ns (79.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    debounce_reset/Clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  debounce_reset/Q2_reg/Q
                         net (fo=8, routed)           0.246     1.883    debounce_reset/Q2
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.928 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          0.468     2.396    temp_sensor/I2C/AR[0]
    SLICE_X8Y107         FDCE                                         f  temp_sensor/I2C/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.839     2.004    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X8Y107         FDCE (Remov_fdce_C_CLR)     -0.067     1.691    temp_sensor/I2C/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.657%)  route 0.714ns (79.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    debounce_reset/Clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  debounce_reset/Q2_reg/Q
                         net (fo=8, routed)           0.246     1.883    debounce_reset/Q2
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.928 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          0.468     2.396    temp_sensor/I2C/AR[0]
    SLICE_X8Y107         FDCE                                         f  temp_sensor/I2C/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.839     2.004    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X8Y107         FDCE (Remov_fdce_C_CLR)     -0.067     1.691    temp_sensor/I2C/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/FSM_onehot_state_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.657%)  route 0.714ns (79.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    debounce_reset/Clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  debounce_reset/Q2_reg/Q
                         net (fo=8, routed)           0.246     1.883    debounce_reset/Q2
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.928 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          0.468     2.396    temp_sensor/I2C/AR[0]
    SLICE_X8Y107         FDCE                                         f  temp_sensor/I2C/FSM_onehot_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.839     2.004    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X8Y107         FDCE (Remov_fdce_C_CLR)     -0.067     1.691    temp_sensor/I2C/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/FSM_onehot_state_reg[8]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.657%)  route 0.714ns (79.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    debounce_reset/Clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  debounce_reset/Q2_reg/Q
                         net (fo=8, routed)           0.246     1.883    debounce_reset/Q2
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.928 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          0.468     2.396    temp_sensor/I2C/AR[0]
    SLICE_X8Y107         FDPE                                         f  temp_sensor/I2C/FSM_onehot_state_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.839     2.004    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X8Y107         FDPE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X8Y107         FDPE (Remov_fdpe_C_PRE)     -0.071     1.687    temp_sensor/I2C/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/FSM_onehot_state_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.657%)  route 0.714ns (79.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    debounce_reset/Clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  debounce_reset/Q2_reg/Q
                         net (fo=8, routed)           0.246     1.883    debounce_reset/Q2
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.928 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          0.468     2.396    temp_sensor/I2C/AR[0]
    SLICE_X9Y107         FDCE                                         f  temp_sensor/I2C/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.839     2.004    temp_sensor/I2C/Clk_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  temp_sensor/I2C/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X9Y107         FDCE (Remov_fdce_C_CLR)     -0.092     1.666    temp_sensor/I2C/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_fsm/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.343%)  route 0.494ns (72.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    debounce_reset/Clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  debounce_reset/Q2_reg/Q
                         net (fo=8, routed)           0.246     1.883    debounce_reset/Q2
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.928 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          0.248     2.176    rx_fsm/SR[0]
    SLICE_X9Y95          FDCE                                         f  rx_fsm/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.846     2.011    rx_fsm/Clk_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  rx_fsm/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X9Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.418    rx_fsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_fsm/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.343%)  route 0.494ns (72.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.576     1.495    debounce_reset/Clk_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  debounce_reset/Q2_reg/Q
                         net (fo=8, routed)           0.246     1.883    debounce_reset/Q2
    SLICE_X10Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.928 f  debounce_reset/FSM_onehot_state[13]_i_2/O
                         net (fo=95, routed)          0.248     2.176    rx_fsm/SR[0]
    SLICE_X9Y95          FDCE                                         f  rx_fsm/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.846     2.011    rx_fsm/Clk_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  rx_fsm/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X9Y95          FDCE (Remov_fdce_C_CLR)     -0.092     1.418    rx_fsm/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.757    





