-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity moyenne is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_mat_AWVALID : OUT STD_LOGIC;
    m_axi_mat_AWREADY : IN STD_LOGIC;
    m_axi_mat_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mat_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mat_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mat_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mat_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mat_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mat_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mat_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mat_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mat_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mat_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mat_WVALID : OUT STD_LOGIC;
    m_axi_mat_WREADY : IN STD_LOGIC;
    m_axi_mat_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mat_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mat_WLAST : OUT STD_LOGIC;
    m_axi_mat_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mat_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mat_ARVALID : OUT STD_LOGIC;
    m_axi_mat_ARREADY : IN STD_LOGIC;
    m_axi_mat_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mat_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mat_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mat_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mat_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mat_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mat_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mat_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mat_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mat_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mat_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mat_RVALID : IN STD_LOGIC;
    m_axi_mat_RREADY : OUT STD_LOGIC;
    m_axi_mat_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mat_RLAST : IN STD_LOGIC;
    m_axi_mat_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mat_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mat_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mat_BVALID : IN STD_LOGIC;
    m_axi_mat_BREADY : OUT STD_LOGIC;
    m_axi_mat_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mat_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mat_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_ce : IN STD_LOGIC;
    mat_offset : IN STD_LOGIC_VECTOR (29 downto 0);
    col : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
    mat_blk_n_AR : OUT STD_LOGIC;
    mat_blk_n_R : OUT STD_LOGIC );
end;


architecture behav of moyenne is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_41A00000 : STD_LOGIC_VECTOR (31 downto 0) := "01000001101000000000000000000000";
    constant ap_const_lv63_1 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv63_2 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv63_3 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv63_4 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv63_5 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv63_6 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv63_7 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv63_8 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv63_9 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv63_A : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv63_B : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv63_C : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv63_D : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv63_E : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv63_F : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv63_10 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv63_11 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv63_12 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv63_13 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000010011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_state40_pp0_stage19_iter1 : BOOLEAN;
    signal ap_block_state60_pp0_stage19_iter2 : BOOLEAN;
    signal ap_block_state80_pp0_stage19_iter3 : BOOLEAN;
    signal ap_block_state100_pp0_stage19_iter4 : BOOLEAN;
    signal ap_block_state120_pp0_stage19_iter5 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal grp_fu_332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_state54_pp0_stage13_iter2 : BOOLEAN;
    signal ap_block_state74_pp0_stage13_iter3 : BOOLEAN;
    signal ap_block_state94_pp0_stage13_iter4 : BOOLEAN;
    signal ap_block_state114_pp0_stage13_iter5 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_state39_pp0_stage18_iter1 : BOOLEAN;
    signal ap_block_state59_pp0_stage18_iter2 : BOOLEAN;
    signal ap_block_state79_pp0_stage18_iter3 : BOOLEAN;
    signal ap_block_state99_pp0_stage18_iter4 : BOOLEAN;
    signal ap_block_state119_pp0_stage18_iter5 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state44_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state64_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state84_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state104_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_state124_pp0_stage3_iter6 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal reg_347 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state49_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_state69_pp0_stage8_iter3 : BOOLEAN;
    signal ap_block_state89_pp0_stage8_iter4 : BOOLEAN;
    signal ap_block_state109_pp0_stage8_iter5 : BOOLEAN;
    signal ap_block_state129_pp0_stage8_iter6 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_state55_pp0_stage14_iter2 : BOOLEAN;
    signal ap_block_state75_pp0_stage14_iter3 : BOOLEAN;
    signal ap_block_state95_pp0_stage14_iter4 : BOOLEAN;
    signal ap_block_state115_pp0_stage14_iter5 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal reg_352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state45_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state65_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state85_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state105_pp0_stage4_iter5 : BOOLEAN;
    signal ap_block_state125_pp0_stage4_iter6 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state50_pp0_stage9_iter2 : BOOLEAN;
    signal ap_block_state70_pp0_stage9_iter3 : BOOLEAN;
    signal ap_block_state90_pp0_stage9_iter4 : BOOLEAN;
    signal ap_block_state110_pp0_stage9_iter5 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_state56_pp0_stage15_iter2 : BOOLEAN;
    signal ap_block_state76_pp0_stage15_iter3 : BOOLEAN;
    signal ap_block_state96_pp0_stage15_iter4 : BOOLEAN;
    signal ap_block_state116_pp0_stage15_iter5 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal reg_357 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state61_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state81_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state101_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state121_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state26_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state46_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state66_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state86_pp0_stage5_iter4 : BOOLEAN;
    signal ap_block_state106_pp0_stage5_iter5 : BOOLEAN;
    signal ap_block_state126_pp0_stage5_iter6 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state31_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_state51_pp0_stage10_iter2 : BOOLEAN;
    signal ap_block_state71_pp0_stage10_iter3 : BOOLEAN;
    signal ap_block_state91_pp0_stage10_iter4 : BOOLEAN;
    signal ap_block_state111_pp0_stage10_iter5 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal reg_362 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_state57_pp0_stage16_iter2 : BOOLEAN;
    signal ap_block_state77_pp0_stage16_iter3 : BOOLEAN;
    signal ap_block_state97_pp0_stage16_iter4 : BOOLEAN;
    signal ap_block_state117_pp0_stage16_iter5 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state42_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state62_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state82_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state102_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state122_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state47_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state67_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_state87_pp0_stage6_iter4 : BOOLEAN;
    signal ap_block_state107_pp0_stage6_iter5 : BOOLEAN;
    signal ap_block_state127_pp0_stage6_iter6 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal reg_367 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_state52_pp0_stage11_iter2 : BOOLEAN;
    signal ap_block_state72_pp0_stage11_iter3 : BOOLEAN;
    signal ap_block_state92_pp0_stage11_iter4 : BOOLEAN;
    signal ap_block_state112_pp0_stage11_iter5 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage17_iter1 : BOOLEAN;
    signal ap_block_state58_pp0_stage17_iter2 : BOOLEAN;
    signal ap_block_state78_pp0_stage17_iter3 : BOOLEAN;
    signal ap_block_state98_pp0_stage17_iter4 : BOOLEAN;
    signal ap_block_state118_pp0_stage17_iter5 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state43_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state63_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state83_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state103_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_state123_pp0_stage2_iter6 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal col_read_reg_742 : STD_LOGIC_VECTOR (0 downto 0);
    signal mat_offset_read_reg_765 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln39_fu_380_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln39_reg_770 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln39_1_fu_386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln39_1_reg_775 : STD_LOGIC_VECTOR (63 downto 0);
    signal mat_addr_1_reg_803 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_2_reg_809 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_3_reg_815 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_4_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_5_reg_827 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_6_reg_833 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_7_reg_839 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state48_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state68_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_state88_pp0_stage7_iter4 : BOOLEAN;
    signal ap_block_state108_pp0_stage7_iter5 : BOOLEAN;
    signal ap_block_state128_pp0_stage7_iter6 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal mat_addr_8_reg_845 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_read_reg_851 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_9_reg_856 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_1_read_reg_862 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_10_reg_867 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_2_read_reg_873 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_11_reg_878 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_3_read_reg_884 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_12_reg_889 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state33_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_state53_pp0_stage12_iter2 : BOOLEAN;
    signal ap_block_state73_pp0_stage12_iter3 : BOOLEAN;
    signal ap_block_state93_pp0_stage12_iter4 : BOOLEAN;
    signal ap_block_state113_pp0_stage12_iter5 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal mat_addr_4_read_reg_895 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_13_reg_900 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_5_read_reg_906 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_5_read_reg_906_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_14_reg_911 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_6_read_reg_917 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_6_read_reg_917_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_15_reg_922 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_7_read_reg_928 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_7_read_reg_928_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_16_reg_933 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_8_read_reg_939 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_8_read_reg_939_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_17_reg_944 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_18_reg_950 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_19_reg_956 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_9_read_reg_962 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_9_read_reg_962_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_10_read_reg_967 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_10_read_reg_967_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_10_read_reg_967_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_11_read_reg_972 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_11_read_reg_972_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_11_read_reg_972_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_12_read_reg_977 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_12_read_reg_977_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_12_read_reg_977_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_13_read_reg_982 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_13_read_reg_982_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_13_read_reg_982_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_14_read_reg_987 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_14_read_reg_987_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_14_read_reg_987_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_15_read_reg_992 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_15_read_reg_992_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_15_read_reg_992_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_15_read_reg_992_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_16_read_reg_997 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_16_read_reg_997_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_16_read_reg_997_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_16_read_reg_997_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_17_read_reg_1002 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_17_read_reg_1002_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_17_read_reg_1002_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_17_read_reg_1002_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_18_read_reg_1007 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_18_read_reg_1007_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_18_read_reg_1007_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_18_read_reg_1007_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_19_read_reg_1012 : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_19_read_reg_1012_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_19_read_reg_1012_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_19_read_reg_1012_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mat_addr_19_read_reg_1012_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal somme_18_reg_1017 : STD_LOGIC_VECTOR (31 downto 0);
    signal somme_19_reg_1022 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal zext_ln39_3_fu_389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_1_fu_406_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_2_fu_425_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_3_fu_443_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_4_fu_461_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_5_fu_479_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_6_fu_497_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_7_fu_515_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_8_fu_533_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_9_fu_551_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_10_fu_569_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_11_fu_587_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_12_fu_605_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_13_fu_623_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_14_fu_641_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_15_fu_659_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_16_fu_677_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_17_fu_695_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_18_fu_713_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln39_19_fu_731_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_332_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln39_2_fu_376_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln39_fu_372_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_fu_399_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_418_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_436_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_454_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_472_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_490_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_508_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_fu_526_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_fu_544_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_562_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_580_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_fu_598_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_616_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_fu_634_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_fu_652_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_fu_670_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_688_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_23_fu_706_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_24_fu_724_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_332_ce : STD_LOGIC;
    signal grp_fu_337_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_337_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to6 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_idle_pp0_0to5 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_874 : BOOLEAN;
    signal ap_condition_876 : BOOLEAN;
    signal ap_condition_879 : BOOLEAN;
    signal ap_condition_882 : BOOLEAN;
    signal ap_condition_885 : BOOLEAN;
    signal ap_condition_888 : BOOLEAN;
    signal ap_condition_891 : BOOLEAN;
    signal ap_condition_894 : BOOLEAN;
    signal ap_condition_897 : BOOLEAN;
    signal ap_condition_901 : BOOLEAN;
    signal ap_condition_905 : BOOLEAN;
    signal ap_condition_909 : BOOLEAN;
    signal ap_condition_406 : BOOLEAN;
    signal ap_condition_915 : BOOLEAN;
    signal ap_condition_919 : BOOLEAN;
    signal ap_condition_923 : BOOLEAN;
    signal ap_condition_927 : BOOLEAN;
    signal ap_condition_417 : BOOLEAN;
    signal ap_condition_141 : BOOLEAN;
    signal ap_condition_935 : BOOLEAN;

    component pearson_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component pearson_fdiv_32ns_32ns_32_16_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1 : component pearson_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_332_p0,
        din1 => grp_fu_332_p1,
        ce => grp_fu_332_ce,
        dout => grp_fu_332_p2);

    pearson_fdiv_32ns_32ns_32_16_1_U2 : component pearson_fdiv_32ns_32ns_32_16_1
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => somme_19_reg_1022,
        din1 => ap_const_lv32_41A00000,
        ce => grp_fu_337_ce,
        dout => grp_fu_337_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage19_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage19_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage19_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage19_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage19_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage19_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                add_ln39_reg_770 <= add_ln39_fu_380_p2;
                col_read_reg_742 <= col;
                mat_addr_12_read_reg_977 <= m_axi_mat_RDATA;
                mat_addr_12_read_reg_977_pp0_iter2_reg <= mat_addr_12_read_reg_977;
                mat_addr_12_read_reg_977_pp0_iter3_reg <= mat_addr_12_read_reg_977_pp0_iter2_reg;
                mat_offset_read_reg_765 <= mat_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_10_read_reg_967 <= m_axi_mat_RDATA;
                mat_addr_10_read_reg_967_pp0_iter1_reg <= mat_addr_10_read_reg_967;
                mat_addr_10_read_reg_967_pp0_iter2_reg <= mat_addr_10_read_reg_967_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_10_reg_867 <= add_ln39_10_fu_569_p2(32 - 1 downto 0);
                mat_addr_2_read_reg_873 <= m_axi_mat_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                mat_addr_11_read_reg_972 <= m_axi_mat_RDATA;
                mat_addr_11_read_reg_972_pp0_iter1_reg <= mat_addr_11_read_reg_972;
                mat_addr_11_read_reg_972_pp0_iter2_reg <= mat_addr_11_read_reg_972_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_11_reg_878 <= add_ln39_11_fu_587_p2(32 - 1 downto 0);
                mat_addr_3_read_reg_884 <= m_axi_mat_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_12_reg_889 <= add_ln39_12_fu_605_p2(32 - 1 downto 0);
                mat_addr_4_read_reg_895 <= m_axi_mat_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_13_read_reg_982 <= m_axi_mat_RDATA;
                mat_addr_13_read_reg_982_pp0_iter2_reg <= mat_addr_13_read_reg_982;
                mat_addr_13_read_reg_982_pp0_iter3_reg <= mat_addr_13_read_reg_982_pp0_iter2_reg;
                mat_addr_1_reg_803 <= add_ln39_1_fu_406_p2(32 - 1 downto 0);
                    zext_ln39_1_reg_775(29 downto 0) <= zext_ln39_1_fu_386_p1(29 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_13_reg_900 <= add_ln39_13_fu_623_p2(32 - 1 downto 0);
                mat_addr_5_read_reg_906 <= m_axi_mat_RDATA;
                mat_addr_5_read_reg_906_pp0_iter1_reg <= mat_addr_5_read_reg_906;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_14_read_reg_987 <= m_axi_mat_RDATA;
                mat_addr_14_read_reg_987_pp0_iter2_reg <= mat_addr_14_read_reg_987;
                mat_addr_14_read_reg_987_pp0_iter3_reg <= mat_addr_14_read_reg_987_pp0_iter2_reg;
                mat_addr_2_reg_809 <= add_ln39_2_fu_425_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_14_reg_911 <= add_ln39_14_fu_641_p2(32 - 1 downto 0);
                mat_addr_6_read_reg_917 <= m_axi_mat_RDATA;
                mat_addr_6_read_reg_917_pp0_iter1_reg <= mat_addr_6_read_reg_917;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_15_read_reg_992 <= m_axi_mat_RDATA;
                mat_addr_15_read_reg_992_pp0_iter2_reg <= mat_addr_15_read_reg_992;
                mat_addr_15_read_reg_992_pp0_iter3_reg <= mat_addr_15_read_reg_992_pp0_iter2_reg;
                mat_addr_15_read_reg_992_pp0_iter4_reg <= mat_addr_15_read_reg_992_pp0_iter3_reg;
                mat_addr_3_reg_815 <= add_ln39_3_fu_443_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_15_reg_922 <= add_ln39_15_fu_659_p2(32 - 1 downto 0);
                mat_addr_7_read_reg_928 <= m_axi_mat_RDATA;
                mat_addr_7_read_reg_928_pp0_iter1_reg <= mat_addr_7_read_reg_928;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_16_read_reg_997 <= m_axi_mat_RDATA;
                mat_addr_16_read_reg_997_pp0_iter2_reg <= mat_addr_16_read_reg_997;
                mat_addr_16_read_reg_997_pp0_iter3_reg <= mat_addr_16_read_reg_997_pp0_iter2_reg;
                mat_addr_16_read_reg_997_pp0_iter4_reg <= mat_addr_16_read_reg_997_pp0_iter3_reg;
                mat_addr_4_reg_821 <= add_ln39_4_fu_461_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_16_reg_933 <= add_ln39_16_fu_677_p2(32 - 1 downto 0);
                mat_addr_8_read_reg_939 <= m_axi_mat_RDATA;
                mat_addr_8_read_reg_939_pp0_iter1_reg <= mat_addr_8_read_reg_939;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_17_read_reg_1002 <= m_axi_mat_RDATA;
                mat_addr_17_read_reg_1002_pp0_iter2_reg <= mat_addr_17_read_reg_1002;
                mat_addr_17_read_reg_1002_pp0_iter3_reg <= mat_addr_17_read_reg_1002_pp0_iter2_reg;
                mat_addr_17_read_reg_1002_pp0_iter4_reg <= mat_addr_17_read_reg_1002_pp0_iter3_reg;
                mat_addr_5_reg_827 <= add_ln39_5_fu_479_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_17_reg_944 <= add_ln39_17_fu_695_p2(32 - 1 downto 0);
                mat_addr_18_reg_950 <= add_ln39_18_fu_713_p2(32 - 1 downto 0);
                mat_addr_19_reg_956 <= add_ln39_19_fu_731_p2(32 - 1 downto 0);
                mat_addr_9_read_reg_962 <= m_axi_mat_RDATA;
                mat_addr_9_read_reg_962_pp0_iter1_reg <= mat_addr_9_read_reg_962;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_18_read_reg_1007 <= m_axi_mat_RDATA;
                mat_addr_18_read_reg_1007_pp0_iter2_reg <= mat_addr_18_read_reg_1007;
                mat_addr_18_read_reg_1007_pp0_iter3_reg <= mat_addr_18_read_reg_1007_pp0_iter2_reg;
                mat_addr_18_read_reg_1007_pp0_iter4_reg <= mat_addr_18_read_reg_1007_pp0_iter3_reg;
                mat_addr_6_reg_833 <= add_ln39_6_fu_497_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_19_read_reg_1012 <= m_axi_mat_RDATA;
                mat_addr_19_read_reg_1012_pp0_iter2_reg <= mat_addr_19_read_reg_1012;
                mat_addr_19_read_reg_1012_pp0_iter3_reg <= mat_addr_19_read_reg_1012_pp0_iter2_reg;
                mat_addr_19_read_reg_1012_pp0_iter4_reg <= mat_addr_19_read_reg_1012_pp0_iter3_reg;
                mat_addr_19_read_reg_1012_pp0_iter5_reg <= mat_addr_19_read_reg_1012_pp0_iter4_reg;
                mat_addr_7_reg_839 <= add_ln39_7_fu_515_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_1_read_reg_862 <= m_axi_mat_RDATA;
                mat_addr_9_reg_856 <= add_ln39_9_fu_551_p2(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce))) then
                mat_addr_8_reg_845 <= add_ln39_8_fu_533_p2(32 - 1 downto 0);
                mat_addr_read_reg_851 <= m_axi_mat_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)))) then
                reg_342 <= grp_fu_332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)))) then
                reg_347 <= grp_fu_332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_ce)))) then
                reg_352 <= grp_fu_332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce)))) then
                reg_357 <= grp_fu_332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then
                reg_362 <= grp_fu_332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)))) then
                reg_367 <= grp_fu_332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce))) then
                somme_18_reg_1017 <= grp_fu_332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_ce))) then
                somme_19_reg_1022 <= grp_fu_332_p2;
            end if;
        end if;
    end process;
    zext_ln39_1_reg_775(63 downto 30) <= "0000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage19_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to6, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_reset_idle_pp0, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to6 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln39_10_fu_569_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_16_fu_562_p3));
    add_ln39_11_fu_587_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_17_fu_580_p3));
    add_ln39_12_fu_605_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_18_fu_598_p3));
    add_ln39_13_fu_623_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_s_fu_616_p3));
    add_ln39_14_fu_641_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_19_fu_634_p3));
    add_ln39_15_fu_659_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_20_fu_652_p3));
    add_ln39_16_fu_677_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_21_fu_670_p3));
    add_ln39_17_fu_695_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_22_fu_688_p3));
    add_ln39_18_fu_713_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_23_fu_706_p3));
    add_ln39_19_fu_731_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_24_fu_724_p3));
    add_ln39_1_fu_406_p2 <= std_logic_vector(unsigned(zext_ln39_1_fu_386_p1) + unsigned(tmp_fu_399_p3));
    add_ln39_2_fu_425_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_8_fu_418_p3));
    add_ln39_3_fu_443_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_9_fu_436_p3));
    add_ln39_4_fu_461_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_10_fu_454_p3));
    add_ln39_5_fu_479_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_11_fu_472_p3));
    add_ln39_6_fu_497_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_12_fu_490_p3));
    add_ln39_7_fu_515_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_13_fu_508_p3));
    add_ln39_8_fu_533_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_14_fu_526_p3));
    add_ln39_9_fu_551_p2 <= std_logic_vector(unsigned(zext_ln39_1_reg_775) + unsigned(tmp_15_fu_544_p3));
    add_ln39_fu_380_p2 <= std_logic_vector(unsigned(zext_ln39_2_fu_376_p1) + unsigned(zext_ln39_fu_372_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage11_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage13_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage14_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage15_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage16_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage16_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage16_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage17_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage17_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage17_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage18_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage18_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage18_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage19_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage19_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage19_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage1_11001 <= (((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage2_11001 <= (((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_const_logic_0 = ap_ce) or ((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage3_11001 <= (((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_const_logic_0 = ap_ce) or ((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage4_11001 <= (((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_const_logic_0 = ap_ce) or ((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage5_11001 <= (((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_const_logic_0 = ap_ce) or ((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage6_11001 <= (((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_const_logic_0 = ap_ce) or ((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage7_11001 <= (((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_const_logic_0 = ap_ce) or ((m_axi_mat_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((m_axi_mat_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_mat_ARREADY, m_axi_mat_RVALID, ap_ce)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((m_axi_mat_RVALID = ap_const_logic_0) or (m_axi_mat_ARREADY = ap_const_logic_0))));
    end process;

        ap_block_state100_pp0_stage19_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state101_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state102_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state103_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state104_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state105_pp0_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state106_pp0_stage5_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state107_pp0_stage6_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state108_pp0_stage7_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state109_pp0_stage8_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state10_pp0_stage9_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state10_pp0_stage9_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;

        ap_block_state110_pp0_stage9_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state111_pp0_stage10_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state112_pp0_stage11_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state113_pp0_stage12_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state114_pp0_stage13_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state115_pp0_stage14_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state116_pp0_stage15_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state117_pp0_stage16_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state118_pp0_stage17_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state119_pp0_stage18_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage10_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state11_pp0_stage10_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;

        ap_block_state120_pp0_stage19_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state121_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state122_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state123_pp0_stage2_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state124_pp0_stage3_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state125_pp0_stage4_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state126_pp0_stage5_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state127_pp0_stage6_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state128_pp0_stage7_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state129_pp0_stage8_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage11_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state12_pp0_stage11_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state13_pp0_stage12_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state14_pp0_stage13_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state15_pp0_stage14_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state16_pp0_stage15_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state17_pp0_stage16_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state17_pp0_stage16_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state18_pp0_stage17_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state18_pp0_stage17_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state19_pp0_stage18_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state19_pp0_stage18_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state20_pp0_stage19_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state20_pp0_stage19_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state21_pp0_stage0_iter1_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state21_pp0_stage0_iter1 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage1_iter1_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state22_pp0_stage1_iter1 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state23_pp0_stage2_iter1_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state23_pp0_stage2_iter1 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage3_iter1_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state24_pp0_stage3_iter1 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state25_pp0_stage4_iter1_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state25_pp0_stage4_iter1 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state26_pp0_stage5_iter1_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state26_pp0_stage5_iter1 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state27_pp0_stage6_iter1_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state27_pp0_stage6_iter1 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_block_state28_pp0_stage7_iter1_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state28_pp0_stage7_iter1 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;

        ap_block_state29_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage17_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage18_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage19_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage8_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage9_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage10_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage11_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage12_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage13_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage14_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage15_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage16_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage17_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage18_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage19_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage8_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage9_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage10_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage11_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp0_stage12_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp0_stage13_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp0_stage14_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp0_stage15_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp0_stage16_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp0_stage17_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp0_stage18_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp0_stage19_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp0_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp0_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp0_stage7_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp0_stage8_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp0_stage9_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state91_pp0_stage10_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state92_pp0_stage11_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state93_pp0_stage12_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state94_pp0_stage13_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state95_pp0_stage14_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state96_pp0_stage15_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state97_pp0_stage16_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state98_pp0_stage17_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state99_pp0_stage18_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage8_iter0_assign_proc : process(m_axi_mat_RVALID)
    begin
                ap_block_state9_pp0_stage8_iter0 <= (m_axi_mat_RVALID = ap_const_logic_0);
    end process;


    ap_condition_141_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
                ap_condition_141 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001));
    end process;


    ap_condition_406_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001)
    begin
                ap_condition_406 <= ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13));
    end process;


    ap_condition_417_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
                ap_condition_417 <= ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18));
    end process;


    ap_condition_874_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_874 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_876_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_876 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_879_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_879 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_882_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_882 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_885_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_885 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_888_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_888 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_891_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_891 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_894_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
                ap_condition_894 <= ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8));
    end process;


    ap_condition_897_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
                ap_condition_897 <= ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9));
    end process;


    ap_condition_901_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
                ap_condition_901 <= ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10));
    end process;


    ap_condition_905_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001)
    begin
                ap_condition_905 <= ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11));
    end process;


    ap_condition_909_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
                ap_condition_909 <= ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12));
    end process;


    ap_condition_915_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
                ap_condition_915 <= ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14));
    end process;


    ap_condition_919_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
                ap_condition_919 <= ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15));
    end process;


    ap_condition_923_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
                ap_condition_923 <= ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16));
    end process;


    ap_condition_927_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
                ap_condition_927 <= ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17));
    end process;


    ap_condition_935_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_935 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter6, ap_ce, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to5_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to6_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to5)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to5 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= grp_fu_337_p2;

    grp_fu_332_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage13_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage12_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))))) then 
            grp_fu_332_ce <= ap_const_logic_1;
        else 
            grp_fu_332_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_332_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_block_pp0_stage19, reg_342, reg_347, reg_352, reg_357, reg_362, reg_367, mat_addr_read_reg_851, somme_18_reg_1017)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_332_p0 <= somme_18_reg_1017;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_332_p0 <= reg_367;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            grp_fu_332_p0 <= reg_362;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_332_p0 <= reg_357;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)))) then 
            grp_fu_332_p0 <= reg_352;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then 
            grp_fu_332_p0 <= reg_347;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_332_p0 <= reg_342;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_332_p0 <= mat_addr_read_reg_851;
        else 
            grp_fu_332_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_332_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_block_pp0_stage19, mat_addr_1_read_reg_862, mat_addr_2_read_reg_873, mat_addr_3_read_reg_884, mat_addr_4_read_reg_895, mat_addr_5_read_reg_906_pp0_iter1_reg, mat_addr_6_read_reg_917_pp0_iter1_reg, mat_addr_7_read_reg_928_pp0_iter1_reg, mat_addr_8_read_reg_939_pp0_iter1_reg, mat_addr_9_read_reg_962_pp0_iter1_reg, mat_addr_10_read_reg_967_pp0_iter2_reg, mat_addr_11_read_reg_972_pp0_iter2_reg, mat_addr_12_read_reg_977_pp0_iter3_reg, mat_addr_13_read_reg_982_pp0_iter3_reg, mat_addr_14_read_reg_987_pp0_iter3_reg, mat_addr_15_read_reg_992_pp0_iter4_reg, mat_addr_16_read_reg_997_pp0_iter4_reg, mat_addr_17_read_reg_1002_pp0_iter4_reg, mat_addr_18_read_reg_1007_pp0_iter4_reg, mat_addr_19_read_reg_1012_pp0_iter5_reg)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8))) then 
            grp_fu_332_p1 <= mat_addr_19_read_reg_1012_pp0_iter5_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_332_p1 <= mat_addr_18_read_reg_1007_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            grp_fu_332_p1 <= mat_addr_17_read_reg_1002_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_fu_332_p1 <= mat_addr_16_read_reg_997_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_332_p1 <= mat_addr_15_read_reg_992_pp0_iter4_reg;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_332_p1 <= mat_addr_14_read_reg_987_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            grp_fu_332_p1 <= mat_addr_13_read_reg_982_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_332_p1 <= mat_addr_12_read_reg_977_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_332_p1 <= mat_addr_11_read_reg_972_pp0_iter2_reg;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_332_p1 <= mat_addr_10_read_reg_967_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            grp_fu_332_p1 <= mat_addr_9_read_reg_962_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_332_p1 <= mat_addr_8_read_reg_939_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_332_p1 <= mat_addr_7_read_reg_928_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_332_p1 <= mat_addr_6_read_reg_917_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_332_p1 <= mat_addr_5_read_reg_906_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_332_p1 <= mat_addr_4_read_reg_895;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_332_p1 <= mat_addr_3_read_reg_884;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_332_p1 <= mat_addr_2_read_reg_873;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_332_p1 <= mat_addr_1_read_reg_862;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9))) then 
            grp_fu_332_p1 <= ap_const_lv32_0;
        else 
            grp_fu_332_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_337_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage13_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage7_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))))) then 
            grp_fu_337_ce <= ap_const_logic_1;
        else 
            grp_fu_337_ce <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_mat_ARADDR_assign_proc : process(ap_ce, mat_addr_1_reg_803, mat_addr_2_reg_809, mat_addr_3_reg_815, mat_addr_4_reg_821, mat_addr_5_reg_827, mat_addr_6_reg_833, mat_addr_7_reg_839, mat_addr_8_reg_845, mat_addr_9_reg_856, mat_addr_10_reg_867, mat_addr_11_reg_878, mat_addr_12_reg_889, mat_addr_13_reg_900, mat_addr_14_reg_911, mat_addr_15_reg_922, mat_addr_16_reg_933, mat_addr_17_reg_944, mat_addr_18_reg_950, mat_addr_19_reg_956, zext_ln39_3_fu_389_p1, ap_condition_874, ap_condition_876, ap_condition_879, ap_condition_882, ap_condition_885, ap_condition_888, ap_condition_891, ap_condition_894, ap_condition_897, ap_condition_901, ap_condition_905, ap_condition_909, ap_condition_406, ap_condition_915, ap_condition_919, ap_condition_923, ap_condition_927, ap_condition_417, ap_condition_141, ap_condition_935)
    begin
        if ((ap_const_logic_1 = ap_ce)) then
            if ((ap_const_boolean_1 = ap_condition_935)) then 
                m_axi_mat_ARADDR <= mat_addr_19_reg_956;
            elsif ((ap_const_boolean_1 = ap_condition_141)) then 
                m_axi_mat_ARADDR <= mat_addr_18_reg_950;
            elsif ((ap_const_boolean_1 = ap_condition_417)) then 
                m_axi_mat_ARADDR <= mat_addr_17_reg_944;
            elsif ((ap_const_boolean_1 = ap_condition_927)) then 
                m_axi_mat_ARADDR <= mat_addr_16_reg_933;
            elsif ((ap_const_boolean_1 = ap_condition_923)) then 
                m_axi_mat_ARADDR <= mat_addr_15_reg_922;
            elsif ((ap_const_boolean_1 = ap_condition_919)) then 
                m_axi_mat_ARADDR <= mat_addr_14_reg_911;
            elsif ((ap_const_boolean_1 = ap_condition_915)) then 
                m_axi_mat_ARADDR <= mat_addr_13_reg_900;
            elsif ((ap_const_boolean_1 = ap_condition_406)) then 
                m_axi_mat_ARADDR <= mat_addr_12_reg_889;
            elsif ((ap_const_boolean_1 = ap_condition_909)) then 
                m_axi_mat_ARADDR <= mat_addr_11_reg_878;
            elsif ((ap_const_boolean_1 = ap_condition_905)) then 
                m_axi_mat_ARADDR <= mat_addr_10_reg_867;
            elsif ((ap_const_boolean_1 = ap_condition_901)) then 
                m_axi_mat_ARADDR <= mat_addr_9_reg_856;
            elsif ((ap_const_boolean_1 = ap_condition_897)) then 
                m_axi_mat_ARADDR <= mat_addr_8_reg_845;
            elsif ((ap_const_boolean_1 = ap_condition_894)) then 
                m_axi_mat_ARADDR <= mat_addr_7_reg_839;
            elsif ((ap_const_boolean_1 = ap_condition_891)) then 
                m_axi_mat_ARADDR <= mat_addr_6_reg_833;
            elsif ((ap_const_boolean_1 = ap_condition_888)) then 
                m_axi_mat_ARADDR <= mat_addr_5_reg_827;
            elsif ((ap_const_boolean_1 = ap_condition_885)) then 
                m_axi_mat_ARADDR <= mat_addr_4_reg_821;
            elsif ((ap_const_boolean_1 = ap_condition_882)) then 
                m_axi_mat_ARADDR <= mat_addr_3_reg_815;
            elsif ((ap_const_boolean_1 = ap_condition_879)) then 
                m_axi_mat_ARADDR <= mat_addr_2_reg_809;
            elsif ((ap_const_boolean_1 = ap_condition_876)) then 
                m_axi_mat_ARADDR <= mat_addr_1_reg_803;
            elsif ((ap_const_boolean_1 = ap_condition_874)) then 
                m_axi_mat_ARADDR <= zext_ln39_3_fu_389_p1(32 - 1 downto 0);
            else 
                m_axi_mat_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_mat_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_mat_ARBURST <= ap_const_lv2_0;
    m_axi_mat_ARCACHE <= ap_const_lv4_0;
    m_axi_mat_ARID <= ap_const_lv1_0;
    m_axi_mat_ARLEN <= ap_const_lv32_1;
    m_axi_mat_ARLOCK <= ap_const_lv2_0;
    m_axi_mat_ARPROT <= ap_const_lv3_0;
    m_axi_mat_ARQOS <= ap_const_lv4_0;
    m_axi_mat_ARREGION <= ap_const_lv4_0;
    m_axi_mat_ARSIZE <= ap_const_lv3_0;
    m_axi_mat_ARUSER <= ap_const_lv1_0;

    m_axi_mat_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage13_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            m_axi_mat_ARVALID <= ap_const_logic_1;
        else 
            m_axi_mat_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mat_AWADDR <= ap_const_lv32_0;
    m_axi_mat_AWBURST <= ap_const_lv2_0;
    m_axi_mat_AWCACHE <= ap_const_lv4_0;
    m_axi_mat_AWID <= ap_const_lv1_0;
    m_axi_mat_AWLEN <= ap_const_lv32_0;
    m_axi_mat_AWLOCK <= ap_const_lv2_0;
    m_axi_mat_AWPROT <= ap_const_lv3_0;
    m_axi_mat_AWQOS <= ap_const_lv4_0;
    m_axi_mat_AWREGION <= ap_const_lv4_0;
    m_axi_mat_AWSIZE <= ap_const_lv3_0;
    m_axi_mat_AWUSER <= ap_const_lv1_0;
    m_axi_mat_AWVALID <= ap_const_logic_0;
    m_axi_mat_BREADY <= ap_const_logic_0;

    m_axi_mat_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage13_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            m_axi_mat_RREADY <= ap_const_logic_1;
        else 
            m_axi_mat_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mat_WDATA <= ap_const_lv32_0;
    m_axi_mat_WID <= ap_const_lv1_0;
    m_axi_mat_WLAST <= ap_const_logic_0;
    m_axi_mat_WSTRB <= ap_const_lv4_0;
    m_axi_mat_WUSER <= ap_const_lv1_0;
    m_axi_mat_WVALID <= ap_const_logic_0;

    mat_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage19, m_axi_mat_ARREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            mat_blk_n_AR <= m_axi_mat_ARREADY;
        else 
            mat_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mat_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage19, m_axi_mat_RVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            mat_blk_n_R <= m_axi_mat_RVALID;
        else 
            mat_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    tmp_10_fu_454_p3 <= (ap_const_lv63_4 & col_read_reg_742);
    tmp_11_fu_472_p3 <= (ap_const_lv63_5 & col_read_reg_742);
    tmp_12_fu_490_p3 <= (ap_const_lv63_6 & col_read_reg_742);
    tmp_13_fu_508_p3 <= (ap_const_lv63_7 & col_read_reg_742);
    tmp_14_fu_526_p3 <= (ap_const_lv63_8 & col_read_reg_742);
    tmp_15_fu_544_p3 <= (ap_const_lv63_9 & col_read_reg_742);
    tmp_16_fu_562_p3 <= (ap_const_lv63_A & col_read_reg_742);
    tmp_17_fu_580_p3 <= (ap_const_lv63_B & col_read_reg_742);
    tmp_18_fu_598_p3 <= (ap_const_lv63_C & col_read_reg_742);
    tmp_19_fu_634_p3 <= (ap_const_lv63_E & col_read_reg_742);
    tmp_20_fu_652_p3 <= (ap_const_lv63_F & col_read_reg_742);
    tmp_21_fu_670_p3 <= (ap_const_lv63_10 & col_read_reg_742);
    tmp_22_fu_688_p3 <= (ap_const_lv63_11 & col_read_reg_742);
    tmp_23_fu_706_p3 <= (ap_const_lv63_12 & col_read_reg_742);
    tmp_24_fu_724_p3 <= (ap_const_lv63_13 & col_read_reg_742);
    tmp_8_fu_418_p3 <= (ap_const_lv63_2 & col_read_reg_742);
    tmp_9_fu_436_p3 <= (ap_const_lv63_3 & col_read_reg_742);
    tmp_fu_399_p3 <= (ap_const_lv63_1 & col_read_reg_742);
    tmp_s_fu_616_p3 <= (ap_const_lv63_D & col_read_reg_742);
    zext_ln39_1_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mat_offset_read_reg_765),64));
    zext_ln39_2_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mat_offset),31));
    zext_ln39_3_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln39_reg_770),64));
    zext_ln39_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col),31));
end behav;
