

================================================================
== Vitis HLS Report for 'hls_ALU'
================================================================
* Date:           Sat Oct 23 11:25:33 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        hls_ALU
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.476 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       19|  10.000 ns|  0.190 us|    2|   20|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     336|    323|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    146|    -|
|Register         |        -|    -|     105|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     441|    517|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |CRTLS_s_axi_U                  |CRTLS_s_axi                 |        0|   0|  134|  200|    0|
    |udiv_16ns_16ns_16_20_seq_1_U1  |udiv_16ns_16ns_16_20_seq_1  |        0|   0|  202|  123|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   0|  336|  323|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U2  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln7_fu_118_p2  |         +|   0|  0|  24|          17|          17|
    |sub_ln8_fu_102_p2  |         -|   0|  0|  24|          17|          17|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  48|          34|          34|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  117|         26|    1|         26|
    |ap_phi_mux_phi_ln12_phi_fu_66_p10  |    9|          2|   32|         64|
    |phi_ln12_reg_62                    |   20|          4|   32|        128|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  146|         32|   65|        218|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |a_read_reg_146   |  16|   0|   16|          0|
    |ap_CS_fsm        |  25|   0|   25|          0|
    |b_read_reg_138   |  16|   0|   16|          0|
    |c_read_reg_134   |  16|   0|   16|          0|
    |phi_ln12_reg_62  |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 105|   0|  105|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTLS_AWVALID  |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_AWREADY  |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_AWADDR   |   in|    6|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WVALID   |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WREADY   |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WDATA    |   in|   32|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_WSTRB    |   in|    4|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_ARVALID  |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_ARREADY  |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_ARADDR   |   in|    6|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RVALID   |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RREADY   |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RDATA    |  out|   32|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_RRESP    |  out|    2|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_BVALID   |  out|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_BREADY   |   in|    1|       s_axi|         CRTLS|        scalar|
|s_axi_CRTLS_BRESP    |  out|    2|       s_axi|         CRTLS|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|       hls_ALU|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       hls_ALU|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       hls_ALU|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

