
Final_Integration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004508  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080045c8  080045c8  000145c8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800469c  0800469c  0001469c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080046a4  080046a4  000146a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080046a8  080046a8  000146a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000568  20000000  080046ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003b0  20000568  08004c14  00020568  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000918  08004c14  00020918  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020568  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001a359  00000000  00000000  00020590  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003514  00000000  00000000  0003a8e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000cd31  00000000  00000000  0003ddfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ec8  00000000  00000000  0004ab30  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001510  00000000  00000000  0004b9f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008d37  00000000  00000000  0004cf08  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004fd7  00000000  00000000  00055c3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005ac16  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002f88  00000000  00000000  0005ac94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000568 	.word	0x20000568
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080045b0 	.word	0x080045b0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000056c 	.word	0x2000056c
 8000104:	080045b0 	.word	0x080045b0

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	; 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	; 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			; (mov r8, r8)

0800041c <__aeabi_uldivmod>:
 800041c:	2b00      	cmp	r3, #0
 800041e:	d111      	bne.n	8000444 <__aeabi_uldivmod+0x28>
 8000420:	2a00      	cmp	r2, #0
 8000422:	d10f      	bne.n	8000444 <__aeabi_uldivmod+0x28>
 8000424:	2900      	cmp	r1, #0
 8000426:	d100      	bne.n	800042a <__aeabi_uldivmod+0xe>
 8000428:	2800      	cmp	r0, #0
 800042a:	d002      	beq.n	8000432 <__aeabi_uldivmod+0x16>
 800042c:	2100      	movs	r1, #0
 800042e:	43c9      	mvns	r1, r1
 8000430:	1c08      	adds	r0, r1, #0
 8000432:	b407      	push	{r0, r1, r2}
 8000434:	4802      	ldr	r0, [pc, #8]	; (8000440 <__aeabi_uldivmod+0x24>)
 8000436:	a102      	add	r1, pc, #8	; (adr r1, 8000440 <__aeabi_uldivmod+0x24>)
 8000438:	1840      	adds	r0, r0, r1
 800043a:	9002      	str	r0, [sp, #8]
 800043c:	bd03      	pop	{r0, r1, pc}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	ffffffd9 	.word	0xffffffd9
 8000444:	b403      	push	{r0, r1}
 8000446:	4668      	mov	r0, sp
 8000448:	b501      	push	{r0, lr}
 800044a:	9802      	ldr	r0, [sp, #8]
 800044c:	f000 f806 	bl	800045c <__udivmoddi4>
 8000450:	9b01      	ldr	r3, [sp, #4]
 8000452:	469e      	mov	lr, r3
 8000454:	b002      	add	sp, #8
 8000456:	bc0c      	pop	{r2, r3}
 8000458:	4770      	bx	lr
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__udivmoddi4>:
 800045c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045e:	4657      	mov	r7, sl
 8000460:	464e      	mov	r6, r9
 8000462:	4645      	mov	r5, r8
 8000464:	46de      	mov	lr, fp
 8000466:	b5e0      	push	{r5, r6, r7, lr}
 8000468:	0004      	movs	r4, r0
 800046a:	b083      	sub	sp, #12
 800046c:	000d      	movs	r5, r1
 800046e:	4692      	mov	sl, r2
 8000470:	4699      	mov	r9, r3
 8000472:	428b      	cmp	r3, r1
 8000474:	d82f      	bhi.n	80004d6 <__udivmoddi4+0x7a>
 8000476:	d02c      	beq.n	80004d2 <__udivmoddi4+0x76>
 8000478:	4649      	mov	r1, r9
 800047a:	4650      	mov	r0, sl
 800047c:	f000 f8ae 	bl	80005dc <__clzdi2>
 8000480:	0029      	movs	r1, r5
 8000482:	0006      	movs	r6, r0
 8000484:	0020      	movs	r0, r4
 8000486:	f000 f8a9 	bl	80005dc <__clzdi2>
 800048a:	1a33      	subs	r3, r6, r0
 800048c:	4698      	mov	r8, r3
 800048e:	3b20      	subs	r3, #32
 8000490:	469b      	mov	fp, r3
 8000492:	d500      	bpl.n	8000496 <__udivmoddi4+0x3a>
 8000494:	e074      	b.n	8000580 <__udivmoddi4+0x124>
 8000496:	4653      	mov	r3, sl
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	001f      	movs	r7, r3
 800049e:	4653      	mov	r3, sl
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	001e      	movs	r6, r3
 80004a6:	42af      	cmp	r7, r5
 80004a8:	d829      	bhi.n	80004fe <__udivmoddi4+0xa2>
 80004aa:	d026      	beq.n	80004fa <__udivmoddi4+0x9e>
 80004ac:	465b      	mov	r3, fp
 80004ae:	1ba4      	subs	r4, r4, r6
 80004b0:	41bd      	sbcs	r5, r7
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	da00      	bge.n	80004b8 <__udivmoddi4+0x5c>
 80004b6:	e079      	b.n	80005ac <__udivmoddi4+0x150>
 80004b8:	2200      	movs	r2, #0
 80004ba:	2300      	movs	r3, #0
 80004bc:	9200      	str	r2, [sp, #0]
 80004be:	9301      	str	r3, [sp, #4]
 80004c0:	2301      	movs	r3, #1
 80004c2:	465a      	mov	r2, fp
 80004c4:	4093      	lsls	r3, r2
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	2301      	movs	r3, #1
 80004ca:	4642      	mov	r2, r8
 80004cc:	4093      	lsls	r3, r2
 80004ce:	9300      	str	r3, [sp, #0]
 80004d0:	e019      	b.n	8000506 <__udivmoddi4+0xaa>
 80004d2:	4282      	cmp	r2, r0
 80004d4:	d9d0      	bls.n	8000478 <__udivmoddi4+0x1c>
 80004d6:	2200      	movs	r2, #0
 80004d8:	2300      	movs	r3, #0
 80004da:	9200      	str	r2, [sp, #0]
 80004dc:	9301      	str	r3, [sp, #4]
 80004de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d001      	beq.n	80004e8 <__udivmoddi4+0x8c>
 80004e4:	601c      	str	r4, [r3, #0]
 80004e6:	605d      	str	r5, [r3, #4]
 80004e8:	9800      	ldr	r0, [sp, #0]
 80004ea:	9901      	ldr	r1, [sp, #4]
 80004ec:	b003      	add	sp, #12
 80004ee:	bc3c      	pop	{r2, r3, r4, r5}
 80004f0:	4690      	mov	r8, r2
 80004f2:	4699      	mov	r9, r3
 80004f4:	46a2      	mov	sl, r4
 80004f6:	46ab      	mov	fp, r5
 80004f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004fa:	42a3      	cmp	r3, r4
 80004fc:	d9d6      	bls.n	80004ac <__udivmoddi4+0x50>
 80004fe:	2200      	movs	r2, #0
 8000500:	2300      	movs	r3, #0
 8000502:	9200      	str	r2, [sp, #0]
 8000504:	9301      	str	r3, [sp, #4]
 8000506:	4643      	mov	r3, r8
 8000508:	2b00      	cmp	r3, #0
 800050a:	d0e8      	beq.n	80004de <__udivmoddi4+0x82>
 800050c:	07fb      	lsls	r3, r7, #31
 800050e:	0872      	lsrs	r2, r6, #1
 8000510:	431a      	orrs	r2, r3
 8000512:	4646      	mov	r6, r8
 8000514:	087b      	lsrs	r3, r7, #1
 8000516:	e00e      	b.n	8000536 <__udivmoddi4+0xda>
 8000518:	42ab      	cmp	r3, r5
 800051a:	d101      	bne.n	8000520 <__udivmoddi4+0xc4>
 800051c:	42a2      	cmp	r2, r4
 800051e:	d80c      	bhi.n	800053a <__udivmoddi4+0xde>
 8000520:	1aa4      	subs	r4, r4, r2
 8000522:	419d      	sbcs	r5, r3
 8000524:	2001      	movs	r0, #1
 8000526:	1924      	adds	r4, r4, r4
 8000528:	416d      	adcs	r5, r5
 800052a:	2100      	movs	r1, #0
 800052c:	3e01      	subs	r6, #1
 800052e:	1824      	adds	r4, r4, r0
 8000530:	414d      	adcs	r5, r1
 8000532:	2e00      	cmp	r6, #0
 8000534:	d006      	beq.n	8000544 <__udivmoddi4+0xe8>
 8000536:	42ab      	cmp	r3, r5
 8000538:	d9ee      	bls.n	8000518 <__udivmoddi4+0xbc>
 800053a:	3e01      	subs	r6, #1
 800053c:	1924      	adds	r4, r4, r4
 800053e:	416d      	adcs	r5, r5
 8000540:	2e00      	cmp	r6, #0
 8000542:	d1f8      	bne.n	8000536 <__udivmoddi4+0xda>
 8000544:	465b      	mov	r3, fp
 8000546:	9800      	ldr	r0, [sp, #0]
 8000548:	9901      	ldr	r1, [sp, #4]
 800054a:	1900      	adds	r0, r0, r4
 800054c:	4169      	adcs	r1, r5
 800054e:	2b00      	cmp	r3, #0
 8000550:	db22      	blt.n	8000598 <__udivmoddi4+0x13c>
 8000552:	002b      	movs	r3, r5
 8000554:	465a      	mov	r2, fp
 8000556:	40d3      	lsrs	r3, r2
 8000558:	002a      	movs	r2, r5
 800055a:	4644      	mov	r4, r8
 800055c:	40e2      	lsrs	r2, r4
 800055e:	001c      	movs	r4, r3
 8000560:	465b      	mov	r3, fp
 8000562:	0015      	movs	r5, r2
 8000564:	2b00      	cmp	r3, #0
 8000566:	db2c      	blt.n	80005c2 <__udivmoddi4+0x166>
 8000568:	0026      	movs	r6, r4
 800056a:	409e      	lsls	r6, r3
 800056c:	0033      	movs	r3, r6
 800056e:	0026      	movs	r6, r4
 8000570:	4647      	mov	r7, r8
 8000572:	40be      	lsls	r6, r7
 8000574:	0032      	movs	r2, r6
 8000576:	1a80      	subs	r0, r0, r2
 8000578:	4199      	sbcs	r1, r3
 800057a:	9000      	str	r0, [sp, #0]
 800057c:	9101      	str	r1, [sp, #4]
 800057e:	e7ae      	b.n	80004de <__udivmoddi4+0x82>
 8000580:	4642      	mov	r2, r8
 8000582:	2320      	movs	r3, #32
 8000584:	1a9b      	subs	r3, r3, r2
 8000586:	4652      	mov	r2, sl
 8000588:	40da      	lsrs	r2, r3
 800058a:	4641      	mov	r1, r8
 800058c:	0013      	movs	r3, r2
 800058e:	464a      	mov	r2, r9
 8000590:	408a      	lsls	r2, r1
 8000592:	0017      	movs	r7, r2
 8000594:	431f      	orrs	r7, r3
 8000596:	e782      	b.n	800049e <__udivmoddi4+0x42>
 8000598:	4642      	mov	r2, r8
 800059a:	2320      	movs	r3, #32
 800059c:	1a9b      	subs	r3, r3, r2
 800059e:	002a      	movs	r2, r5
 80005a0:	4646      	mov	r6, r8
 80005a2:	409a      	lsls	r2, r3
 80005a4:	0023      	movs	r3, r4
 80005a6:	40f3      	lsrs	r3, r6
 80005a8:	4313      	orrs	r3, r2
 80005aa:	e7d5      	b.n	8000558 <__udivmoddi4+0xfc>
 80005ac:	4642      	mov	r2, r8
 80005ae:	2320      	movs	r3, #32
 80005b0:	2100      	movs	r1, #0
 80005b2:	1a9b      	subs	r3, r3, r2
 80005b4:	2200      	movs	r2, #0
 80005b6:	9100      	str	r1, [sp, #0]
 80005b8:	9201      	str	r2, [sp, #4]
 80005ba:	2201      	movs	r2, #1
 80005bc:	40da      	lsrs	r2, r3
 80005be:	9201      	str	r2, [sp, #4]
 80005c0:	e782      	b.n	80004c8 <__udivmoddi4+0x6c>
 80005c2:	4642      	mov	r2, r8
 80005c4:	2320      	movs	r3, #32
 80005c6:	0026      	movs	r6, r4
 80005c8:	1a9b      	subs	r3, r3, r2
 80005ca:	40de      	lsrs	r6, r3
 80005cc:	002f      	movs	r7, r5
 80005ce:	46b4      	mov	ip, r6
 80005d0:	4097      	lsls	r7, r2
 80005d2:	4666      	mov	r6, ip
 80005d4:	003b      	movs	r3, r7
 80005d6:	4333      	orrs	r3, r6
 80005d8:	e7c9      	b.n	800056e <__udivmoddi4+0x112>
 80005da:	46c0      	nop			; (mov r8, r8)

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	1c08      	adds	r0, r1, #0
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			; (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	; (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000630:	21fa      	movs	r1, #250	; 0xfa
 8000632:	4b0a      	ldr	r3, [pc, #40]	; (800065c <HAL_InitTick+0x2c>)
{
 8000634:	b570      	push	{r4, r5, r6, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000636:	0089      	lsls	r1, r1, #2
{
 8000638:	0005      	movs	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800063a:	6818      	ldr	r0, [r3, #0]
 800063c:	f7ff fd78 	bl	8000130 <__udivsi3>
 8000640:	f000 f87a 	bl	8000738 <HAL_SYSTICK_Config>
 8000644:	0004      	movs	r4, r0
  {
    status = HAL_ERROR;
 8000646:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000648:	2c00      	cmp	r4, #0
 800064a:	d105      	bne.n	8000658 <HAL_InitTick+0x28>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 800064c:	3802      	subs	r0, #2
 800064e:	0022      	movs	r2, r4
 8000650:	0029      	movs	r1, r5
 8000652:	f000 f837 	bl	80006c4 <HAL_NVIC_SetPriority>
 8000656:	0020      	movs	r0, r4
  }

  /* Return function status */
  return status;
}
 8000658:	bd70      	pop	{r4, r5, r6, pc}
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	20000564 	.word	0x20000564

08000660 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000660:	2340      	movs	r3, #64	; 0x40
 8000662:	4a08      	ldr	r2, [pc, #32]	; (8000684 <HAL_Init+0x24>)
{
 8000664:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000666:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000668:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800066a:	430b      	orrs	r3, r1
 800066c:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800066e:	f7ff ffdf 	bl	8000630 <HAL_InitTick>
 8000672:	1e04      	subs	r4, r0, #0
 8000674:	d103      	bne.n	800067e <HAL_Init+0x1e>
    HAL_MspInit();
 8000676:	f003 fdd7 	bl	8004228 <HAL_MspInit>
}
 800067a:	0020      	movs	r0, r4
 800067c:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800067e:	2401      	movs	r4, #1
 8000680:	e7fb      	b.n	800067a <HAL_Init+0x1a>
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	40022000 	.word	0x40022000

08000688 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000688:	4a02      	ldr	r2, [pc, #8]	; (8000694 <HAL_IncTick+0xc>)
 800068a:	6813      	ldr	r3, [r2, #0]
 800068c:	3301      	adds	r3, #1
 800068e:	6013      	str	r3, [r2, #0]
}
 8000690:	4770      	bx	lr
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	20000628 	.word	0x20000628

08000698 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000698:	4b01      	ldr	r3, [pc, #4]	; (80006a0 <HAL_GetTick+0x8>)
 800069a:	6818      	ldr	r0, [r3, #0]
}
 800069c:	4770      	bx	lr
 800069e:	46c0      	nop			; (mov r8, r8)
 80006a0:	20000628 	.word	0x20000628

080006a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006a4:	b570      	push	{r4, r5, r6, lr}
 80006a6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80006a8:	f7ff fff6 	bl	8000698 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 80006ac:	1c63      	adds	r3, r4, #1
 80006ae:	1e5a      	subs	r2, r3, #1
 80006b0:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 80006b2:	0005      	movs	r5, r0
    wait++;
 80006b4:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80006b6:	f7ff ffef 	bl	8000698 <HAL_GetTick>
 80006ba:	1b40      	subs	r0, r0, r5
 80006bc:	4284      	cmp	r4, r0
 80006be:	d8fa      	bhi.n	80006b6 <HAL_Delay+0x12>
  {
  }
}
 80006c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080006c4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006c4:	b570      	push	{r4, r5, r6, lr}
 80006c6:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80006c8:	2800      	cmp	r0, #0
 80006ca:	da14      	bge.n	80006f6 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006cc:	230f      	movs	r3, #15
 80006ce:	b2c0      	uxtb	r0, r0
 80006d0:	4003      	ands	r3, r0
 80006d2:	3b08      	subs	r3, #8
 80006d4:	4a11      	ldr	r2, [pc, #68]	; (800071c <HAL_NVIC_SetPriority+0x58>)
 80006d6:	089b      	lsrs	r3, r3, #2
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	189b      	adds	r3, r3, r2
 80006dc:	2203      	movs	r2, #3
 80006de:	4010      	ands	r0, r2
 80006e0:	4090      	lsls	r0, r2
 80006e2:	32fc      	adds	r2, #252	; 0xfc
 80006e4:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006e6:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006e8:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006ea:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006ec:	69dc      	ldr	r4, [r3, #28]
 80006ee:	43ac      	bics	r4, r5
 80006f0:	4321      	orrs	r1, r4
 80006f2:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006f6:	2503      	movs	r5, #3
 80006f8:	0883      	lsrs	r3, r0, #2
 80006fa:	4028      	ands	r0, r5
 80006fc:	40a8      	lsls	r0, r5
 80006fe:	35fc      	adds	r5, #252	; 0xfc
 8000700:	002e      	movs	r6, r5
 8000702:	4a07      	ldr	r2, [pc, #28]	; (8000720 <HAL_NVIC_SetPriority+0x5c>)
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	189b      	adds	r3, r3, r2
 8000708:	22c0      	movs	r2, #192	; 0xc0
 800070a:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800070c:	4029      	ands	r1, r5
 800070e:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000710:	0092      	lsls	r2, r2, #2
 8000712:	589c      	ldr	r4, [r3, r2]
 8000714:	43b4      	bics	r4, r6
 8000716:	4321      	orrs	r1, r4
 8000718:	5099      	str	r1, [r3, r2]
 800071a:	e7eb      	b.n	80006f4 <HAL_NVIC_SetPriority+0x30>
 800071c:	e000ed00 	.word	0xe000ed00
 8000720:	e000e100 	.word	0xe000e100

08000724 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000724:	231f      	movs	r3, #31
 8000726:	4018      	ands	r0, r3
 8000728:	3b1e      	subs	r3, #30
 800072a:	4083      	lsls	r3, r0
 800072c:	4a01      	ldr	r2, [pc, #4]	; (8000734 <HAL_NVIC_EnableIRQ+0x10>)
 800072e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000730:	4770      	bx	lr
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	e000e100 	.word	0xe000e100

08000738 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000738:	4a09      	ldr	r2, [pc, #36]	; (8000760 <HAL_SYSTICK_Config+0x28>)
 800073a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800073c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800073e:	4293      	cmp	r3, r2
 8000740:	d80d      	bhi.n	800075e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000742:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000744:	4a07      	ldr	r2, [pc, #28]	; (8000764 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000746:	4808      	ldr	r0, [pc, #32]	; (8000768 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000748:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800074a:	6a03      	ldr	r3, [r0, #32]
 800074c:	0609      	lsls	r1, r1, #24
 800074e:	021b      	lsls	r3, r3, #8
 8000750:	0a1b      	lsrs	r3, r3, #8
 8000752:	430b      	orrs	r3, r1
 8000754:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000756:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000758:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800075a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800075c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800075e:	4770      	bx	lr
 8000760:	00ffffff 	.word	0x00ffffff
 8000764:	e000e010 	.word	0xe000e010
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800076c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800076e:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8000770:	2001      	movs	r0, #1
  if(hdma == NULL)
 8000772:	2c00      	cmp	r4, #0
 8000774:	d035      	beq.n	80007e2 <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000776:	6825      	ldr	r5, [r4, #0]
 8000778:	4b1a      	ldr	r3, [pc, #104]	; (80007e4 <HAL_DMA_Init+0x78>)
 800077a:	2114      	movs	r1, #20
 800077c:	18e8      	adds	r0, r5, r3
 800077e:	f7ff fcd7 	bl	8000130 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8000782:	4b19      	ldr	r3, [pc, #100]	; (80007e8 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000784:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8000786:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000788:	2302      	movs	r3, #2
 800078a:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800078c:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 800078e:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000790:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000792:	4b16      	ldr	r3, [pc, #88]	; (80007ec <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000794:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000796:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8000798:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800079a:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 800079c:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800079e:	433b      	orrs	r3, r7
 80007a0:	6967      	ldr	r7, [r4, #20]
 80007a2:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007a4:	69a7      	ldr	r7, [r4, #24]
 80007a6:	433b      	orrs	r3, r7
 80007a8:	69e7      	ldr	r7, [r4, #28]
 80007aa:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 80007ac:	6a27      	ldr	r7, [r4, #32]
 80007ae:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 80007b0:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80007b2:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80007b4:	2380      	movs	r3, #128	; 0x80
 80007b6:	01db      	lsls	r3, r3, #7
 80007b8:	4299      	cmp	r1, r3
 80007ba:	d00c      	beq.n	80007d6 <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80007bc:	251c      	movs	r5, #28
 80007be:	4028      	ands	r0, r5
 80007c0:	3d0d      	subs	r5, #13
 80007c2:	4085      	lsls	r5, r0
 80007c4:	490a      	ldr	r1, [pc, #40]	; (80007f0 <HAL_DMA_Init+0x84>)
 80007c6:	680b      	ldr	r3, [r1, #0]
 80007c8:	43ab      	bics	r3, r5
 80007ca:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80007cc:	6863      	ldr	r3, [r4, #4]
 80007ce:	680d      	ldr	r5, [r1, #0]
 80007d0:	4083      	lsls	r3, r0
 80007d2:	432b      	orrs	r3, r5
 80007d4:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007d6:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80007d8:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007da:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80007dc:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 80007de:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 80007e0:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 80007e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007e4:	bffdfff8 	.word	0xbffdfff8
 80007e8:	40020000 	.word	0x40020000
 80007ec:	ffff800f 	.word	0xffff800f
 80007f0:	400200a8 	.word	0x400200a8

080007f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80007f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80007f6:	1d46      	adds	r6, r0, #5
 80007f8:	7ff5      	ldrb	r5, [r6, #31]
 80007fa:	2402      	movs	r4, #2
 80007fc:	2d01      	cmp	r5, #1
 80007fe:	d02a      	beq.n	8000856 <HAL_DMA_Start_IT+0x62>
 8000800:	2501      	movs	r5, #1
 8000802:	77f5      	strb	r5, [r6, #31]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000804:	1d85      	adds	r5, r0, #6
 8000806:	46ac      	mov	ip, r5
 8000808:	7fed      	ldrb	r5, [r5, #31]
 800080a:	2700      	movs	r7, #0
 800080c:	b2ed      	uxtb	r5, r5
 800080e:	2d01      	cmp	r5, #1
 8000810:	d12d      	bne.n	800086e <HAL_DMA_Start_IT+0x7a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000812:	4666      	mov	r6, ip
 8000814:	77f4      	strb	r4, [r6, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000816:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000818:	63c7      	str	r7, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 800081a:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800081c:	371c      	adds	r7, #28
    __HAL_DMA_DISABLE(hdma);
 800081e:	43ae      	bics	r6, r5
 8000820:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000822:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8000824:	9601      	str	r6, [sp, #4]
 8000826:	6c46      	ldr	r6, [r0, #68]	; 0x44
 8000828:	4037      	ands	r7, r6
 800082a:	40bd      	lsls	r5, r7
 800082c:	9e01      	ldr	r6, [sp, #4]
 800082e:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000830:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000832:	6883      	ldr	r3, [r0, #8]
 8000834:	6805      	ldr	r5, [r0, #0]
 8000836:	2b10      	cmp	r3, #16
 8000838:	d10f      	bne.n	800085a <HAL_DMA_Start_IT+0x66>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800083a:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800083c:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 800083e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000840:	2b00      	cmp	r3, #0
 8000842:	d00d      	beq.n	8000860 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000844:	230e      	movs	r3, #14
 8000846:	6822      	ldr	r2, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000848:	4313      	orrs	r3, r2
 800084a:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800084c:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 800084e:	2400      	movs	r4, #0
    __HAL_DMA_ENABLE(hdma);
 8000850:	682a      	ldr	r2, [r5, #0]
 8000852:	4313      	orrs	r3, r2
 8000854:	602b      	str	r3, [r5, #0]
}
 8000856:	0020      	movs	r0, r4
 8000858:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800085a:	60a1      	str	r1, [r4, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800085c:	60e2      	str	r2, [r4, #12]
 800085e:	e7ee      	b.n	800083e <HAL_DMA_Start_IT+0x4a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000860:	2204      	movs	r2, #4
 8000862:	6823      	ldr	r3, [r4, #0]
 8000864:	4393      	bics	r3, r2
 8000866:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000868:	6822      	ldr	r2, [r4, #0]
 800086a:	230a      	movs	r3, #10
 800086c:	e7ec      	b.n	8000848 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma);
 800086e:	77f7      	strb	r7, [r6, #31]
 8000870:	e7f1      	b.n	8000856 <HAL_DMA_Start_IT+0x62>

08000872 <HAL_DMA_Abort_IT>:
{
 8000872:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000874:	1d84      	adds	r4, r0, #6
 8000876:	7fe3      	ldrb	r3, [r4, #31]
 8000878:	2b02      	cmp	r3, #2
 800087a:	d004      	beq.n	8000886 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800087c:	2304      	movs	r3, #4
 800087e:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8000880:	3b03      	subs	r3, #3
}
 8000882:	0018      	movs	r0, r3
 8000884:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000886:	210e      	movs	r1, #14
 8000888:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800088a:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800088c:	681a      	ldr	r2, [r3, #0]
 800088e:	438a      	bics	r2, r1
 8000890:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000892:	2201      	movs	r2, #1
 8000894:	6819      	ldr	r1, [r3, #0]
 8000896:	4391      	bics	r1, r2
 8000898:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800089a:	231c      	movs	r3, #28
 800089c:	402b      	ands	r3, r5
 800089e:	0015      	movs	r5, r2
 80008a0:	409d      	lsls	r5, r3
 80008a2:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 80008a4:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80008a6:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80008a8:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 80008aa:	2400      	movs	r4, #0
    if(hdma->XferAbortCallback != NULL)
 80008ac:	6b82      	ldr	r2, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 80008ae:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 80008b0:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 80008b2:	42a2      	cmp	r2, r4
 80008b4:	d0e5      	beq.n	8000882 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 80008b6:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 80008b8:	0023      	movs	r3, r4
 80008ba:	e7e2      	b.n	8000882 <HAL_DMA_Abort_IT+0x10>

080008bc <HAL_DMA_IRQHandler>:
{
 80008bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80008be:	221c      	movs	r2, #28
 80008c0:	2704      	movs	r7, #4
 80008c2:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80008c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80008c6:	4032      	ands	r2, r6
 80008c8:	003e      	movs	r6, r7
 80008ca:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80008cc:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80008ce:	6803      	ldr	r3, [r0, #0]
 80008d0:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80008d2:	422e      	tst	r6, r5
 80008d4:	d00d      	beq.n	80008f2 <HAL_DMA_IRQHandler+0x36>
 80008d6:	423c      	tst	r4, r7
 80008d8:	d00b      	beq.n	80008f2 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	0692      	lsls	r2, r2, #26
 80008de:	d402      	bmi.n	80008e6 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	43ba      	bics	r2, r7
 80008e4:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 80008e6:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80008e8:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d019      	beq.n	8000922 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 80008ee:	4798      	blx	r3
  return;
 80008f0:	e017      	b.n	8000922 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80008f2:	2702      	movs	r7, #2
 80008f4:	003e      	movs	r6, r7
 80008f6:	4096      	lsls	r6, r2
 80008f8:	422e      	tst	r6, r5
 80008fa:	d013      	beq.n	8000924 <HAL_DMA_IRQHandler+0x68>
 80008fc:	423c      	tst	r4, r7
 80008fe:	d011      	beq.n	8000924 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000900:	681a      	ldr	r2, [r3, #0]
 8000902:	0692      	lsls	r2, r2, #26
 8000904:	d406      	bmi.n	8000914 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000906:	240a      	movs	r4, #10
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	43a2      	bics	r2, r4
 800090c:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800090e:	2201      	movs	r2, #1
 8000910:	1d83      	adds	r3, r0, #6
 8000912:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8000914:	2200      	movs	r2, #0
 8000916:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8000918:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 800091a:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 800091c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 800091e:	4293      	cmp	r3, r2
 8000920:	d1e5      	bne.n	80008ee <HAL_DMA_IRQHandler+0x32>
}
 8000922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8000924:	2608      	movs	r6, #8
 8000926:	0037      	movs	r7, r6
 8000928:	4097      	lsls	r7, r2
 800092a:	423d      	tst	r5, r7
 800092c:	d0f9      	beq.n	8000922 <HAL_DMA_IRQHandler+0x66>
 800092e:	4234      	tst	r4, r6
 8000930:	d0f7      	beq.n	8000922 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000932:	250e      	movs	r5, #14
 8000934:	681c      	ldr	r4, [r3, #0]
 8000936:	43ac      	bics	r4, r5
 8000938:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800093a:	2301      	movs	r3, #1
 800093c:	001c      	movs	r4, r3
 800093e:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8000940:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000942:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000944:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8000946:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8000948:	2200      	movs	r2, #0
 800094a:	1d43      	adds	r3, r0, #5
 800094c:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 800094e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000950:	e7e5      	b.n	800091e <HAL_DMA_IRQHandler+0x62>
	...

08000954 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000954:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000956:	4a53      	ldr	r2, [pc, #332]	; (8000aa4 <HAL_GPIO_Init+0x150>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8000958:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800095a:	1882      	adds	r2, r0, r2
 800095c:	1e54      	subs	r4, r2, #1
 800095e:	41a2      	sbcs	r2, r4
{
 8000960:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0)
 8000962:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00U;
 8000964:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000966:	3205      	adds	r2, #5
 8000968:	9203      	str	r2, [sp, #12]
  while (((GPIO_Init->Pin) >> position) != 0)
 800096a:	9a01      	ldr	r2, [sp, #4]
 800096c:	40da      	lsrs	r2, r3
 800096e:	d101      	bne.n	8000974 <HAL_GPIO_Init+0x20>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8000970:	b005      	add	sp, #20
 8000972:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000974:	2501      	movs	r5, #1
 8000976:	409d      	lsls	r5, r3
 8000978:	9a01      	ldr	r2, [sp, #4]
 800097a:	402a      	ands	r2, r5
 800097c:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 800097e:	d100      	bne.n	8000982 <HAL_GPIO_Init+0x2e>
 8000980:	e08d      	b.n	8000a9e <HAL_GPIO_Init+0x14a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000982:	684a      	ldr	r2, [r1, #4]
 8000984:	4694      	mov	ip, r2
 8000986:	2210      	movs	r2, #16
 8000988:	4664      	mov	r4, ip
 800098a:	4394      	bics	r4, r2
 800098c:	0022      	movs	r2, r4
 800098e:	3c01      	subs	r4, #1
 8000990:	2a02      	cmp	r2, #2
 8000992:	d11f      	bne.n	80009d4 <HAL_GPIO_Init+0x80>
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000994:	2407      	movs	r4, #7
 8000996:	270f      	movs	r7, #15
 8000998:	401c      	ands	r4, r3
 800099a:	00a4      	lsls	r4, r4, #2
 800099c:	40a7      	lsls	r7, r4
        temp = GPIOx->AFR[position >> 3U];
 800099e:	08da      	lsrs	r2, r3, #3
 80009a0:	0092      	lsls	r2, r2, #2
 80009a2:	1882      	adds	r2, r0, r2
 80009a4:	6a16      	ldr	r6, [r2, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80009a6:	43be      	bics	r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 80009a8:	690f      	ldr	r7, [r1, #16]
 80009aa:	40a7      	lsls	r7, r4
 80009ac:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3U] = temp;
 80009ae:	6216      	str	r6, [r2, #32]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80009b0:	2403      	movs	r4, #3
 80009b2:	005e      	lsls	r6, r3, #1
 80009b4:	40b4      	lsls	r4, r6
        temp = GPIOx->OSPEEDR;
 80009b6:	6882      	ldr	r2, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80009b8:	43a2      	bics	r2, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009ba:	68cc      	ldr	r4, [r1, #12]
 80009bc:	40b4      	lsls	r4, r6
 80009be:	4322      	orrs	r2, r4
        GPIOx->OSPEEDR = temp;
 80009c0:	6082      	str	r2, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80009c2:	4662      	mov	r2, ip
 80009c4:	06d2      	lsls	r2, r2, #27
 80009c6:	0fd2      	lsrs	r2, r2, #31
 80009c8:	409a      	lsls	r2, r3
        temp= GPIOx->OTYPER;
 80009ca:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009cc:	43ac      	bics	r4, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80009ce:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80009d0:	6042      	str	r2, [r0, #4]
 80009d2:	e001      	b.n	80009d8 <HAL_GPIO_Init+0x84>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009d4:	2c01      	cmp	r4, #1
 80009d6:	d9eb      	bls.n	80009b0 <HAL_GPIO_Init+0x5c>
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80009d8:	2603      	movs	r6, #3
 80009da:	0034      	movs	r4, r6
 80009dc:	005d      	lsls	r5, r3, #1
 80009de:	40ac      	lsls	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80009e0:	4662      	mov	r2, ip
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80009e2:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80009e4:	4032      	ands	r2, r6
 80009e6:	40aa      	lsls	r2, r5
      temp = GPIOx->MODER;
 80009e8:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80009ea:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80009ec:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;
 80009ee:	6002      	str	r2, [r0, #0]
      temp = GPIOx->PUPDR;
 80009f0:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80009f2:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 80009f4:	688a      	ldr	r2, [r1, #8]
 80009f6:	40aa      	lsls	r2, r5
 80009f8:	4314      	orrs	r4, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80009fa:	4662      	mov	r2, ip
      GPIOx->PUPDR = temp;
 80009fc:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80009fe:	00d2      	lsls	r2, r2, #3
 8000a00:	d54d      	bpl.n	8000a9e <HAL_GPIO_Init+0x14a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a02:	2501      	movs	r5, #1
 8000a04:	4c28      	ldr	r4, [pc, #160]	; (8000aa8 <HAL_GPIO_Init+0x154>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000a06:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a08:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000a0a:	432a      	orrs	r2, r5
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000a0c:	001d      	movs	r5, r3
 8000a0e:	4035      	ands	r5, r6
 8000a10:	00ad      	lsls	r5, r5, #2
 8000a12:	40af      	lsls	r7, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a14:	6362      	str	r2, [r4, #52]	; 0x34
 8000a16:	4a25      	ldr	r2, [pc, #148]	; (8000aac <HAL_GPIO_Init+0x158>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8000a18:	089c      	lsrs	r4, r3, #2
 8000a1a:	00a4      	lsls	r4, r4, #2
 8000a1c:	18a4      	adds	r4, r4, r2
 8000a1e:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000a20:	43ba      	bics	r2, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000a22:	27a0      	movs	r7, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000a24:	9202      	str	r2, [sp, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000a26:	05ff      	lsls	r7, r7, #23
 8000a28:	2200      	movs	r2, #0
 8000a2a:	42b8      	cmp	r0, r7
 8000a2c:	d00c      	beq.n	8000a48 <HAL_GPIO_Init+0xf4>
 8000a2e:	4f20      	ldr	r7, [pc, #128]	; (8000ab0 <HAL_GPIO_Init+0x15c>)
 8000a30:	3201      	adds	r2, #1
 8000a32:	42b8      	cmp	r0, r7
 8000a34:	d008      	beq.n	8000a48 <HAL_GPIO_Init+0xf4>
 8000a36:	4f1f      	ldr	r7, [pc, #124]	; (8000ab4 <HAL_GPIO_Init+0x160>)
 8000a38:	3201      	adds	r2, #1
 8000a3a:	42b8      	cmp	r0, r7
 8000a3c:	d004      	beq.n	8000a48 <HAL_GPIO_Init+0xf4>
 8000a3e:	4f1e      	ldr	r7, [pc, #120]	; (8000ab8 <HAL_GPIO_Init+0x164>)
 8000a40:	0032      	movs	r2, r6
 8000a42:	42b8      	cmp	r0, r7
 8000a44:	d000      	beq.n	8000a48 <HAL_GPIO_Init+0xf4>
 8000a46:	9a03      	ldr	r2, [sp, #12]
 8000a48:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a4a:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000a4c:	9d02      	ldr	r5, [sp, #8]
 8000a4e:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a50:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8000a52:	4a1a      	ldr	r2, [pc, #104]	; (8000abc <HAL_GPIO_Init+0x168>)
        temp &= ~((uint32_t)iocurrent);
 8000a54:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->IMR;
 8000a56:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8000a58:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 8000a5a:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8000a5c:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a5e:	03ff      	lsls	r7, r7, #15
 8000a60:	d401      	bmi.n	8000a66 <HAL_GPIO_Init+0x112>
        temp &= ~((uint32_t)iocurrent);
 8000a62:	0035      	movs	r5, r6
 8000a64:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a66:	4667      	mov	r7, ip
        EXTI->IMR = temp;
 8000a68:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000a6a:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8000a6c:	9d00      	ldr	r5, [sp, #0]
 8000a6e:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a70:	03bf      	lsls	r7, r7, #14
 8000a72:	d401      	bmi.n	8000a78 <HAL_GPIO_Init+0x124>
        temp &= ~((uint32_t)iocurrent);
 8000a74:	0035      	movs	r5, r6
 8000a76:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a78:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8000a7a:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000a7c:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8000a7e:	9d00      	ldr	r5, [sp, #0]
 8000a80:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a82:	02ff      	lsls	r7, r7, #11
 8000a84:	d401      	bmi.n	8000a8a <HAL_GPIO_Init+0x136>
        temp &= ~((uint32_t)iocurrent);
 8000a86:	0035      	movs	r5, r6
 8000a88:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a8a:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8000a8c:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000a8e:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8000a90:	9e00      	ldr	r6, [sp, #0]
 8000a92:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a94:	02bf      	lsls	r7, r7, #10
 8000a96:	d401      	bmi.n	8000a9c <HAL_GPIO_Init+0x148>
        temp &= ~((uint32_t)iocurrent);
 8000a98:	4025      	ands	r5, r4
 8000a9a:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8000a9c:	60d6      	str	r6, [r2, #12]
    position++;
 8000a9e:	3301      	adds	r3, #1
 8000aa0:	e763      	b.n	800096a <HAL_GPIO_Init+0x16>
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	afffe400 	.word	0xafffe400
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	40010000 	.word	0x40010000
 8000ab0:	50000400 	.word	0x50000400
 8000ab4:	50000800 	.word	0x50000800
 8000ab8:	50000c00 	.word	0x50000c00
 8000abc:	40010400 	.word	0x40010400

08000ac0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ac0:	6900      	ldr	r0, [r0, #16]
 8000ac2:	4008      	ands	r0, r1
 8000ac4:	1e41      	subs	r1, r0, #1
 8000ac6:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8000ac8:	b2c0      	uxtb	r0, r0
}
 8000aca:	4770      	bx	lr

08000acc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8000acc:	2a00      	cmp	r2, #0
 8000ace:	d001      	beq.n	8000ad4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ad0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000ad2:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8000ad4:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000ad6:	e7fc      	b.n	8000ad2 <HAL_GPIO_WritePin+0x6>

08000ad8 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8000ad8:	4b04      	ldr	r3, [pc, #16]	; (8000aec <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8000ada:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8000adc:	695a      	ldr	r2, [r3, #20]
 8000ade:	4210      	tst	r0, r2
 8000ae0:	d002      	beq.n	8000ae8 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000ae2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ae4:	f002 ff9a 	bl	8003a1c <HAL_GPIO_EXTI_Callback>
  }
}
 8000ae8:	bd10      	pop	{r4, pc}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	40010400 	.word	0x40010400

08000af0 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000af0:	6803      	ldr	r3, [r0, #0]
 8000af2:	699a      	ldr	r2, [r3, #24]
 8000af4:	0792      	lsls	r2, r2, #30
 8000af6:	d501      	bpl.n	8000afc <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8000af8:	2200      	movs	r2, #0
 8000afa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000afc:	2201      	movs	r2, #1
 8000afe:	6999      	ldr	r1, [r3, #24]
 8000b00:	4211      	tst	r1, r2
 8000b02:	d102      	bne.n	8000b0a <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000b04:	6999      	ldr	r1, [r3, #24]
 8000b06:	430a      	orrs	r2, r1
 8000b08:	619a      	str	r2, [r3, #24]
  }
}
 8000b0a:	4770      	bx	lr

08000b0c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8000b0c:	b570      	push	{r4, r5, r6, lr}
 8000b0e:	9e04      	ldr	r6, [sp, #16]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8000b10:	0589      	lsls	r1, r1, #22
 8000b12:	4333      	orrs	r3, r6
 8000b14:	0d89      	lsrs	r1, r1, #22
 8000b16:	4319      	orrs	r1, r3
 8000b18:	2380      	movs	r3, #128	; 0x80
 8000b1a:	6804      	ldr	r4, [r0, #0]
 8000b1c:	00db      	lsls	r3, r3, #3
 8000b1e:	0d70      	lsrs	r0, r6, #21
 8000b20:	4018      	ands	r0, r3
 8000b22:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <I2C_TransferConfig+0x28>)
 8000b24:	6865      	ldr	r5, [r4, #4]
 8000b26:	0412      	lsls	r2, r2, #16
 8000b28:	4318      	orrs	r0, r3
 8000b2a:	4385      	bics	r5, r0
 8000b2c:	4311      	orrs	r1, r2
 8000b2e:	4329      	orrs	r1, r5
 8000b30:	6061      	str	r1, [r4, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8000b32:	bd70      	pop	{r4, r5, r6, pc}
 8000b34:	03ff63ff 	.word	0x03ff63ff

08000b38 <I2C_WaitOnFlagUntilTimeout>:
{
 8000b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b3a:	0004      	movs	r4, r0
 8000b3c:	000e      	movs	r6, r1
 8000b3e:	0017      	movs	r7, r2
 8000b40:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000b42:	6822      	ldr	r2, [r4, #0]
 8000b44:	6993      	ldr	r3, [r2, #24]
 8000b46:	4033      	ands	r3, r6
 8000b48:	1b9b      	subs	r3, r3, r6
 8000b4a:	4259      	negs	r1, r3
 8000b4c:	414b      	adcs	r3, r1
 8000b4e:	42bb      	cmp	r3, r7
 8000b50:	d001      	beq.n	8000b56 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8000b52:	2000      	movs	r0, #0
 8000b54:	e017      	b.n	8000b86 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8000b56:	1c6b      	adds	r3, r5, #1
 8000b58:	d0f4      	beq.n	8000b44 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000b5a:	f7ff fd9d 	bl	8000698 <HAL_GetTick>
 8000b5e:	9b06      	ldr	r3, [sp, #24]
 8000b60:	1ac0      	subs	r0, r0, r3
 8000b62:	4285      	cmp	r5, r0
 8000b64:	d301      	bcc.n	8000b6a <I2C_WaitOnFlagUntilTimeout+0x32>
 8000b66:	2d00      	cmp	r5, #0
 8000b68:	d1eb      	bne.n	8000b42 <I2C_WaitOnFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000b6a:	2220      	movs	r2, #32
 8000b6c:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8000b6e:	2001      	movs	r0, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000b70:	4313      	orrs	r3, r2
 8000b72:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000b74:	0023      	movs	r3, r4
 8000b76:	3341      	adds	r3, #65	; 0x41
 8000b78:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b7a:	0022      	movs	r2, r4
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 8000b80:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b82:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8000b84:	7023      	strb	r3, [r4, #0]
}
 8000b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000b88 <I2C_IsAcknowledgeFailed>:
{
 8000b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000b8a:	6803      	ldr	r3, [r0, #0]
{
 8000b8c:	0004      	movs	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000b8e:	6998      	ldr	r0, [r3, #24]
 8000b90:	2310      	movs	r3, #16
{
 8000b92:	000e      	movs	r6, r1
 8000b94:	0017      	movs	r7, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000b96:	4018      	ands	r0, r3
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000b98:	2520      	movs	r5, #32
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000b9a:	2800      	cmp	r0, #0
 8000b9c:	d118      	bne.n	8000bd0 <I2C_IsAcknowledgeFailed+0x48>
}
 8000b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (Timeout != HAL_MAX_DELAY)
 8000ba0:	1c72      	adds	r2, r6, #1
 8000ba2:	d016      	beq.n	8000bd2 <I2C_IsAcknowledgeFailed+0x4a>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000ba4:	f7ff fd78 	bl	8000698 <HAL_GetTick>
 8000ba8:	1bc0      	subs	r0, r0, r7
 8000baa:	4286      	cmp	r6, r0
 8000bac:	d301      	bcc.n	8000bb2 <I2C_IsAcknowledgeFailed+0x2a>
 8000bae:	2e00      	cmp	r6, #0
 8000bb0:	d10e      	bne.n	8000bd0 <I2C_IsAcknowledgeFailed+0x48>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000bb2:	2220      	movs	r2, #32
 8000bb4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000bba:	0023      	movs	r3, r4
 8000bbc:	3341      	adds	r3, #65	; 0x41
 8000bbe:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000bc0:	0022      	movs	r2, r4
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 8000bc6:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000bc8:	7013      	strb	r3, [r2, #0]
    return HAL_ERROR;
 8000bca:	2001      	movs	r0, #1
    __HAL_UNLOCK(hi2c);
 8000bcc:	7023      	strb	r3, [r4, #0]
    return HAL_ERROR;
 8000bce:	e7e6      	b.n	8000b9e <I2C_IsAcknowledgeFailed+0x16>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000bd0:	6823      	ldr	r3, [r4, #0]
 8000bd2:	699a      	ldr	r2, [r3, #24]
 8000bd4:	422a      	tst	r2, r5
 8000bd6:	d0e3      	beq.n	8000ba0 <I2C_IsAcknowledgeFailed+0x18>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000bd8:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 8000bda:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000bdc:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000bde:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8000be0:	f7ff ff86 	bl	8000af0 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8000be4:	6822      	ldr	r2, [r4, #0]
 8000be6:	4906      	ldr	r1, [pc, #24]	; (8000c00 <I2C_IsAcknowledgeFailed+0x78>)
 8000be8:	6853      	ldr	r3, [r2, #4]
 8000bea:	400b      	ands	r3, r1
 8000bec:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000bee:	2304      	movs	r3, #4
 8000bf0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8000bf6:	0023      	movs	r3, r4
 8000bf8:	3341      	adds	r3, #65	; 0x41
 8000bfa:	701d      	strb	r5, [r3, #0]
 8000bfc:	e7e0      	b.n	8000bc0 <I2C_IsAcknowledgeFailed+0x38>
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	fe00e800 	.word	0xfe00e800

08000c04 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8000c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c06:	0004      	movs	r4, r0
 8000c08:	000d      	movs	r5, r1
 8000c0a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000c0c:	2702      	movs	r7, #2
 8000c0e:	6823      	ldr	r3, [r4, #0]
 8000c10:	699b      	ldr	r3, [r3, #24]
 8000c12:	423b      	tst	r3, r7
 8000c14:	d001      	beq.n	8000c1a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8000c16:	2000      	movs	r0, #0
}
 8000c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000c1a:	0032      	movs	r2, r6
 8000c1c:	0029      	movs	r1, r5
 8000c1e:	0020      	movs	r0, r4
 8000c20:	f7ff ffb2 	bl	8000b88 <I2C_IsAcknowledgeFailed>
 8000c24:	2800      	cmp	r0, #0
 8000c26:	d115      	bne.n	8000c54 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8000c28:	1c6b      	adds	r3, r5, #1
 8000c2a:	d0f0      	beq.n	8000c0e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000c2c:	f7ff fd34 	bl	8000698 <HAL_GetTick>
 8000c30:	1b80      	subs	r0, r0, r6
 8000c32:	4285      	cmp	r5, r0
 8000c34:	d301      	bcc.n	8000c3a <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	d1e9      	bne.n	8000c0e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000c3a:	2220      	movs	r2, #32
 8000c3c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000c42:	0023      	movs	r3, r4
 8000c44:	3341      	adds	r3, #65	; 0x41
 8000c46:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c48:	0022      	movs	r2, r4
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 8000c4e:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c50:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8000c52:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8000c54:	2001      	movs	r0, #1
 8000c56:	e7df      	b.n	8000c18 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

08000c58 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8000c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c5a:	0004      	movs	r4, r0
 8000c5c:	000d      	movs	r5, r1
 8000c5e:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000c60:	2720      	movs	r7, #32
 8000c62:	6823      	ldr	r3, [r4, #0]
 8000c64:	699b      	ldr	r3, [r3, #24]
 8000c66:	423b      	tst	r3, r7
 8000c68:	d001      	beq.n	8000c6e <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8000c6a:	2000      	movs	r0, #0
}
 8000c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000c6e:	0032      	movs	r2, r6
 8000c70:	0029      	movs	r1, r5
 8000c72:	0020      	movs	r0, r4
 8000c74:	f7ff ff88 	bl	8000b88 <I2C_IsAcknowledgeFailed>
 8000c78:	2800      	cmp	r0, #0
 8000c7a:	d113      	bne.n	8000ca4 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000c7c:	f7ff fd0c 	bl	8000698 <HAL_GetTick>
 8000c80:	1b80      	subs	r0, r0, r6
 8000c82:	4285      	cmp	r5, r0
 8000c84:	d301      	bcc.n	8000c8a <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	d1eb      	bne.n	8000c62 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000c8a:	2220      	movs	r2, #32
 8000c8c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000c92:	0023      	movs	r3, r4
 8000c94:	3341      	adds	r3, #65	; 0x41
 8000c96:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c98:	0022      	movs	r2, r4
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 8000c9e:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ca0:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8000ca2:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8000ca4:	2001      	movs	r0, #1
 8000ca6:	e7e1      	b.n	8000c6c <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

08000ca8 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8000ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000caa:	0004      	movs	r4, r0
 8000cac:	000d      	movs	r5, r1
 8000cae:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8000cb0:	2604      	movs	r6, #4
 8000cb2:	6823      	ldr	r3, [r4, #0]
 8000cb4:	699b      	ldr	r3, [r3, #24]
 8000cb6:	4233      	tst	r3, r6
 8000cb8:	d111      	bne.n	8000cde <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000cba:	003a      	movs	r2, r7
 8000cbc:	0029      	movs	r1, r5
 8000cbe:	0020      	movs	r0, r4
 8000cc0:	f7ff ff62 	bl	8000b88 <I2C_IsAcknowledgeFailed>
 8000cc4:	2800      	cmp	r0, #0
 8000cc6:	d11a      	bne.n	8000cfe <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8000cc8:	2120      	movs	r1, #32
 8000cca:	6823      	ldr	r3, [r4, #0]
 8000ccc:	699a      	ldr	r2, [r3, #24]
 8000cce:	420a      	tst	r2, r1
 8000cd0:	d017      	beq.n	8000d02 <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8000cd2:	699a      	ldr	r2, [r3, #24]
 8000cd4:	4232      	tst	r2, r6
 8000cd6:	d004      	beq.n	8000ce2 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 8000cd8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8000cda:	2a00      	cmp	r2, #0
 8000cdc:	d001      	beq.n	8000ce2 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
        return HAL_OK;
 8000cde:	2000      	movs	r0, #0
}
 8000ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000ce2:	2120      	movs	r1, #32
 8000ce4:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8000ce6:	685a      	ldr	r2, [r3, #4]
 8000ce8:	480e      	ldr	r0, [pc, #56]	; (8000d24 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>)
 8000cea:	4002      	ands	r2, r0
 8000cec:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8000cee:	0022      	movs	r2, r4
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000cf0:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8000cf2:	3241      	adds	r2, #65	; 0x41
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000cf4:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8000cf6:	7011      	strb	r1, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8000cf8:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000cfa:	7053      	strb	r3, [r2, #1]
      __HAL_UNLOCK(hi2c);
 8000cfc:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8000cfe:	2001      	movs	r0, #1
 8000d00:	e7ee      	b.n	8000ce0 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000d02:	f7ff fcc9 	bl	8000698 <HAL_GetTick>
 8000d06:	1bc0      	subs	r0, r0, r7
 8000d08:	4285      	cmp	r5, r0
 8000d0a:	d301      	bcc.n	8000d10 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
 8000d0c:	2d00      	cmp	r5, #0
 8000d0e:	d1d0      	bne.n	8000cb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000d10:	2220      	movs	r2, #32
 8000d12:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d14:	4313      	orrs	r3, r2
 8000d16:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000d18:	0023      	movs	r3, r4
 8000d1a:	3341      	adds	r3, #65	; 0x41
 8000d1c:	701a      	strb	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);
 8000d1e:	3440      	adds	r4, #64	; 0x40
 8000d20:	2300      	movs	r3, #0
 8000d22:	e7eb      	b.n	8000cfc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8000d24:	fe00e800 	.word	0xfe00e800

08000d28 <HAL_I2C_Init>:
{
 8000d28:	b570      	push	{r4, r5, r6, lr}
 8000d2a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000d2c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8000d2e:	2c00      	cmp	r4, #0
 8000d30:	d03f      	beq.n	8000db2 <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d32:	0025      	movs	r5, r4
 8000d34:	3541      	adds	r5, #65	; 0x41
 8000d36:	782b      	ldrb	r3, [r5, #0]
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d105      	bne.n	8000d4a <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8000d3e:	0022      	movs	r2, r4
 8000d40:	3240      	adds	r2, #64	; 0x40
 8000d42:	7013      	strb	r3, [r2, #0]
    HAL_I2C_MspInit(hi2c);
 8000d44:	0020      	movs	r0, r4
 8000d46:	f003 fa7d 	bl	8004244 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d4a:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8000d4c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d4e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8000d50:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d52:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	68a6      	ldr	r6, [r4, #8]
 8000d58:	438a      	bics	r2, r1
 8000d5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d5c:	6861      	ldr	r1, [r4, #4]
 8000d5e:	4a1a      	ldr	r2, [pc, #104]	; (8000dc8 <HAL_I2C_Init+0xa0>)
 8000d60:	400a      	ands	r2, r1
 8000d62:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d64:	6899      	ldr	r1, [r3, #8]
 8000d66:	4a19      	ldr	r2, [pc, #100]	; (8000dcc <HAL_I2C_Init+0xa4>)
 8000d68:	4011      	ands	r1, r2
 8000d6a:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d6c:	2801      	cmp	r0, #1
 8000d6e:	d121      	bne.n	8000db4 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d70:	2180      	movs	r1, #128	; 0x80
 8000d72:	0209      	lsls	r1, r1, #8
 8000d74:	4331      	orrs	r1, r6
 8000d76:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d78:	6858      	ldr	r0, [r3, #4]
 8000d7a:	4915      	ldr	r1, [pc, #84]	; (8000dd0 <HAL_I2C_Init+0xa8>)
 8000d7c:	4301      	orrs	r1, r0
 8000d7e:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d80:	68d9      	ldr	r1, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d82:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d84:	400a      	ands	r2, r1
 8000d86:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000d88:	6961      	ldr	r1, [r4, #20]
 8000d8a:	6922      	ldr	r2, [r4, #16]
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	69a1      	ldr	r1, [r4, #24]
 8000d90:	0209      	lsls	r1, r1, #8
 8000d92:	430a      	orrs	r2, r1
 8000d94:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000d96:	6a21      	ldr	r1, [r4, #32]
 8000d98:	69e2      	ldr	r2, [r4, #28]
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000d9e:	2201      	movs	r2, #1
 8000da0:	6819      	ldr	r1, [r3, #0]
 8000da2:	430a      	orrs	r2, r1
 8000da4:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000da6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000da8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000daa:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000dac:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dae:	3442      	adds	r4, #66	; 0x42
 8000db0:	7020      	strb	r0, [r4, #0]
}
 8000db2:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000db4:	2184      	movs	r1, #132	; 0x84
 8000db6:	0209      	lsls	r1, r1, #8
 8000db8:	4331      	orrs	r1, r6
 8000dba:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000dbc:	2802      	cmp	r0, #2
 8000dbe:	d1db      	bne.n	8000d78 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000dc0:	2180      	movs	r1, #128	; 0x80
 8000dc2:	0109      	lsls	r1, r1, #4
 8000dc4:	6059      	str	r1, [r3, #4]
 8000dc6:	e7d7      	b.n	8000d78 <HAL_I2C_Init+0x50>
 8000dc8:	f0ffffff 	.word	0xf0ffffff
 8000dcc:	ffff7fff 	.word	0xffff7fff
 8000dd0:	02008000 	.word	0x02008000

08000dd4 <HAL_I2C_Master_Transmit>:
{
 8000dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dd6:	0005      	movs	r5, r0
{
 8000dd8:	b087      	sub	sp, #28
 8000dda:	9103      	str	r1, [sp, #12]
 8000ddc:	9204      	str	r2, [sp, #16]
 8000dde:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000de0:	3541      	adds	r5, #65	; 0x41
 8000de2:	782b      	ldrb	r3, [r5, #0]
{
 8000de4:	0004      	movs	r4, r0
    return HAL_BUSY;
 8000de6:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000de8:	2b20      	cmp	r3, #32
 8000dea:	d114      	bne.n	8000e16 <HAL_I2C_Master_Transmit+0x42>
    __HAL_LOCK(hi2c);
 8000dec:	0023      	movs	r3, r4
 8000dee:	3340      	adds	r3, #64	; 0x40
 8000df0:	781a      	ldrb	r2, [r3, #0]
 8000df2:	2a01      	cmp	r2, #1
 8000df4:	d00f      	beq.n	8000e16 <HAL_I2C_Master_Transmit+0x42>
 8000df6:	2601      	movs	r6, #1
 8000df8:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8000dfa:	f7ff fc4d 	bl	8000698 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000dfe:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8000e00:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000e02:	9000      	str	r0, [sp, #0]
 8000e04:	2319      	movs	r3, #25
 8000e06:	0032      	movs	r2, r6
 8000e08:	0209      	lsls	r1, r1, #8
 8000e0a:	0020      	movs	r0, r4
 8000e0c:	f7ff fe94 	bl	8000b38 <I2C_WaitOnFlagUntilTimeout>
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d002      	beq.n	8000e1a <HAL_I2C_Master_Transmit+0x46>
      return HAL_ERROR;
 8000e14:	2001      	movs	r0, #1
}
 8000e16:	b007      	add	sp, #28
 8000e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000e1a:	2321      	movs	r3, #33	; 0x21
 8000e1c:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000e1e:	0025      	movs	r5, r4
 8000e20:	3b11      	subs	r3, #17
 8000e22:	3542      	adds	r5, #66	; 0x42
 8000e24:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 8000e26:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e28:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8000e2a:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8000e2c:	466b      	mov	r3, sp
 8000e2e:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8000e30:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000e32:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000e34:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000e36:	4b30      	ldr	r3, [pc, #192]	; (8000ef8 <HAL_I2C_Master_Transmit+0x124>)
 8000e38:	2aff      	cmp	r2, #255	; 0xff
 8000e3a:	d921      	bls.n	8000e80 <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000e3c:	22ff      	movs	r2, #255	; 0xff
 8000e3e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000e40:	9300      	str	r3, [sp, #0]
 8000e42:	2380      	movs	r3, #128	; 0x80
 8000e44:	045b      	lsls	r3, r3, #17
 8000e46:	9903      	ldr	r1, [sp, #12]
 8000e48:	0020      	movs	r0, r4
 8000e4a:	f7ff fe5f 	bl	8000b0c <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000e4e:	26ff      	movs	r6, #255	; 0xff
    while (hi2c->XferCount > 0U)
 8000e50:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e52:	003a      	movs	r2, r7
 8000e54:	990c      	ldr	r1, [sp, #48]	; 0x30
 8000e56:	0020      	movs	r0, r4
    while (hi2c->XferCount > 0U)
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d119      	bne.n	8000e90 <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e5c:	f7ff fefc 	bl	8000c58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000e60:	2800      	cmp	r0, #0
 8000e62:	d1d7      	bne.n	8000e14 <HAL_I2C_Master_Transmit+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000e64:	2120      	movs	r1, #32
 8000e66:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8000e68:	4e24      	ldr	r6, [pc, #144]	; (8000efc <HAL_I2C_Master_Transmit+0x128>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000e6a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000e6c:	685a      	ldr	r2, [r3, #4]
 8000e6e:	4032      	ands	r2, r6
 8000e70:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000e72:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8000e74:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8000e76:	3341      	adds	r3, #65	; 0x41
 8000e78:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000e7a:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8000e7c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8000e7e:	e7ca      	b.n	8000e16 <HAL_I2C_Master_Transmit+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8000e80:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000e82:	b292      	uxth	r2, r2
 8000e84:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8000e86:	9300      	str	r3, [sp, #0]
 8000e88:	2380      	movs	r3, #128	; 0x80
 8000e8a:	b2d2      	uxtb	r2, r2
 8000e8c:	049b      	lsls	r3, r3, #18
 8000e8e:	e7da      	b.n	8000e46 <HAL_I2C_Master_Transmit+0x72>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e90:	f7ff feb8 	bl	8000c04 <I2C_WaitOnTXISFlagUntilTimeout>
 8000e94:	2800      	cmp	r0, #0
 8000e96:	d1bd      	bne.n	8000e14 <HAL_I2C_Master_Transmit+0x40>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000e98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e9a:	6822      	ldr	r2, [r4, #0]
 8000e9c:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8000e9e:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000ea0:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8000ea2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000ea4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000ea6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000ea8:	3b01      	subs	r3, #1
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000eae:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000eb0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000eb2:	b292      	uxth	r2, r2
 8000eb4:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d0ca      	beq.n	8000e50 <HAL_I2C_Master_Transmit+0x7c>
 8000eba:	2a00      	cmp	r2, #0
 8000ebc:	d1c8      	bne.n	8000e50 <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000ebe:	9700      	str	r7, [sp, #0]
 8000ec0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000ec2:	2180      	movs	r1, #128	; 0x80
 8000ec4:	0020      	movs	r0, r4
 8000ec6:	f7ff fe37 	bl	8000b38 <I2C_WaitOnFlagUntilTimeout>
 8000eca:	2800      	cmp	r0, #0
 8000ecc:	d1a2      	bne.n	8000e14 <HAL_I2C_Master_Transmit+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000ece:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000ed0:	2bff      	cmp	r3, #255	; 0xff
 8000ed2:	d909      	bls.n	8000ee8 <HAL_I2C_Master_Transmit+0x114>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000ed4:	2380      	movs	r3, #128	; 0x80
 8000ed6:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000ed8:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000eda:	045b      	lsls	r3, r3, #17
 8000edc:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000ede:	9903      	ldr	r1, [sp, #12]
 8000ee0:	0020      	movs	r0, r4
 8000ee2:	f7ff fe13 	bl	8000b0c <I2C_TransferConfig>
 8000ee6:	e7b3      	b.n	8000e50 <HAL_I2C_Master_Transmit+0x7c>
 8000ee8:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8000eea:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000eec:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8000eee:	b292      	uxth	r2, r2
 8000ef0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000ef2:	b2d2      	uxtb	r2, r2
 8000ef4:	9000      	str	r0, [sp, #0]
 8000ef6:	e7f2      	b.n	8000ede <HAL_I2C_Master_Transmit+0x10a>
 8000ef8:	80002000 	.word	0x80002000
 8000efc:	fe00e800 	.word	0xfe00e800

08000f00 <HAL_I2C_Master_Receive>:
{
 8000f00:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f02:	0005      	movs	r5, r0
{
 8000f04:	b087      	sub	sp, #28
 8000f06:	9103      	str	r1, [sp, #12]
 8000f08:	9204      	str	r2, [sp, #16]
 8000f0a:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f0c:	3541      	adds	r5, #65	; 0x41
 8000f0e:	782b      	ldrb	r3, [r5, #0]
{
 8000f10:	0004      	movs	r4, r0
    return HAL_BUSY;
 8000f12:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f14:	2b20      	cmp	r3, #32
 8000f16:	d114      	bne.n	8000f42 <HAL_I2C_Master_Receive+0x42>
    __HAL_LOCK(hi2c);
 8000f18:	0023      	movs	r3, r4
 8000f1a:	3340      	adds	r3, #64	; 0x40
 8000f1c:	781a      	ldrb	r2, [r3, #0]
 8000f1e:	2a01      	cmp	r2, #1
 8000f20:	d00f      	beq.n	8000f42 <HAL_I2C_Master_Receive+0x42>
 8000f22:	2601      	movs	r6, #1
 8000f24:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8000f26:	f7ff fbb7 	bl	8000698 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000f2a:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8000f2c:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000f2e:	9000      	str	r0, [sp, #0]
 8000f30:	2319      	movs	r3, #25
 8000f32:	0032      	movs	r2, r6
 8000f34:	0209      	lsls	r1, r1, #8
 8000f36:	0020      	movs	r0, r4
 8000f38:	f7ff fdfe 	bl	8000b38 <I2C_WaitOnFlagUntilTimeout>
 8000f3c:	2800      	cmp	r0, #0
 8000f3e:	d002      	beq.n	8000f46 <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 8000f40:	2001      	movs	r0, #1
}
 8000f42:	b007      	add	sp, #28
 8000f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000f46:	2322      	movs	r3, #34	; 0x22
 8000f48:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000f4a:	0025      	movs	r5, r4
 8000f4c:	3b12      	subs	r3, #18
 8000f4e:	3542      	adds	r5, #66	; 0x42
 8000f50:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 8000f52:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f54:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8000f56:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8000f58:	466b      	mov	r3, sp
 8000f5a:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8000f5c:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000f5e:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f60:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000f62:	4b31      	ldr	r3, [pc, #196]	; (8001028 <HAL_I2C_Master_Receive+0x128>)
 8000f64:	2aff      	cmp	r2, #255	; 0xff
 8000f66:	d921      	bls.n	8000fac <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f68:	22ff      	movs	r2, #255	; 0xff
 8000f6a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000f6c:	9300      	str	r3, [sp, #0]
 8000f6e:	2380      	movs	r3, #128	; 0x80
 8000f70:	045b      	lsls	r3, r3, #17
 8000f72:	9903      	ldr	r1, [sp, #12]
 8000f74:	0020      	movs	r0, r4
 8000f76:	f7ff fdc9 	bl	8000b0c <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f7a:	26ff      	movs	r6, #255	; 0xff
    while (hi2c->XferCount > 0U)
 8000f7c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f7e:	003a      	movs	r2, r7
 8000f80:	990c      	ldr	r1, [sp, #48]	; 0x30
 8000f82:	0020      	movs	r0, r4
    while (hi2c->XferCount > 0U)
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d119      	bne.n	8000fbc <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f88:	f7ff fe66 	bl	8000c58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000f8c:	2800      	cmp	r0, #0
 8000f8e:	d1d7      	bne.n	8000f40 <HAL_I2C_Master_Receive+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000f90:	2120      	movs	r1, #32
 8000f92:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8000f94:	4e25      	ldr	r6, [pc, #148]	; (800102c <HAL_I2C_Master_Receive+0x12c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000f96:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000f98:	685a      	ldr	r2, [r3, #4]
 8000f9a:	4032      	ands	r2, r6
 8000f9c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000f9e:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8000fa0:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8000fa2:	3341      	adds	r3, #65	; 0x41
 8000fa4:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000fa6:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8000fa8:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8000faa:	e7ca      	b.n	8000f42 <HAL_I2C_Master_Receive+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8000fac:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000fae:	b292      	uxth	r2, r2
 8000fb0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	049b      	lsls	r3, r3, #18
 8000fba:	e7da      	b.n	8000f72 <HAL_I2C_Master_Receive+0x72>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000fbc:	f7ff fe74 	bl	8000ca8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8000fc0:	2800      	cmp	r0, #0
 8000fc2:	d1bd      	bne.n	8000f40 <HAL_I2C_Master_Receive+0x40>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000fc4:	6823      	ldr	r3, [r4, #0]
 8000fc6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fca:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8000fcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8000fce:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000fd4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000fd6:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000fde:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000fe0:	b292      	uxth	r2, r2
 8000fe2:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d0c9      	beq.n	8000f7c <HAL_I2C_Master_Receive+0x7c>
 8000fe8:	2a00      	cmp	r2, #0
 8000fea:	d1c7      	bne.n	8000f7c <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000fec:	9700      	str	r7, [sp, #0]
 8000fee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000ff0:	2180      	movs	r1, #128	; 0x80
 8000ff2:	0020      	movs	r0, r4
 8000ff4:	f7ff fda0 	bl	8000b38 <I2C_WaitOnFlagUntilTimeout>
 8000ff8:	2800      	cmp	r0, #0
 8000ffa:	d1a1      	bne.n	8000f40 <HAL_I2C_Master_Receive+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000ffc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000ffe:	2bff      	cmp	r3, #255	; 0xff
 8001000:	d909      	bls.n	8001016 <HAL_I2C_Master_Receive+0x116>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001002:	2380      	movs	r3, #128	; 0x80
 8001004:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001006:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001008:	045b      	lsls	r3, r3, #17
 800100a:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800100c:	9903      	ldr	r1, [sp, #12]
 800100e:	0020      	movs	r0, r4
 8001010:	f7ff fd7c 	bl	8000b0c <I2C_TransferConfig>
 8001014:	e7b2      	b.n	8000f7c <HAL_I2C_Master_Receive+0x7c>
 8001016:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8001018:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800101a:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 800101c:	b292      	uxth	r2, r2
 800101e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001020:	b2d2      	uxtb	r2, r2
 8001022:	9000      	str	r0, [sp, #0]
 8001024:	e7f2      	b.n	800100c <HAL_I2C_Master_Receive+0x10c>
 8001026:	46c0      	nop			; (mov r8, r8)
 8001028:	80002400 	.word	0x80002400
 800102c:	fe00e800 	.word	0xfe00e800

08001030 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001030:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001032:	0004      	movs	r4, r0
 8001034:	3441      	adds	r4, #65	; 0x41
 8001036:	7822      	ldrb	r2, [r4, #0]
{
 8001038:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800103a:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800103c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800103e:	2a20      	cmp	r2, #32
 8001040:	d118      	bne.n	8001074 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 8001042:	001d      	movs	r5, r3
 8001044:	3540      	adds	r5, #64	; 0x40
 8001046:	782e      	ldrb	r6, [r5, #0]
 8001048:	2e01      	cmp	r6, #1
 800104a:	d013      	beq.n	8001074 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 800104c:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800104e:	3022      	adds	r0, #34	; 0x22
 8001050:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8001052:	681e      	ldr	r6, [r3, #0]
 8001054:	3823      	subs	r0, #35	; 0x23
 8001056:	4386      	bics	r6, r0
 8001058:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800105a:	681e      	ldr	r6, [r3, #0]
 800105c:	4f06      	ldr	r7, [pc, #24]	; (8001078 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 800105e:	403e      	ands	r6, r7
 8001060:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8001062:	681e      	ldr	r6, [r3, #0]
 8001064:	4331      	orrs	r1, r6
 8001066:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001068:	6819      	ldr	r1, [r3, #0]
 800106a:	4308      	orrs	r0, r1
 800106c:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 800106e:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001070:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8001072:	7028      	strb	r0, [r5, #0]
  }
}
 8001074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	ffffefff 	.word	0xffffefff

0800107c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800107c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800107e:	0005      	movs	r5, r0
 8001080:	3541      	adds	r5, #65	; 0x41
 8001082:	782a      	ldrb	r2, [r5, #0]
{
 8001084:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001086:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001088:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800108a:	2a20      	cmp	r2, #32
 800108c:	d117      	bne.n	80010be <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 800108e:	001c      	movs	r4, r3
 8001090:	3440      	adds	r4, #64	; 0x40
 8001092:	7826      	ldrb	r6, [r4, #0]
 8001094:	2e01      	cmp	r6, #1
 8001096:	d012      	beq.n	80010be <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 8001098:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800109a:	3022      	adds	r0, #34	; 0x22
 800109c:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 800109e:	681e      	ldr	r6, [r3, #0]
 80010a0:	3823      	subs	r0, #35	; 0x23
 80010a2:	4386      	bics	r6, r0
 80010a4:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 80010a6:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80010a8:	4f05      	ldr	r7, [pc, #20]	; (80010c0 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 80010aa:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 80010ac:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 80010ae:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 80010b0:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80010b2:	6819      	ldr	r1, [r3, #0]
 80010b4:	4308      	orrs	r0, r1
 80010b6:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80010b8:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80010ba:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 80010bc:	7020      	strb	r0, [r4, #0]
  }
}
 80010be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010c0:	fffff0ff 	.word	0xfffff0ff

080010c4 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80010c4:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80010c6:	4b18      	ldr	r3, [pc, #96]	; (8001128 <HAL_RCC_GetSysClockFreq+0x64>)
{
 80010c8:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80010ca:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 80010cc:	400a      	ands	r2, r1
 80010ce:	2a08      	cmp	r2, #8
 80010d0:	d026      	beq.n	8001120 <HAL_RCC_GetSysClockFreq+0x5c>
 80010d2:	2a0c      	cmp	r2, #12
 80010d4:	d006      	beq.n	80010e4 <HAL_RCC_GetSysClockFreq+0x20>
 80010d6:	2a04      	cmp	r2, #4
 80010d8:	d11a      	bne.n	8001110 <HAL_RCC_GetSysClockFreq+0x4c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	06db      	lsls	r3, r3, #27
 80010de:	d421      	bmi.n	8001124 <HAL_RCC_GetSysClockFreq+0x60>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 80010e0:	4812      	ldr	r0, [pc, #72]	; (800112c <HAL_RCC_GetSysClockFreq+0x68>)
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 80010e2:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80010e4:	028a      	lsls	r2, r1, #10
 80010e6:	4812      	ldr	r0, [pc, #72]	; (8001130 <HAL_RCC_GetSysClockFreq+0x6c>)
 80010e8:	0f12      	lsrs	r2, r2, #28
 80010ea:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80010ec:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80010ee:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80010f0:	0f89      	lsrs	r1, r1, #30
 80010f2:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80010f4:	03c0      	lsls	r0, r0, #15
 80010f6:	d504      	bpl.n	8001102 <HAL_RCC_GetSysClockFreq+0x3e>
        pllvco = (HSE_VALUE * pllm) / plld;
 80010f8:	480e      	ldr	r0, [pc, #56]	; (8001134 <HAL_RCC_GetSysClockFreq+0x70>)
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80010fa:	4350      	muls	r0, r2
 80010fc:	f7ff f818 	bl	8000130 <__udivsi3>
 8001100:	e7ef      	b.n	80010e2 <HAL_RCC_GetSysClockFreq+0x1e>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	06db      	lsls	r3, r3, #27
 8001106:	d501      	bpl.n	800110c <HAL_RCC_GetSysClockFreq+0x48>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8001108:	480b      	ldr	r0, [pc, #44]	; (8001138 <HAL_RCC_GetSysClockFreq+0x74>)
 800110a:	e7f6      	b.n	80010fa <HAL_RCC_GetSysClockFreq+0x36>
         pllvco = (HSI_VALUE * pllm) / plld;
 800110c:	4807      	ldr	r0, [pc, #28]	; (800112c <HAL_RCC_GetSysClockFreq+0x68>)
 800110e:	e7f4      	b.n	80010fa <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001110:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001112:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001114:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001116:	041b      	lsls	r3, r3, #16
 8001118:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800111a:	3301      	adds	r3, #1
 800111c:	4098      	lsls	r0, r3
 800111e:	e7e0      	b.n	80010e2 <HAL_RCC_GetSysClockFreq+0x1e>
      sysclockfreq = HSE_VALUE;
 8001120:	4804      	ldr	r0, [pc, #16]	; (8001134 <HAL_RCC_GetSysClockFreq+0x70>)
 8001122:	e7de      	b.n	80010e2 <HAL_RCC_GetSysClockFreq+0x1e>
        sysclockfreq =  (HSI_VALUE >> 2);
 8001124:	4804      	ldr	r0, [pc, #16]	; (8001138 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8001126:	e7dc      	b.n	80010e2 <HAL_RCC_GetSysClockFreq+0x1e>
 8001128:	40021000 	.word	0x40021000
 800112c:	00f42400 	.word	0x00f42400
 8001130:	08004692 	.word	0x08004692
 8001134:	007a1200 	.word	0x007a1200
 8001138:	003d0900 	.word	0x003d0900

0800113c <HAL_RCC_OscConfig>:
{
 800113c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800113e:	0005      	movs	r5, r0
 8001140:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8001142:	2800      	cmp	r0, #0
 8001144:	d102      	bne.n	800114c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001146:	2001      	movs	r0, #1
}
 8001148:	b007      	add	sp, #28
 800114a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800114c:	230c      	movs	r3, #12
 800114e:	4cbe      	ldr	r4, [pc, #760]	; (8001448 <HAL_RCC_OscConfig+0x30c>)
 8001150:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001152:	68e2      	ldr	r2, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001154:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001156:	2380      	movs	r3, #128	; 0x80
 8001158:	025b      	lsls	r3, r3, #9
 800115a:	401a      	ands	r2, r3
 800115c:	9201      	str	r2, [sp, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800115e:	6802      	ldr	r2, [r0, #0]
 8001160:	07d2      	lsls	r2, r2, #31
 8001162:	d441      	bmi.n	80011e8 <HAL_RCC_OscConfig+0xac>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001164:	682b      	ldr	r3, [r5, #0]
 8001166:	079b      	lsls	r3, r3, #30
 8001168:	d500      	bpl.n	800116c <HAL_RCC_OscConfig+0x30>
 800116a:	e087      	b.n	800127c <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800116c:	682b      	ldr	r3, [r5, #0]
 800116e:	06db      	lsls	r3, r3, #27
 8001170:	d528      	bpl.n	80011c4 <HAL_RCC_OscConfig+0x88>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8001172:	2e00      	cmp	r6, #0
 8001174:	d000      	beq.n	8001178 <HAL_RCC_OscConfig+0x3c>
 8001176:	e0d9      	b.n	800132c <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001178:	6823      	ldr	r3, [r4, #0]
 800117a:	059b      	lsls	r3, r3, #22
 800117c:	d502      	bpl.n	8001184 <HAL_RCC_OscConfig+0x48>
 800117e:	69eb      	ldr	r3, [r5, #28]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d0e0      	beq.n	8001146 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001184:	6862      	ldr	r2, [r4, #4]
 8001186:	49b1      	ldr	r1, [pc, #708]	; (800144c <HAL_RCC_OscConfig+0x310>)
 8001188:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800118a:	400a      	ands	r2, r1
 800118c:	431a      	orrs	r2, r3
 800118e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001190:	6861      	ldr	r1, [r4, #4]
 8001192:	6a2a      	ldr	r2, [r5, #32]
 8001194:	0209      	lsls	r1, r1, #8
 8001196:	0a09      	lsrs	r1, r1, #8
 8001198:	0612      	lsls	r2, r2, #24
 800119a:	430a      	orrs	r2, r1
 800119c:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800119e:	2280      	movs	r2, #128	; 0x80
 80011a0:	0b5b      	lsrs	r3, r3, #13
 80011a2:	3301      	adds	r3, #1
 80011a4:	0212      	lsls	r2, r2, #8
 80011a6:	409a      	lsls	r2, r3
 80011a8:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80011aa:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80011ac:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80011ae:	060a      	lsls	r2, r1, #24
 80011b0:	49a7      	ldr	r1, [pc, #668]	; (8001450 <HAL_RCC_OscConfig+0x314>)
 80011b2:	0f12      	lsrs	r2, r2, #28
 80011b4:	5c8a      	ldrb	r2, [r1, r2]
 80011b6:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80011b8:	4aa6      	ldr	r2, [pc, #664]	; (8001454 <HAL_RCC_OscConfig+0x318>)
 80011ba:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80011bc:	f7ff fa38 	bl	8000630 <HAL_InitTick>
        if(status != HAL_OK)
 80011c0:	2800      	cmp	r0, #0
 80011c2:	d1c1      	bne.n	8001148 <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011c4:	682b      	ldr	r3, [r5, #0]
 80011c6:	071b      	lsls	r3, r3, #28
 80011c8:	d500      	bpl.n	80011cc <HAL_RCC_OscConfig+0x90>
 80011ca:	e0e6      	b.n	800139a <HAL_RCC_OscConfig+0x25e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011cc:	682b      	ldr	r3, [r5, #0]
 80011ce:	075b      	lsls	r3, r3, #29
 80011d0:	d500      	bpl.n	80011d4 <HAL_RCC_OscConfig+0x98>
 80011d2:	e108      	b.n	80013e6 <HAL_RCC_OscConfig+0x2aa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80011d4:	682b      	ldr	r3, [r5, #0]
 80011d6:	069b      	lsls	r3, r3, #26
 80011d8:	d500      	bpl.n	80011dc <HAL_RCC_OscConfig+0xa0>
 80011da:	e18d      	b.n	80014f8 <HAL_RCC_OscConfig+0x3bc>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011dc:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d000      	beq.n	80011e4 <HAL_RCC_OscConfig+0xa8>
 80011e2:	e1bc      	b.n	800155e <HAL_RCC_OscConfig+0x422>
  return HAL_OK;
 80011e4:	2000      	movs	r0, #0
 80011e6:	e7af      	b.n	8001148 <HAL_RCC_OscConfig+0xc>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011e8:	2e08      	cmp	r6, #8
 80011ea:	d004      	beq.n	80011f6 <HAL_RCC_OscConfig+0xba>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80011ec:	2e0c      	cmp	r6, #12
 80011ee:	d109      	bne.n	8001204 <HAL_RCC_OscConfig+0xc8>
 80011f0:	9a01      	ldr	r2, [sp, #4]
 80011f2:	2a00      	cmp	r2, #0
 80011f4:	d006      	beq.n	8001204 <HAL_RCC_OscConfig+0xc8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f6:	6823      	ldr	r3, [r4, #0]
 80011f8:	039b      	lsls	r3, r3, #14
 80011fa:	d5b3      	bpl.n	8001164 <HAL_RCC_OscConfig+0x28>
 80011fc:	686b      	ldr	r3, [r5, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d1b0      	bne.n	8001164 <HAL_RCC_OscConfig+0x28>
 8001202:	e7a0      	b.n	8001146 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001204:	686a      	ldr	r2, [r5, #4]
 8001206:	429a      	cmp	r2, r3
 8001208:	d111      	bne.n	800122e <HAL_RCC_OscConfig+0xf2>
 800120a:	6822      	ldr	r2, [r4, #0]
 800120c:	4313      	orrs	r3, r2
 800120e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001210:	f7ff fa42 	bl	8000698 <HAL_GetTick>
 8001214:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001216:	2280      	movs	r2, #128	; 0x80
 8001218:	6823      	ldr	r3, [r4, #0]
 800121a:	0292      	lsls	r2, r2, #10
 800121c:	4213      	tst	r3, r2
 800121e:	d1a1      	bne.n	8001164 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001220:	f7ff fa3a 	bl	8000698 <HAL_GetTick>
 8001224:	1bc0      	subs	r0, r0, r7
 8001226:	2864      	cmp	r0, #100	; 0x64
 8001228:	d9f5      	bls.n	8001216 <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
 800122a:	2003      	movs	r0, #3
 800122c:	e78c      	b.n	8001148 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800122e:	21a0      	movs	r1, #160	; 0xa0
 8001230:	02c9      	lsls	r1, r1, #11
 8001232:	428a      	cmp	r2, r1
 8001234:	d105      	bne.n	8001242 <HAL_RCC_OscConfig+0x106>
 8001236:	2280      	movs	r2, #128	; 0x80
 8001238:	6821      	ldr	r1, [r4, #0]
 800123a:	02d2      	lsls	r2, r2, #11
 800123c:	430a      	orrs	r2, r1
 800123e:	6022      	str	r2, [r4, #0]
 8001240:	e7e3      	b.n	800120a <HAL_RCC_OscConfig+0xce>
 8001242:	6821      	ldr	r1, [r4, #0]
 8001244:	4884      	ldr	r0, [pc, #528]	; (8001458 <HAL_RCC_OscConfig+0x31c>)
 8001246:	4001      	ands	r1, r0
 8001248:	6021      	str	r1, [r4, #0]
 800124a:	6821      	ldr	r1, [r4, #0]
 800124c:	400b      	ands	r3, r1
 800124e:	9305      	str	r3, [sp, #20]
 8001250:	9b05      	ldr	r3, [sp, #20]
 8001252:	4982      	ldr	r1, [pc, #520]	; (800145c <HAL_RCC_OscConfig+0x320>)
 8001254:	6823      	ldr	r3, [r4, #0]
 8001256:	400b      	ands	r3, r1
 8001258:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800125a:	2a00      	cmp	r2, #0
 800125c:	d1d8      	bne.n	8001210 <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 800125e:	f7ff fa1b 	bl	8000698 <HAL_GetTick>
 8001262:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001264:	2280      	movs	r2, #128	; 0x80
 8001266:	6823      	ldr	r3, [r4, #0]
 8001268:	0292      	lsls	r2, r2, #10
 800126a:	4213      	tst	r3, r2
 800126c:	d100      	bne.n	8001270 <HAL_RCC_OscConfig+0x134>
 800126e:	e779      	b.n	8001164 <HAL_RCC_OscConfig+0x28>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001270:	f7ff fa12 	bl	8000698 <HAL_GetTick>
 8001274:	1bc0      	subs	r0, r0, r7
 8001276:	2864      	cmp	r0, #100	; 0x64
 8001278:	d9f4      	bls.n	8001264 <HAL_RCC_OscConfig+0x128>
 800127a:	e7d6      	b.n	800122a <HAL_RCC_OscConfig+0xee>
    hsi_state = RCC_OscInitStruct->HSIState;
 800127c:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800127e:	2e04      	cmp	r6, #4
 8001280:	d004      	beq.n	800128c <HAL_RCC_OscConfig+0x150>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001282:	2e0c      	cmp	r6, #12
 8001284:	d125      	bne.n	80012d2 <HAL_RCC_OscConfig+0x196>
 8001286:	9b01      	ldr	r3, [sp, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d122      	bne.n	80012d2 <HAL_RCC_OscConfig+0x196>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800128c:	6823      	ldr	r3, [r4, #0]
 800128e:	075b      	lsls	r3, r3, #29
 8001290:	d502      	bpl.n	8001298 <HAL_RCC_OscConfig+0x15c>
 8001292:	2a00      	cmp	r2, #0
 8001294:	d100      	bne.n	8001298 <HAL_RCC_OscConfig+0x15c>
 8001296:	e756      	b.n	8001146 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001298:	6861      	ldr	r1, [r4, #4]
 800129a:	692b      	ldr	r3, [r5, #16]
 800129c:	4870      	ldr	r0, [pc, #448]	; (8001460 <HAL_RCC_OscConfig+0x324>)
 800129e:	021b      	lsls	r3, r3, #8
 80012a0:	4001      	ands	r1, r0
 80012a2:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80012a4:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a6:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80012a8:	6823      	ldr	r3, [r4, #0]
 80012aa:	438b      	bics	r3, r1
 80012ac:	4313      	orrs	r3, r2
 80012ae:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80012b0:	f7ff ff08 	bl	80010c4 <HAL_RCC_GetSysClockFreq>
 80012b4:	68e3      	ldr	r3, [r4, #12]
 80012b6:	4a66      	ldr	r2, [pc, #408]	; (8001450 <HAL_RCC_OscConfig+0x314>)
 80012b8:	061b      	lsls	r3, r3, #24
 80012ba:	0f1b      	lsrs	r3, r3, #28
 80012bc:	5cd3      	ldrb	r3, [r2, r3]
 80012be:	40d8      	lsrs	r0, r3
 80012c0:	4b64      	ldr	r3, [pc, #400]	; (8001454 <HAL_RCC_OscConfig+0x318>)
 80012c2:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80012c4:	2000      	movs	r0, #0
 80012c6:	f7ff f9b3 	bl	8000630 <HAL_InitTick>
      if(status != HAL_OK)
 80012ca:	2800      	cmp	r0, #0
 80012cc:	d100      	bne.n	80012d0 <HAL_RCC_OscConfig+0x194>
 80012ce:	e74d      	b.n	800116c <HAL_RCC_OscConfig+0x30>
 80012d0:	e73a      	b.n	8001148 <HAL_RCC_OscConfig+0xc>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80012d2:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 80012d4:	2a00      	cmp	r2, #0
 80012d6:	d018      	beq.n	800130a <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80012d8:	2109      	movs	r1, #9
 80012da:	438b      	bics	r3, r1
 80012dc:	4313      	orrs	r3, r2
 80012de:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80012e0:	f7ff f9da 	bl	8000698 <HAL_GetTick>
 80012e4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012e6:	2204      	movs	r2, #4
 80012e8:	6823      	ldr	r3, [r4, #0]
 80012ea:	4213      	tst	r3, r2
 80012ec:	d007      	beq.n	80012fe <HAL_RCC_OscConfig+0x1c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ee:	6862      	ldr	r2, [r4, #4]
 80012f0:	692b      	ldr	r3, [r5, #16]
 80012f2:	495b      	ldr	r1, [pc, #364]	; (8001460 <HAL_RCC_OscConfig+0x324>)
 80012f4:	021b      	lsls	r3, r3, #8
 80012f6:	400a      	ands	r2, r1
 80012f8:	4313      	orrs	r3, r2
 80012fa:	6063      	str	r3, [r4, #4]
 80012fc:	e736      	b.n	800116c <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012fe:	f7ff f9cb 	bl	8000698 <HAL_GetTick>
 8001302:	1bc0      	subs	r0, r0, r7
 8001304:	2802      	cmp	r0, #2
 8001306:	d9ee      	bls.n	80012e6 <HAL_RCC_OscConfig+0x1aa>
 8001308:	e78f      	b.n	800122a <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 800130a:	2201      	movs	r2, #1
 800130c:	4393      	bics	r3, r2
 800130e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001310:	f7ff f9c2 	bl	8000698 <HAL_GetTick>
 8001314:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001316:	2204      	movs	r2, #4
 8001318:	6823      	ldr	r3, [r4, #0]
 800131a:	4213      	tst	r3, r2
 800131c:	d100      	bne.n	8001320 <HAL_RCC_OscConfig+0x1e4>
 800131e:	e725      	b.n	800116c <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001320:	f7ff f9ba 	bl	8000698 <HAL_GetTick>
 8001324:	1bc0      	subs	r0, r0, r7
 8001326:	2802      	cmp	r0, #2
 8001328:	d9f5      	bls.n	8001316 <HAL_RCC_OscConfig+0x1da>
 800132a:	e77e      	b.n	800122a <HAL_RCC_OscConfig+0xee>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800132c:	69eb      	ldr	r3, [r5, #28]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d020      	beq.n	8001374 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_MSI_ENABLE();
 8001332:	2380      	movs	r3, #128	; 0x80
 8001334:	6822      	ldr	r2, [r4, #0]
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	4313      	orrs	r3, r2
 800133a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800133c:	f7ff f9ac 	bl	8000698 <HAL_GetTick>
 8001340:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001342:	2280      	movs	r2, #128	; 0x80
 8001344:	6823      	ldr	r3, [r4, #0]
 8001346:	0092      	lsls	r2, r2, #2
 8001348:	4213      	tst	r3, r2
 800134a:	d00d      	beq.n	8001368 <HAL_RCC_OscConfig+0x22c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800134c:	6863      	ldr	r3, [r4, #4]
 800134e:	4a3f      	ldr	r2, [pc, #252]	; (800144c <HAL_RCC_OscConfig+0x310>)
 8001350:	4013      	ands	r3, r2
 8001352:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001354:	4313      	orrs	r3, r2
 8001356:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001358:	6862      	ldr	r2, [r4, #4]
 800135a:	6a2b      	ldr	r3, [r5, #32]
 800135c:	0212      	lsls	r2, r2, #8
 800135e:	061b      	lsls	r3, r3, #24
 8001360:	0a12      	lsrs	r2, r2, #8
 8001362:	4313      	orrs	r3, r2
 8001364:	6063      	str	r3, [r4, #4]
 8001366:	e72d      	b.n	80011c4 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001368:	f7ff f996 	bl	8000698 <HAL_GetTick>
 800136c:	1bc0      	subs	r0, r0, r7
 800136e:	2802      	cmp	r0, #2
 8001370:	d9e7      	bls.n	8001342 <HAL_RCC_OscConfig+0x206>
 8001372:	e75a      	b.n	800122a <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_MSI_DISABLE();
 8001374:	6823      	ldr	r3, [r4, #0]
 8001376:	4a3b      	ldr	r2, [pc, #236]	; (8001464 <HAL_RCC_OscConfig+0x328>)
 8001378:	4013      	ands	r3, r2
 800137a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800137c:	f7ff f98c 	bl	8000698 <HAL_GetTick>
 8001380:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001382:	2280      	movs	r2, #128	; 0x80
 8001384:	6823      	ldr	r3, [r4, #0]
 8001386:	0092      	lsls	r2, r2, #2
 8001388:	4213      	tst	r3, r2
 800138a:	d100      	bne.n	800138e <HAL_RCC_OscConfig+0x252>
 800138c:	e71a      	b.n	80011c4 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800138e:	f7ff f983 	bl	8000698 <HAL_GetTick>
 8001392:	1bc0      	subs	r0, r0, r7
 8001394:	2802      	cmp	r0, #2
 8001396:	d9f4      	bls.n	8001382 <HAL_RCC_OscConfig+0x246>
 8001398:	e747      	b.n	800122a <HAL_RCC_OscConfig+0xee>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800139a:	696a      	ldr	r2, [r5, #20]
 800139c:	2301      	movs	r3, #1
 800139e:	2a00      	cmp	r2, #0
 80013a0:	d010      	beq.n	80013c4 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSI_ENABLE();
 80013a2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80013a4:	4313      	orrs	r3, r2
 80013a6:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80013a8:	f7ff f976 	bl	8000698 <HAL_GetTick>
 80013ac:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80013ae:	2202      	movs	r2, #2
 80013b0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80013b2:	4213      	tst	r3, r2
 80013b4:	d000      	beq.n	80013b8 <HAL_RCC_OscConfig+0x27c>
 80013b6:	e709      	b.n	80011cc <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b8:	f7ff f96e 	bl	8000698 <HAL_GetTick>
 80013bc:	1bc0      	subs	r0, r0, r7
 80013be:	2802      	cmp	r0, #2
 80013c0:	d9f5      	bls.n	80013ae <HAL_RCC_OscConfig+0x272>
 80013c2:	e732      	b.n	800122a <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_LSI_DISABLE();
 80013c4:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80013c6:	439a      	bics	r2, r3
 80013c8:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80013ca:	f7ff f965 	bl	8000698 <HAL_GetTick>
 80013ce:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013d0:	2202      	movs	r2, #2
 80013d2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80013d4:	4213      	tst	r3, r2
 80013d6:	d100      	bne.n	80013da <HAL_RCC_OscConfig+0x29e>
 80013d8:	e6f8      	b.n	80011cc <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013da:	f7ff f95d 	bl	8000698 <HAL_GetTick>
 80013de:	1bc0      	subs	r0, r0, r7
 80013e0:	2802      	cmp	r0, #2
 80013e2:	d9f5      	bls.n	80013d0 <HAL_RCC_OscConfig+0x294>
 80013e4:	e721      	b.n	800122a <HAL_RCC_OscConfig+0xee>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013e6:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80013e8:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80013ec:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80013ee:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013f0:	421a      	tst	r2, r3
 80013f2:	d104      	bne.n	80013fe <HAL_RCC_OscConfig+0x2c2>
      __HAL_RCC_PWR_CLK_ENABLE();
 80013f4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80013f6:	4313      	orrs	r3, r2
 80013f8:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80013fa:	2301      	movs	r3, #1
 80013fc:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013fe:	2280      	movs	r2, #128	; 0x80
 8001400:	4f19      	ldr	r7, [pc, #100]	; (8001468 <HAL_RCC_OscConfig+0x32c>)
 8001402:	0052      	lsls	r2, r2, #1
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	4213      	tst	r3, r2
 8001408:	d008      	beq.n	800141c <HAL_RCC_OscConfig+0x2e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800140a:	2280      	movs	r2, #128	; 0x80
 800140c:	68ab      	ldr	r3, [r5, #8]
 800140e:	0052      	lsls	r2, r2, #1
 8001410:	4293      	cmp	r3, r2
 8001412:	d12b      	bne.n	800146c <HAL_RCC_OscConfig+0x330>
 8001414:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001416:	4313      	orrs	r3, r2
 8001418:	6523      	str	r3, [r4, #80]	; 0x50
 800141a:	e04c      	b.n	80014b6 <HAL_RCC_OscConfig+0x37a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800141c:	2280      	movs	r2, #128	; 0x80
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	0052      	lsls	r2, r2, #1
 8001422:	4313      	orrs	r3, r2
 8001424:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001426:	f7ff f937 	bl	8000698 <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800142a:	2380      	movs	r3, #128	; 0x80
 800142c:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 800142e:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001430:	9303      	str	r3, [sp, #12]
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	9a03      	ldr	r2, [sp, #12]
 8001436:	4213      	tst	r3, r2
 8001438:	d1e7      	bne.n	800140a <HAL_RCC_OscConfig+0x2ce>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800143a:	f7ff f92d 	bl	8000698 <HAL_GetTick>
 800143e:	9b02      	ldr	r3, [sp, #8]
 8001440:	1ac0      	subs	r0, r0, r3
 8001442:	2864      	cmp	r0, #100	; 0x64
 8001444:	d9f5      	bls.n	8001432 <HAL_RCC_OscConfig+0x2f6>
 8001446:	e6f0      	b.n	800122a <HAL_RCC_OscConfig+0xee>
 8001448:	40021000 	.word	0x40021000
 800144c:	ffff1fff 	.word	0xffff1fff
 8001450:	0800467a 	.word	0x0800467a
 8001454:	20000564 	.word	0x20000564
 8001458:	fffeffff 	.word	0xfffeffff
 800145c:	fffbffff 	.word	0xfffbffff
 8001460:	ffffe0ff 	.word	0xffffe0ff
 8001464:	fffffeff 	.word	0xfffffeff
 8001468:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800146c:	2b00      	cmp	r3, #0
 800146e:	d116      	bne.n	800149e <HAL_RCC_OscConfig+0x362>
 8001470:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001472:	4a6c      	ldr	r2, [pc, #432]	; (8001624 <HAL_RCC_OscConfig+0x4e8>)
 8001474:	4013      	ands	r3, r2
 8001476:	6523      	str	r3, [r4, #80]	; 0x50
 8001478:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800147a:	4a6b      	ldr	r2, [pc, #428]	; (8001628 <HAL_RCC_OscConfig+0x4ec>)
 800147c:	4013      	ands	r3, r2
 800147e:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001480:	f7ff f90a 	bl	8000698 <HAL_GetTick>
 8001484:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001486:	2280      	movs	r2, #128	; 0x80
 8001488:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800148a:	0092      	lsls	r2, r2, #2
 800148c:	4213      	tst	r3, r2
 800148e:	d02a      	beq.n	80014e6 <HAL_RCC_OscConfig+0x3aa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001490:	f7ff f902 	bl	8000698 <HAL_GetTick>
 8001494:	4b65      	ldr	r3, [pc, #404]	; (800162c <HAL_RCC_OscConfig+0x4f0>)
 8001496:	1bc0      	subs	r0, r0, r7
 8001498:	4298      	cmp	r0, r3
 800149a:	d9f4      	bls.n	8001486 <HAL_RCC_OscConfig+0x34a>
 800149c:	e6c5      	b.n	800122a <HAL_RCC_OscConfig+0xee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800149e:	21a0      	movs	r1, #160	; 0xa0
 80014a0:	00c9      	lsls	r1, r1, #3
 80014a2:	428b      	cmp	r3, r1
 80014a4:	d10b      	bne.n	80014be <HAL_RCC_OscConfig+0x382>
 80014a6:	2380      	movs	r3, #128	; 0x80
 80014a8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	430b      	orrs	r3, r1
 80014ae:	6523      	str	r3, [r4, #80]	; 0x50
 80014b0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80014b2:	431a      	orrs	r2, r3
 80014b4:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80014b6:	f7ff f8ef 	bl	8000698 <HAL_GetTick>
 80014ba:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014bc:	e00e      	b.n	80014dc <HAL_RCC_OscConfig+0x3a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014be:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80014c0:	4a58      	ldr	r2, [pc, #352]	; (8001624 <HAL_RCC_OscConfig+0x4e8>)
 80014c2:	4013      	ands	r3, r2
 80014c4:	6523      	str	r3, [r4, #80]	; 0x50
 80014c6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80014c8:	4a57      	ldr	r2, [pc, #348]	; (8001628 <HAL_RCC_OscConfig+0x4ec>)
 80014ca:	4013      	ands	r3, r2
 80014cc:	e7a4      	b.n	8001418 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ce:	f7ff f8e3 	bl	8000698 <HAL_GetTick>
 80014d2:	4b56      	ldr	r3, [pc, #344]	; (800162c <HAL_RCC_OscConfig+0x4f0>)
 80014d4:	1bc0      	subs	r0, r0, r7
 80014d6:	4298      	cmp	r0, r3
 80014d8:	d900      	bls.n	80014dc <HAL_RCC_OscConfig+0x3a0>
 80014da:	e6a6      	b.n	800122a <HAL_RCC_OscConfig+0xee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014dc:	2280      	movs	r2, #128	; 0x80
 80014de:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80014e0:	0092      	lsls	r2, r2, #2
 80014e2:	4213      	tst	r3, r2
 80014e4:	d0f3      	beq.n	80014ce <HAL_RCC_OscConfig+0x392>
    if(pwrclkchanged == SET)
 80014e6:	9b01      	ldr	r3, [sp, #4]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d000      	beq.n	80014ee <HAL_RCC_OscConfig+0x3b2>
 80014ec:	e672      	b.n	80011d4 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_PWR_CLK_DISABLE();
 80014ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80014f0:	4a4f      	ldr	r2, [pc, #316]	; (8001630 <HAL_RCC_OscConfig+0x4f4>)
 80014f2:	4013      	ands	r3, r2
 80014f4:	63a3      	str	r3, [r4, #56]	; 0x38
 80014f6:	e66d      	b.n	80011d4 <HAL_RCC_OscConfig+0x98>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80014f8:	69a9      	ldr	r1, [r5, #24]
 80014fa:	2301      	movs	r3, #1
 80014fc:	4a4d      	ldr	r2, [pc, #308]	; (8001634 <HAL_RCC_OscConfig+0x4f8>)
 80014fe:	2900      	cmp	r1, #0
 8001500:	d018      	beq.n	8001534 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_HSI48_ENABLE();
 8001502:	68a1      	ldr	r1, [r4, #8]
 8001504:	4319      	orrs	r1, r3
 8001506:	60a1      	str	r1, [r4, #8]
 8001508:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800150a:	430b      	orrs	r3, r1
 800150c:	6363      	str	r3, [r4, #52]	; 0x34
 800150e:	2380      	movs	r3, #128	; 0x80
 8001510:	6a11      	ldr	r1, [r2, #32]
 8001512:	019b      	lsls	r3, r3, #6
 8001514:	430b      	orrs	r3, r1
 8001516:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001518:	f7ff f8be 	bl	8000698 <HAL_GetTick>
 800151c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800151e:	2202      	movs	r2, #2
 8001520:	68a3      	ldr	r3, [r4, #8]
 8001522:	4213      	tst	r3, r2
 8001524:	d000      	beq.n	8001528 <HAL_RCC_OscConfig+0x3ec>
 8001526:	e659      	b.n	80011dc <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001528:	f7ff f8b6 	bl	8000698 <HAL_GetTick>
 800152c:	1bc0      	subs	r0, r0, r7
 800152e:	2802      	cmp	r0, #2
 8001530:	d9f5      	bls.n	800151e <HAL_RCC_OscConfig+0x3e2>
 8001532:	e67a      	b.n	800122a <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI48_DISABLE();
 8001534:	68a1      	ldr	r1, [r4, #8]
 8001536:	4399      	bics	r1, r3
 8001538:	60a1      	str	r1, [r4, #8]
 800153a:	6a13      	ldr	r3, [r2, #32]
 800153c:	493e      	ldr	r1, [pc, #248]	; (8001638 <HAL_RCC_OscConfig+0x4fc>)
 800153e:	400b      	ands	r3, r1
 8001540:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001542:	f7ff f8a9 	bl	8000698 <HAL_GetTick>
 8001546:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001548:	2202      	movs	r2, #2
 800154a:	68a3      	ldr	r3, [r4, #8]
 800154c:	4213      	tst	r3, r2
 800154e:	d100      	bne.n	8001552 <HAL_RCC_OscConfig+0x416>
 8001550:	e644      	b.n	80011dc <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001552:	f7ff f8a1 	bl	8000698 <HAL_GetTick>
 8001556:	1bc0      	subs	r0, r0, r7
 8001558:	2802      	cmp	r0, #2
 800155a:	d9f5      	bls.n	8001548 <HAL_RCC_OscConfig+0x40c>
 800155c:	e665      	b.n	800122a <HAL_RCC_OscConfig+0xee>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800155e:	2e0c      	cmp	r6, #12
 8001560:	d043      	beq.n	80015ea <HAL_RCC_OscConfig+0x4ae>
 8001562:	4a36      	ldr	r2, [pc, #216]	; (800163c <HAL_RCC_OscConfig+0x500>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001564:	2b02      	cmp	r3, #2
 8001566:	d12e      	bne.n	80015c6 <HAL_RCC_OscConfig+0x48a>
        __HAL_RCC_PLL_DISABLE();
 8001568:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800156a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800156c:	4013      	ands	r3, r2
 800156e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001570:	f7ff f892 	bl	8000698 <HAL_GetTick>
 8001574:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001576:	04b6      	lsls	r6, r6, #18
 8001578:	6823      	ldr	r3, [r4, #0]
 800157a:	4233      	tst	r3, r6
 800157c:	d11d      	bne.n	80015ba <HAL_RCC_OscConfig+0x47e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800157e:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8001580:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001582:	68e2      	ldr	r2, [r4, #12]
 8001584:	430b      	orrs	r3, r1
 8001586:	492e      	ldr	r1, [pc, #184]	; (8001640 <HAL_RCC_OscConfig+0x504>)
 8001588:	400a      	ands	r2, r1
 800158a:	4313      	orrs	r3, r2
 800158c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800158e:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001590:	4313      	orrs	r3, r2
 8001592:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001594:	2380      	movs	r3, #128	; 0x80
 8001596:	6822      	ldr	r2, [r4, #0]
 8001598:	045b      	lsls	r3, r3, #17
 800159a:	4313      	orrs	r3, r2
 800159c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800159e:	f7ff f87b 	bl	8000698 <HAL_GetTick>
 80015a2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80015a4:	04ad      	lsls	r5, r5, #18
 80015a6:	6823      	ldr	r3, [r4, #0]
 80015a8:	422b      	tst	r3, r5
 80015aa:	d000      	beq.n	80015ae <HAL_RCC_OscConfig+0x472>
 80015ac:	e61a      	b.n	80011e4 <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ae:	f7ff f873 	bl	8000698 <HAL_GetTick>
 80015b2:	1b80      	subs	r0, r0, r6
 80015b4:	2802      	cmp	r0, #2
 80015b6:	d9f6      	bls.n	80015a6 <HAL_RCC_OscConfig+0x46a>
 80015b8:	e637      	b.n	800122a <HAL_RCC_OscConfig+0xee>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ba:	f7ff f86d 	bl	8000698 <HAL_GetTick>
 80015be:	1bc0      	subs	r0, r0, r7
 80015c0:	2802      	cmp	r0, #2
 80015c2:	d9d9      	bls.n	8001578 <HAL_RCC_OscConfig+0x43c>
 80015c4:	e631      	b.n	800122a <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_PLL_DISABLE();
 80015c6:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80015c8:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80015ca:	4013      	ands	r3, r2
 80015cc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80015ce:	f7ff f863 	bl	8000698 <HAL_GetTick>
 80015d2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80015d4:	04ad      	lsls	r5, r5, #18
 80015d6:	6823      	ldr	r3, [r4, #0]
 80015d8:	422b      	tst	r3, r5
 80015da:	d100      	bne.n	80015de <HAL_RCC_OscConfig+0x4a2>
 80015dc:	e602      	b.n	80011e4 <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015de:	f7ff f85b 	bl	8000698 <HAL_GetTick>
 80015e2:	1b80      	subs	r0, r0, r6
 80015e4:	2802      	cmp	r0, #2
 80015e6:	d9f6      	bls.n	80015d6 <HAL_RCC_OscConfig+0x49a>
 80015e8:	e61f      	b.n	800122a <HAL_RCC_OscConfig+0xee>
        return HAL_ERROR;
 80015ea:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d100      	bne.n	80015f2 <HAL_RCC_OscConfig+0x4b6>
 80015f0:	e5aa      	b.n	8001148 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f2:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80015f4:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f6:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80015f8:	0252      	lsls	r2, r2, #9
 80015fa:	401a      	ands	r2, r3
        return HAL_ERROR;
 80015fc:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015fe:	428a      	cmp	r2, r1
 8001600:	d000      	beq.n	8001604 <HAL_RCC_OscConfig+0x4c8>
 8001602:	e5a1      	b.n	8001148 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001604:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001606:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001608:	0392      	lsls	r2, r2, #14
 800160a:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800160c:	428a      	cmp	r2, r1
 800160e:	d000      	beq.n	8001612 <HAL_RCC_OscConfig+0x4d6>
 8001610:	e59a      	b.n	8001148 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001612:	20c0      	movs	r0, #192	; 0xc0
 8001614:	0400      	lsls	r0, r0, #16
 8001616:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001618:	6b68      	ldr	r0, [r5, #52]	; 0x34
 800161a:	1a18      	subs	r0, r3, r0
 800161c:	1e43      	subs	r3, r0, #1
 800161e:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 8001620:	b2c0      	uxtb	r0, r0
 8001622:	e591      	b.n	8001148 <HAL_RCC_OscConfig+0xc>
 8001624:	fffffeff 	.word	0xfffffeff
 8001628:	fffffbff 	.word	0xfffffbff
 800162c:	00001388 	.word	0x00001388
 8001630:	efffffff 	.word	0xefffffff
 8001634:	40010000 	.word	0x40010000
 8001638:	ffffdfff 	.word	0xffffdfff
 800163c:	feffffff 	.word	0xfeffffff
 8001640:	ff02ffff 	.word	0xff02ffff

08001644 <HAL_RCC_ClockConfig>:
{
 8001644:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001646:	1e06      	subs	r6, r0, #0
 8001648:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 800164a:	d101      	bne.n	8001650 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 800164c:	2001      	movs	r0, #1
}
 800164e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001650:	2201      	movs	r2, #1
 8001652:	4c51      	ldr	r4, [pc, #324]	; (8001798 <HAL_RCC_ClockConfig+0x154>)
 8001654:	9901      	ldr	r1, [sp, #4]
 8001656:	6823      	ldr	r3, [r4, #0]
 8001658:	4013      	ands	r3, r2
 800165a:	428b      	cmp	r3, r1
 800165c:	d327      	bcc.n	80016ae <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800165e:	6832      	ldr	r2, [r6, #0]
 8001660:	0793      	lsls	r3, r2, #30
 8001662:	d42f      	bmi.n	80016c4 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001664:	07d3      	lsls	r3, r2, #31
 8001666:	d435      	bmi.n	80016d4 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001668:	2301      	movs	r3, #1
 800166a:	6822      	ldr	r2, [r4, #0]
 800166c:	9901      	ldr	r1, [sp, #4]
 800166e:	401a      	ands	r2, r3
 8001670:	4291      	cmp	r1, r2
 8001672:	d200      	bcs.n	8001676 <HAL_RCC_ClockConfig+0x32>
 8001674:	e081      	b.n	800177a <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001676:	6832      	ldr	r2, [r6, #0]
 8001678:	4c48      	ldr	r4, [pc, #288]	; (800179c <HAL_RCC_ClockConfig+0x158>)
 800167a:	0753      	lsls	r3, r2, #29
 800167c:	d500      	bpl.n	8001680 <HAL_RCC_ClockConfig+0x3c>
 800167e:	e084      	b.n	800178a <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001680:	0713      	lsls	r3, r2, #28
 8001682:	d506      	bpl.n	8001692 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001684:	68e2      	ldr	r2, [r4, #12]
 8001686:	6933      	ldr	r3, [r6, #16]
 8001688:	4945      	ldr	r1, [pc, #276]	; (80017a0 <HAL_RCC_ClockConfig+0x15c>)
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	400a      	ands	r2, r1
 800168e:	4313      	orrs	r3, r2
 8001690:	60e3      	str	r3, [r4, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001692:	f7ff fd17 	bl	80010c4 <HAL_RCC_GetSysClockFreq>
 8001696:	68e3      	ldr	r3, [r4, #12]
 8001698:	4a42      	ldr	r2, [pc, #264]	; (80017a4 <HAL_RCC_ClockConfig+0x160>)
 800169a:	061b      	lsls	r3, r3, #24
 800169c:	0f1b      	lsrs	r3, r3, #28
 800169e:	5cd3      	ldrb	r3, [r2, r3]
 80016a0:	40d8      	lsrs	r0, r3
 80016a2:	4b41      	ldr	r3, [pc, #260]	; (80017a8 <HAL_RCC_ClockConfig+0x164>)
 80016a4:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80016a6:	2000      	movs	r0, #0
 80016a8:	f7fe ffc2 	bl	8000630 <HAL_InitTick>
 80016ac:	e7cf      	b.n	800164e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ae:	6823      	ldr	r3, [r4, #0]
 80016b0:	9901      	ldr	r1, [sp, #4]
 80016b2:	4393      	bics	r3, r2
 80016b4:	430b      	orrs	r3, r1
 80016b6:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b8:	6823      	ldr	r3, [r4, #0]
 80016ba:	4013      	ands	r3, r2
 80016bc:	9a01      	ldr	r2, [sp, #4]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d1c4      	bne.n	800164c <HAL_RCC_ClockConfig+0x8>
 80016c2:	e7cc      	b.n	800165e <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016c4:	20f0      	movs	r0, #240	; 0xf0
 80016c6:	4935      	ldr	r1, [pc, #212]	; (800179c <HAL_RCC_ClockConfig+0x158>)
 80016c8:	68cb      	ldr	r3, [r1, #12]
 80016ca:	4383      	bics	r3, r0
 80016cc:	68b0      	ldr	r0, [r6, #8]
 80016ce:	4303      	orrs	r3, r0
 80016d0:	60cb      	str	r3, [r1, #12]
 80016d2:	e7c7      	b.n	8001664 <HAL_RCC_ClockConfig+0x20>
 80016d4:	4d31      	ldr	r5, [pc, #196]	; (800179c <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016d6:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016d8:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016da:	2a02      	cmp	r2, #2
 80016dc:	d119      	bne.n	8001712 <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016de:	039b      	lsls	r3, r3, #14
 80016e0:	d5b4      	bpl.n	800164c <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016e2:	2103      	movs	r1, #3
 80016e4:	68eb      	ldr	r3, [r5, #12]
 80016e6:	438b      	bics	r3, r1
 80016e8:	4313      	orrs	r3, r2
 80016ea:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80016ec:	f7fe ffd4 	bl	8000698 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016f0:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80016f2:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d119      	bne.n	800172c <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80016f8:	220c      	movs	r2, #12
 80016fa:	68eb      	ldr	r3, [r5, #12]
 80016fc:	4013      	ands	r3, r2
 80016fe:	2b08      	cmp	r3, #8
 8001700:	d0b2      	beq.n	8001668 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001702:	f7fe ffc9 	bl	8000698 <HAL_GetTick>
 8001706:	4b29      	ldr	r3, [pc, #164]	; (80017ac <HAL_RCC_ClockConfig+0x168>)
 8001708:	1bc0      	subs	r0, r0, r7
 800170a:	4298      	cmp	r0, r3
 800170c:	d9f4      	bls.n	80016f8 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 800170e:	2003      	movs	r0, #3
 8001710:	e79d      	b.n	800164e <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001712:	2a03      	cmp	r2, #3
 8001714:	d102      	bne.n	800171c <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001716:	019b      	lsls	r3, r3, #6
 8001718:	d4e3      	bmi.n	80016e2 <HAL_RCC_ClockConfig+0x9e>
 800171a:	e797      	b.n	800164c <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800171c:	2a01      	cmp	r2, #1
 800171e:	d102      	bne.n	8001726 <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001720:	075b      	lsls	r3, r3, #29
 8001722:	d4de      	bmi.n	80016e2 <HAL_RCC_ClockConfig+0x9e>
 8001724:	e792      	b.n	800164c <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001726:	059b      	lsls	r3, r3, #22
 8001728:	d4db      	bmi.n	80016e2 <HAL_RCC_ClockConfig+0x9e>
 800172a:	e78f      	b.n	800164c <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800172c:	2b03      	cmp	r3, #3
 800172e:	d10b      	bne.n	8001748 <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001730:	220c      	movs	r2, #12
 8001732:	68eb      	ldr	r3, [r5, #12]
 8001734:	4013      	ands	r3, r2
 8001736:	4293      	cmp	r3, r2
 8001738:	d096      	beq.n	8001668 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800173a:	f7fe ffad 	bl	8000698 <HAL_GetTick>
 800173e:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <HAL_RCC_ClockConfig+0x168>)
 8001740:	1bc0      	subs	r0, r0, r7
 8001742:	4298      	cmp	r0, r3
 8001744:	d9f4      	bls.n	8001730 <HAL_RCC_ClockConfig+0xec>
 8001746:	e7e2      	b.n	800170e <HAL_RCC_ClockConfig+0xca>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001748:	2b01      	cmp	r3, #1
 800174a:	d010      	beq.n	800176e <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800174c:	220c      	movs	r2, #12
 800174e:	68eb      	ldr	r3, [r5, #12]
 8001750:	4213      	tst	r3, r2
 8001752:	d089      	beq.n	8001668 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001754:	f7fe ffa0 	bl	8000698 <HAL_GetTick>
 8001758:	4b14      	ldr	r3, [pc, #80]	; (80017ac <HAL_RCC_ClockConfig+0x168>)
 800175a:	1bc0      	subs	r0, r0, r7
 800175c:	4298      	cmp	r0, r3
 800175e:	d9f5      	bls.n	800174c <HAL_RCC_ClockConfig+0x108>
 8001760:	e7d5      	b.n	800170e <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001762:	f7fe ff99 	bl	8000698 <HAL_GetTick>
 8001766:	4b11      	ldr	r3, [pc, #68]	; (80017ac <HAL_RCC_ClockConfig+0x168>)
 8001768:	1bc0      	subs	r0, r0, r7
 800176a:	4298      	cmp	r0, r3
 800176c:	d8cf      	bhi.n	800170e <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800176e:	220c      	movs	r2, #12
 8001770:	68eb      	ldr	r3, [r5, #12]
 8001772:	4013      	ands	r3, r2
 8001774:	2b04      	cmp	r3, #4
 8001776:	d1f4      	bne.n	8001762 <HAL_RCC_ClockConfig+0x11e>
 8001778:	e776      	b.n	8001668 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177a:	6822      	ldr	r2, [r4, #0]
 800177c:	439a      	bics	r2, r3
 800177e:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001780:	6822      	ldr	r2, [r4, #0]
 8001782:	421a      	tst	r2, r3
 8001784:	d000      	beq.n	8001788 <HAL_RCC_ClockConfig+0x144>
 8001786:	e761      	b.n	800164c <HAL_RCC_ClockConfig+0x8>
 8001788:	e775      	b.n	8001676 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800178a:	68e3      	ldr	r3, [r4, #12]
 800178c:	4908      	ldr	r1, [pc, #32]	; (80017b0 <HAL_RCC_ClockConfig+0x16c>)
 800178e:	400b      	ands	r3, r1
 8001790:	68f1      	ldr	r1, [r6, #12]
 8001792:	430b      	orrs	r3, r1
 8001794:	60e3      	str	r3, [r4, #12]
 8001796:	e773      	b.n	8001680 <HAL_RCC_ClockConfig+0x3c>
 8001798:	40022000 	.word	0x40022000
 800179c:	40021000 	.word	0x40021000
 80017a0:	ffffc7ff 	.word	0xffffc7ff
 80017a4:	0800467a 	.word	0x0800467a
 80017a8:	20000564 	.word	0x20000564
 80017ac:	00001388 	.word	0x00001388
 80017b0:	fffff8ff 	.word	0xfffff8ff

080017b4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017b4:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80017b6:	4a05      	ldr	r2, [pc, #20]	; (80017cc <HAL_RCC_GetPCLK1Freq+0x18>)
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	055b      	lsls	r3, r3, #21
 80017bc:	0f5b      	lsrs	r3, r3, #29
 80017be:	5cd3      	ldrb	r3, [r2, r3]
 80017c0:	4a03      	ldr	r2, [pc, #12]	; (80017d0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80017c2:	6810      	ldr	r0, [r2, #0]
 80017c4:	40d8      	lsrs	r0, r3
}
 80017c6:	4770      	bx	lr
 80017c8:	40021000 	.word	0x40021000
 80017cc:	0800468a 	.word	0x0800468a
 80017d0:	20000564 	.word	0x20000564

080017d4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017d4:	4b04      	ldr	r3, [pc, #16]	; (80017e8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80017d6:	4a05      	ldr	r2, [pc, #20]	; (80017ec <HAL_RCC_GetPCLK2Freq+0x18>)
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	049b      	lsls	r3, r3, #18
 80017dc:	0f5b      	lsrs	r3, r3, #29
 80017de:	5cd3      	ldrb	r3, [r2, r3]
 80017e0:	4a03      	ldr	r2, [pc, #12]	; (80017f0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80017e2:	6810      	ldr	r0, [r2, #0]
 80017e4:	40d8      	lsrs	r0, r3
}
 80017e6:	4770      	bx	lr
 80017e8:	40021000 	.word	0x40021000
 80017ec:	0800468a 	.word	0x0800468a
 80017f0:	20000564 	.word	0x20000564

080017f4 <HAL_RCCEx_PeriphCLKConfig>:
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80017f4:	2382      	movs	r3, #130	; 0x82
{
 80017f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80017f8:	6802      	ldr	r2, [r0, #0]
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80017fa:	011b      	lsls	r3, r3, #4
{
 80017fc:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80017fe:	421a      	tst	r2, r3
 8001800:	d047      	beq.n	8001892 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001802:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001804:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001806:	4c5f      	ldr	r4, [pc, #380]	; (8001984 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001808:	055b      	lsls	r3, r3, #21
 800180a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 800180c:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800180e:	421a      	tst	r2, r3
 8001810:	d104      	bne.n	800181c <HAL_RCCEx_PeriphCLKConfig+0x28>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001812:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001814:	4313      	orrs	r3, r2
 8001816:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8001818:	2301      	movs	r3, #1
 800181a:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800181c:	2780      	movs	r7, #128	; 0x80
 800181e:	4e5a      	ldr	r6, [pc, #360]	; (8001988 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001820:	007f      	lsls	r7, r7, #1
 8001822:	6833      	ldr	r3, [r6, #0]
 8001824:	423b      	tst	r3, r7
 8001826:	d06d      	beq.n	8001904 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001828:	6869      	ldr	r1, [r5, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800182a:	22c0      	movs	r2, #192	; 0xc0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800182c:	0008      	movs	r0, r1
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800182e:	6823      	ldr	r3, [r4, #0]
 8001830:	0392      	lsls	r2, r2, #14
 8001832:	4013      	ands	r3, r2
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001834:	4010      	ands	r0, r2
 8001836:	4283      	cmp	r3, r0
 8001838:	d103      	bne.n	8001842 <HAL_RCCEx_PeriphCLKConfig+0x4e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800183a:	68a8      	ldr	r0, [r5, #8]
 800183c:	4002      	ands	r2, r0
 800183e:	4293      	cmp	r3, r2
 8001840:	d009      	beq.n	8001856 <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001842:	23c0      	movs	r3, #192	; 0xc0
 8001844:	000a      	movs	r2, r1
 8001846:	029b      	lsls	r3, r3, #10
 8001848:	401a      	ands	r2, r3
 800184a:	429a      	cmp	r2, r3
 800184c:	d103      	bne.n	8001856 <HAL_RCCEx_PeriphCLKConfig+0x62>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800184e:	6823      	ldr	r3, [r4, #0]
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001850:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001852:	039b      	lsls	r3, r3, #14
 8001854:	d466      	bmi.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x130>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001856:	22c0      	movs	r2, #192	; 0xc0
 8001858:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800185a:	0292      	lsls	r2, r2, #10
 800185c:	4013      	ands	r3, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800185e:	d162      	bne.n	8001926 <HAL_RCCEx_PeriphCLKConfig+0x132>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001860:	6869      	ldr	r1, [r5, #4]
 8001862:	23c0      	movs	r3, #192	; 0xc0
 8001864:	000a      	movs	r2, r1
 8001866:	029b      	lsls	r3, r3, #10
 8001868:	401a      	ands	r2, r3
 800186a:	429a      	cmp	r2, r3
 800186c:	d107      	bne.n	800187e <HAL_RCCEx_PeriphCLKConfig+0x8a>
 800186e:	6823      	ldr	r3, [r4, #0]
 8001870:	4846      	ldr	r0, [pc, #280]	; (800198c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001872:	4003      	ands	r3, r0
 8001874:	20c0      	movs	r0, #192	; 0xc0
 8001876:	0380      	lsls	r0, r0, #14
 8001878:	4001      	ands	r1, r0
 800187a:	430b      	orrs	r3, r1
 800187c:	6023      	str	r3, [r4, #0]
 800187e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001880:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001882:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001884:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 8001886:	2b01      	cmp	r3, #1
 8001888:	d103      	bne.n	8001892 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800188a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800188c:	4a40      	ldr	r2, [pc, #256]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 800188e:	4013      	ands	r3, r2
 8001890:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001892:	682b      	ldr	r3, [r5, #0]
 8001894:	07da      	lsls	r2, r3, #31
 8001896:	d506      	bpl.n	80018a6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001898:	2003      	movs	r0, #3
 800189a:	493a      	ldr	r1, [pc, #232]	; (8001984 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 800189c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800189e:	4382      	bics	r2, r0
 80018a0:	68e8      	ldr	r0, [r5, #12]
 80018a2:	4302      	orrs	r2, r0
 80018a4:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80018a6:	079a      	lsls	r2, r3, #30
 80018a8:	d506      	bpl.n	80018b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80018aa:	200c      	movs	r0, #12
 80018ac:	4935      	ldr	r1, [pc, #212]	; (8001984 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80018ae:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80018b0:	4382      	bics	r2, r0
 80018b2:	6928      	ldr	r0, [r5, #16]
 80018b4:	4302      	orrs	r2, r0
 80018b6:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80018b8:	075a      	lsls	r2, r3, #29
 80018ba:	d506      	bpl.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80018bc:	4931      	ldr	r1, [pc, #196]	; (8001984 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80018be:	4835      	ldr	r0, [pc, #212]	; (8001994 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80018c0:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80018c2:	4002      	ands	r2, r0
 80018c4:	6968      	ldr	r0, [r5, #20]
 80018c6:	4302      	orrs	r2, r0
 80018c8:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80018ca:	071a      	lsls	r2, r3, #28
 80018cc:	d506      	bpl.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80018ce:	492d      	ldr	r1, [pc, #180]	; (8001984 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80018d0:	4831      	ldr	r0, [pc, #196]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018d2:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80018d4:	4002      	ands	r2, r0
 80018d6:	69a8      	ldr	r0, [r5, #24]
 80018d8:	4302      	orrs	r2, r0
 80018da:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80018dc:	065a      	lsls	r2, r3, #25
 80018de:	d506      	bpl.n	80018ee <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80018e0:	4928      	ldr	r1, [pc, #160]	; (8001984 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80018e2:	482e      	ldr	r0, [pc, #184]	; (800199c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80018e4:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80018e6:	4002      	ands	r2, r0
 80018e8:	6a28      	ldr	r0, [r5, #32]
 80018ea:	4302      	orrs	r2, r0
 80018ec:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80018ee:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80018f0:	061b      	lsls	r3, r3, #24
 80018f2:	d517      	bpl.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x130>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80018f4:	4a23      	ldr	r2, [pc, #140]	; (8001984 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80018f6:	492a      	ldr	r1, [pc, #168]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80018f8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80018fa:	400b      	ands	r3, r1
 80018fc:	69e9      	ldr	r1, [r5, #28]
 80018fe:	430b      	orrs	r3, r1
 8001900:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001902:	e00f      	b.n	8001924 <HAL_RCCEx_PeriphCLKConfig+0x130>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001904:	6833      	ldr	r3, [r6, #0]
 8001906:	433b      	orrs	r3, r7
 8001908:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800190a:	f7fe fec5 	bl	8000698 <HAL_GetTick>
 800190e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001910:	6833      	ldr	r3, [r6, #0]
 8001912:	423b      	tst	r3, r7
 8001914:	d188      	bne.n	8001828 <HAL_RCCEx_PeriphCLKConfig+0x34>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001916:	f7fe febf 	bl	8000698 <HAL_GetTick>
 800191a:	9b01      	ldr	r3, [sp, #4]
 800191c:	1ac0      	subs	r0, r0, r3
 800191e:	2864      	cmp	r0, #100	; 0x64
 8001920:	d9f6      	bls.n	8001910 <HAL_RCCEx_PeriphCLKConfig+0x11c>
          return HAL_TIMEOUT;
 8001922:	2003      	movs	r0, #3
}
 8001924:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001926:	4011      	ands	r1, r2
 8001928:	428b      	cmp	r3, r1
 800192a:	d002      	beq.n	8001932 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800192c:	6829      	ldr	r1, [r5, #0]
 800192e:	0689      	lsls	r1, r1, #26
 8001930:	d408      	bmi.n	8001944 <HAL_RCCEx_PeriphCLKConfig+0x150>
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001932:	68a9      	ldr	r1, [r5, #8]
 8001934:	400a      	ands	r2, r1
 8001936:	4293      	cmp	r3, r2
 8001938:	d100      	bne.n	800193c <HAL_RCCEx_PeriphCLKConfig+0x148>
 800193a:	e791      	b.n	8001860 <HAL_RCCEx_PeriphCLKConfig+0x6c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800193c:	682b      	ldr	r3, [r5, #0]
 800193e:	051b      	lsls	r3, r3, #20
 8001940:	d400      	bmi.n	8001944 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8001942:	e78d      	b.n	8001860 <HAL_RCCEx_PeriphCLKConfig+0x6c>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001944:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001946:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8001948:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800194a:	0312      	lsls	r2, r2, #12
 800194c:	4302      	orrs	r2, r0
 800194e:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001950:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001952:	4b14      	ldr	r3, [pc, #80]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001954:	4814      	ldr	r0, [pc, #80]	; (80019a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001956:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001958:	4002      	ands	r2, r0
 800195a:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 800195c:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800195e:	05cb      	lsls	r3, r1, #23
 8001960:	d400      	bmi.n	8001964 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8001962:	e77d      	b.n	8001860 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        tickstart = HAL_GetTick();
 8001964:	f7fe fe98 	bl	8000698 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001968:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 800196a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800196c:	00bf      	lsls	r7, r7, #2
 800196e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001970:	423b      	tst	r3, r7
 8001972:	d000      	beq.n	8001976 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8001974:	e774      	b.n	8001860 <HAL_RCCEx_PeriphCLKConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001976:	f7fe fe8f 	bl	8000698 <HAL_GetTick>
 800197a:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800197c:	1b80      	subs	r0, r0, r6
 800197e:	4298      	cmp	r0, r3
 8001980:	d9f5      	bls.n	800196e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8001982:	e7ce      	b.n	8001922 <HAL_RCCEx_PeriphCLKConfig+0x12e>
 8001984:	40021000 	.word	0x40021000
 8001988:	40007000 	.word	0x40007000
 800198c:	ffcfffff 	.word	0xffcfffff
 8001990:	efffffff 	.word	0xefffffff
 8001994:	fffff3ff 	.word	0xfffff3ff
 8001998:	ffffcfff 	.word	0xffffcfff
 800199c:	fbffffff 	.word	0xfbffffff
 80019a0:	fff3ffff 	.word	0xfff3ffff
 80019a4:	fffcffff 	.word	0xfffcffff
 80019a8:	fff7ffff 	.word	0xfff7ffff
 80019ac:	00001388 	.word	0x00001388

080019b0 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80019b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019b2:	0004      	movs	r4, r0
 80019b4:	000d      	movs	r5, r1
 80019b6:	0016      	movs	r6, r2
 80019b8:	001f      	movs	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80019ba:	6822      	ldr	r2, [r4, #0]
 80019bc:	6893      	ldr	r3, [r2, #8]
 80019be:	402b      	ands	r3, r5
 80019c0:	429d      	cmp	r5, r3
 80019c2:	d001      	beq.n	80019c8 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80019c4:	2000      	movs	r0, #0
 80019c6:	e031      	b.n	8001a2c <SPI_WaitFlagStateUntilTimeout.constprop.8+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 80019c8:	1c73      	adds	r3, r6, #1
 80019ca:	d0f7      	beq.n	80019bc <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80019cc:	f7fe fe64 	bl	8000698 <HAL_GetTick>
 80019d0:	1bc0      	subs	r0, r0, r7
 80019d2:	4286      	cmp	r6, r0
 80019d4:	d8f1      	bhi.n	80019ba <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80019d6:	21e0      	movs	r1, #224	; 0xe0
 80019d8:	6823      	ldr	r3, [r4, #0]
 80019da:	685a      	ldr	r2, [r3, #4]
 80019dc:	438a      	bics	r2, r1
 80019de:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80019e0:	2282      	movs	r2, #130	; 0x82
 80019e2:	6861      	ldr	r1, [r4, #4]
 80019e4:	0052      	lsls	r2, r2, #1
 80019e6:	4291      	cmp	r1, r2
 80019e8:	d10c      	bne.n	8001a04 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x54>
 80019ea:	2180      	movs	r1, #128	; 0x80
 80019ec:	68a2      	ldr	r2, [r4, #8]
 80019ee:	0209      	lsls	r1, r1, #8
 80019f0:	428a      	cmp	r2, r1
 80019f2:	d003      	beq.n	80019fc <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80019f4:	2180      	movs	r1, #128	; 0x80
 80019f6:	00c9      	lsls	r1, r1, #3
 80019f8:	428a      	cmp	r2, r1
 80019fa:	d103      	bne.n	8001a04 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x54>
          __HAL_SPI_DISABLE(hspi);
 80019fc:	2140      	movs	r1, #64	; 0x40
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	438a      	bics	r2, r1
 8001a02:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001a04:	2180      	movs	r1, #128	; 0x80
 8001a06:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001a08:	0189      	lsls	r1, r1, #6
 8001a0a:	428a      	cmp	r2, r1
 8001a0c:	d106      	bne.n	8001a1c <SPI_WaitFlagStateUntilTimeout.constprop.8+0x6c>
          SPI_RESET_CRC(hspi);
 8001a0e:	6819      	ldr	r1, [r3, #0]
 8001a10:	4807      	ldr	r0, [pc, #28]	; (8001a30 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x80>)
 8001a12:	4001      	ands	r1, r0
 8001a14:	6019      	str	r1, [r3, #0]
 8001a16:	6819      	ldr	r1, [r3, #0]
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001a1c:	0023      	movs	r3, r4
 8001a1e:	2201      	movs	r2, #1
 8001a20:	3351      	adds	r3, #81	; 0x51
 8001a22:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 8001a24:	2300      	movs	r3, #0
 8001a26:	2003      	movs	r0, #3
 8001a28:	3450      	adds	r4, #80	; 0x50
 8001a2a:	7023      	strb	r3, [r4, #0]
}
 8001a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	ffffdfff 	.word	0xffffdfff

08001a34 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8001a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a36:	0013      	movs	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001a38:	2282      	movs	r2, #130	; 0x82
{
 8001a3a:	0004      	movs	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001a3c:	6840      	ldr	r0, [r0, #4]
 8001a3e:	0052      	lsls	r2, r2, #1
 8001a40:	4290      	cmp	r0, r2
 8001a42:	d11e      	bne.n	8001a82 <SPI_EndRxTransaction+0x4e>
 8001a44:	2080      	movs	r0, #128	; 0x80
 8001a46:	2580      	movs	r5, #128	; 0x80
 8001a48:	68a2      	ldr	r2, [r4, #8]
 8001a4a:	0200      	lsls	r0, r0, #8
 8001a4c:	00ed      	lsls	r5, r5, #3
 8001a4e:	4282      	cmp	r2, r0
 8001a50:	d001      	beq.n	8001a56 <SPI_EndRxTransaction+0x22>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001a52:	42aa      	cmp	r2, r5
 8001a54:	d106      	bne.n	8001a64 <SPI_EndRxTransaction+0x30>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8001a56:	2740      	movs	r7, #64	; 0x40
 8001a58:	6826      	ldr	r6, [r4, #0]
 8001a5a:	6830      	ldr	r0, [r6, #0]
 8001a5c:	43b8      	bics	r0, r7
 8001a5e:	6030      	str	r0, [r6, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8001a60:	42aa      	cmp	r2, r5
 8001a62:	d00e      	beq.n	8001a82 <SPI_EndRxTransaction+0x4e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001a64:	000a      	movs	r2, r1
 8001a66:	2180      	movs	r1, #128	; 0x80
 8001a68:	0020      	movs	r0, r4
 8001a6a:	f7ff ffa1 	bl	80019b0 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8001a6e:	2800      	cmp	r0, #0
 8001a70:	d101      	bne.n	8001a76 <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8001a72:	2000      	movs	r0, #0
}
 8001a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001a76:	2320      	movs	r3, #32
 8001a78:	6d62      	ldr	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001a7a:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8001a80:	e7f8      	b.n	8001a74 <SPI_EndRxTransaction+0x40>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001a82:	000a      	movs	r2, r1
 8001a84:	2101      	movs	r1, #1
 8001a86:	e7ef      	b.n	8001a68 <SPI_EndRxTransaction+0x34>

08001a88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001a88:	0013      	movs	r3, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a8a:	2282      	movs	r2, #130	; 0x82
{
 8001a8c:	b510      	push	{r4, lr}
 8001a8e:	0004      	movs	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a90:	6840      	ldr	r0, [r0, #4]
 8001a92:	0052      	lsls	r2, r2, #1
 8001a94:	4290      	cmp	r0, r2
 8001a96:	d108      	bne.n	8001aaa <SPI_EndRxTxTransaction+0x22>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001a98:	000a      	movs	r2, r1
 8001a9a:	2180      	movs	r1, #128	; 0x80
 8001a9c:	0020      	movs	r0, r4
 8001a9e:	f7ff ff87 	bl	80019b0 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 8001aa2:	2800      	cmp	r0, #0
 8001aa4:	d109      	bne.n	8001aba <SPI_EndRxTxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001aa6:	2000      	movs	r0, #0
}
 8001aa8:	bd10      	pop	{r4, pc}
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 8001aaa:	0022      	movs	r2, r4
 8001aac:	3251      	adds	r2, #81	; 0x51
 8001aae:	7812      	ldrb	r2, [r2, #0]
 8001ab0:	2a05      	cmp	r2, #5
 8001ab2:	d1f8      	bne.n	8001aa6 <SPI_EndRxTxTransaction+0x1e>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8001ab4:	000a      	movs	r2, r1
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	e7f0      	b.n	8001a9c <SPI_EndRxTxTransaction+0x14>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001aba:	2320      	movs	r3, #32
 8001abc:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8001abe:	2003      	movs	r0, #3
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8001ac4:	e7f0      	b.n	8001aa8 <SPI_EndRxTxTransaction+0x20>
	...

08001ac8 <HAL_SPI_Init>:
{
 8001ac8:	b570      	push	{r4, r5, r6, lr}
 8001aca:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001acc:	2001      	movs	r0, #1
  if (hspi == NULL)
 8001ace:	2c00      	cmp	r4, #0
 8001ad0:	d037      	beq.n	8001b42 <HAL_SPI_Init+0x7a>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ad2:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ad4:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ad6:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ad8:	3551      	adds	r5, #81	; 0x51
 8001ada:	782b      	ldrb	r3, [r5, #0]
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d105      	bne.n	8001aee <HAL_SPI_Init+0x26>
    hspi->Lock = HAL_UNLOCKED;
 8001ae2:	0022      	movs	r2, r4
 8001ae4:	3250      	adds	r2, #80	; 0x50
 8001ae6:	7013      	strb	r3, [r2, #0]
    HAL_SPI_MspInit(hspi);
 8001ae8:	0020      	movs	r0, r4
 8001aea:	f002 fbdb 	bl	80042a4 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001aee:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8001af0:	2240      	movs	r2, #64	; 0x40
 8001af2:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001af4:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8001af6:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001af8:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8001afa:	4393      	bics	r3, r2
 8001afc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001afe:	6863      	ldr	r3, [r4, #4]
 8001b00:	69a2      	ldr	r2, [r4, #24]
 8001b02:	4303      	orrs	r3, r0
 8001b04:	68e0      	ldr	r0, [r4, #12]
 8001b06:	4303      	orrs	r3, r0
 8001b08:	6920      	ldr	r0, [r4, #16]
 8001b0a:	4303      	orrs	r3, r0
 8001b0c:	6960      	ldr	r0, [r4, #20]
 8001b0e:	4303      	orrs	r3, r0
 8001b10:	69e0      	ldr	r0, [r4, #28]
 8001b12:	4303      	orrs	r3, r0
 8001b14:	6a20      	ldr	r0, [r4, #32]
 8001b16:	4303      	orrs	r3, r0
 8001b18:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001b1a:	4303      	orrs	r3, r0
 8001b1c:	2080      	movs	r0, #128	; 0x80
 8001b1e:	0080      	lsls	r0, r0, #2
 8001b20:	4010      	ands	r0, r2
 8001b22:	4303      	orrs	r3, r0
 8001b24:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001b26:	2304      	movs	r3, #4
 8001b28:	0c12      	lsrs	r2, r2, #16
 8001b2a:	401a      	ands	r2, r3
 8001b2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b2e:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001b30:	431a      	orrs	r2, r3
 8001b32:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001b34:	69cb      	ldr	r3, [r1, #28]
 8001b36:	4a03      	ldr	r2, [pc, #12]	; (8001b44 <HAL_SPI_Init+0x7c>)
 8001b38:	4013      	ands	r3, r2
 8001b3a:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8001b3c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b3e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001b40:	702b      	strb	r3, [r5, #0]
}
 8001b42:	bd70      	pop	{r4, r5, r6, pc}
 8001b44:	fffff7ff 	.word	0xfffff7ff

08001b48 <HAL_SPI_Transmit>:
{
 8001b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hspi);
 8001b4e:	0003      	movs	r3, r0
 8001b50:	3350      	adds	r3, #80	; 0x50
 8001b52:	9303      	str	r3, [sp, #12]
 8001b54:	781b      	ldrb	r3, [r3, #0]
{
 8001b56:	0004      	movs	r4, r0
 8001b58:	000e      	movs	r6, r1
 8001b5a:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 8001b5c:	2502      	movs	r5, #2
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d079      	beq.n	8001c56 <HAL_SPI_Transmit+0x10e>
 8001b62:	2301      	movs	r3, #1
 8001b64:	9a03      	ldr	r2, [sp, #12]
 8001b66:	7013      	strb	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8001b68:	f7fe fd96 	bl	8000698 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8001b6c:	0022      	movs	r2, r4
  tickstart = HAL_GetTick();
 8001b6e:	9002      	str	r0, [sp, #8]
  if (hspi->State != HAL_SPI_STATE_READY)
 8001b70:	3251      	adds	r2, #81	; 0x51
 8001b72:	7813      	ldrb	r3, [r2, #0]
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d167      	bne.n	8001c4a <HAL_SPI_Transmit+0x102>
    errorcode = HAL_ERROR;
 8001b7a:	001d      	movs	r5, r3
  if ((pData == NULL) || (Size == 0U))
 8001b7c:	2e00      	cmp	r6, #0
 8001b7e:	d064      	beq.n	8001c4a <HAL_SPI_Transmit+0x102>
 8001b80:	2f00      	cmp	r7, #0
 8001b82:	d062      	beq.n	8001c4a <HAL_SPI_Transmit+0x102>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001b84:	3302      	adds	r3, #2
 8001b86:	7013      	strb	r3, [r2, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001b8c:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001b8e:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8001b90:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001b92:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001b94:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001b96:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	68a2      	ldr	r2, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001b9c:	6326      	str	r6, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001b9e:	86a7      	strh	r7, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ba0:	021b      	lsls	r3, r3, #8
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d105      	bne.n	8001bb2 <HAL_SPI_Transmit+0x6a>
    SPI_1LINE_TX(hspi);
 8001ba6:	2380      	movs	r3, #128	; 0x80
 8001ba8:	6822      	ldr	r2, [r4, #0]
 8001baa:	01db      	lsls	r3, r3, #7
 8001bac:	6811      	ldr	r1, [r2, #0]
 8001bae:	430b      	orrs	r3, r1
 8001bb0:	6013      	str	r3, [r2, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001bb2:	2240      	movs	r2, #64	; 0x40
 8001bb4:	6823      	ldr	r3, [r4, #0]
 8001bb6:	6819      	ldr	r1, [r3, #0]
 8001bb8:	4211      	tst	r1, r2
 8001bba:	d102      	bne.n	8001bc2 <HAL_SPI_Transmit+0x7a>
    __HAL_SPI_ENABLE(hspi);
 8001bbc:	6819      	ldr	r1, [r3, #0]
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001bc2:	2180      	movs	r1, #128	; 0x80
 8001bc4:	68e0      	ldr	r0, [r4, #12]
 8001bc6:	0109      	lsls	r1, r1, #4
 8001bc8:	6862      	ldr	r2, [r4, #4]
 8001bca:	4288      	cmp	r0, r1
 8001bcc:	d146      	bne.n	8001c5c <HAL_SPI_Transmit+0x114>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001bce:	2a00      	cmp	r2, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_SPI_Transmit+0x8e>
 8001bd2:	2f01      	cmp	r7, #1
 8001bd4:	d107      	bne.n	8001be6 <HAL_SPI_Transmit+0x9e>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001bd6:	8832      	ldrh	r2, [r6, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001bd8:	3602      	adds	r6, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001bda:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001bdc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001bde:	6326      	str	r6, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001be0:	3b01      	subs	r3, #1
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	86e3      	strh	r3, [r4, #54]	; 0x36
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001be6:	2502      	movs	r5, #2
    while (hspi->TxXferCount > 0U)
 8001be8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d115      	bne.n	8001c1a <HAL_SPI_Transmit+0xd2>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001bee:	9a02      	ldr	r2, [sp, #8]
 8001bf0:	9901      	ldr	r1, [sp, #4]
 8001bf2:	0020      	movs	r0, r4
 8001bf4:	f7ff ff48 	bl	8001a88 <SPI_EndRxTxTransaction>
 8001bf8:	2800      	cmp	r0, #0
 8001bfa:	d159      	bne.n	8001cb0 <HAL_SPI_Transmit+0x168>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001bfc:	68a3      	ldr	r3, [r4, #8]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d106      	bne.n	8001c10 <HAL_SPI_Transmit+0xc8>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001c02:	9305      	str	r3, [sp, #20]
 8001c04:	6823      	ldr	r3, [r4, #0]
 8001c06:	68da      	ldr	r2, [r3, #12]
 8001c08:	9205      	str	r2, [sp, #20]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	9305      	str	r3, [sp, #20]
 8001c0e:	9b05      	ldr	r3, [sp, #20]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001c10:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8001c12:	1e6b      	subs	r3, r5, #1
 8001c14:	419d      	sbcs	r5, r3
    errorcode = HAL_BUSY;
 8001c16:	b2ed      	uxtb	r5, r5
 8001c18:	e017      	b.n	8001c4a <HAL_SPI_Transmit+0x102>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c1a:	6822      	ldr	r2, [r4, #0]
 8001c1c:	6893      	ldr	r3, [r2, #8]
 8001c1e:	422b      	tst	r3, r5
 8001c20:	d009      	beq.n	8001c36 <HAL_SPI_Transmit+0xee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c22:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c24:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c26:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c28:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c2a:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001c2c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	86e3      	strh	r3, [r4, #54]	; 0x36
 8001c34:	e7d8      	b.n	8001be8 <HAL_SPI_Transmit+0xa0>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c36:	f7fe fd2f 	bl	8000698 <HAL_GetTick>
 8001c3a:	9b02      	ldr	r3, [sp, #8]
 8001c3c:	1ac0      	subs	r0, r0, r3
 8001c3e:	9b01      	ldr	r3, [sp, #4]
 8001c40:	4298      	cmp	r0, r3
 8001c42:	d3d1      	bcc.n	8001be8 <HAL_SPI_Transmit+0xa0>
 8001c44:	3301      	adds	r3, #1
 8001c46:	d0cf      	beq.n	8001be8 <HAL_SPI_Transmit+0xa0>
          errorcode = HAL_TIMEOUT;
 8001c48:	2503      	movs	r5, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	3451      	adds	r4, #81	; 0x51
 8001c4e:	7023      	strb	r3, [r4, #0]
  __HAL_UNLOCK(hspi);
 8001c50:	2300      	movs	r3, #0
 8001c52:	9a03      	ldr	r2, [sp, #12]
 8001c54:	7013      	strb	r3, [r2, #0]
}
 8001c56:	0028      	movs	r0, r5
 8001c58:	b007      	add	sp, #28
 8001c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c5c:	2a00      	cmp	r2, #0
 8001c5e:	d001      	beq.n	8001c64 <HAL_SPI_Transmit+0x11c>
 8001c60:	2f01      	cmp	r7, #1
 8001c62:	d108      	bne.n	8001c76 <HAL_SPI_Transmit+0x12e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001c64:	7832      	ldrb	r2, [r6, #0]
 8001c66:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001c68:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001c6e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001c70:	3b01      	subs	r3, #1
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	86e3      	strh	r3, [r4, #54]	; 0x36
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c76:	2502      	movs	r5, #2
    while (hspi->TxXferCount > 0U)
 8001c78:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d0b7      	beq.n	8001bee <HAL_SPI_Transmit+0xa6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c7e:	6823      	ldr	r3, [r4, #0]
 8001c80:	689a      	ldr	r2, [r3, #8]
 8001c82:	422a      	tst	r2, r5
 8001c84:	d00a      	beq.n	8001c9c <HAL_SPI_Transmit+0x154>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001c86:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001c88:	7812      	ldrb	r2, [r2, #0]
 8001c8a:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001c8c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001c8e:	3301      	adds	r3, #1
 8001c90:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001c92:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001c94:	3b01      	subs	r3, #1
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	86e3      	strh	r3, [r4, #54]	; 0x36
 8001c9a:	e7ed      	b.n	8001c78 <HAL_SPI_Transmit+0x130>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c9c:	f7fe fcfc 	bl	8000698 <HAL_GetTick>
 8001ca0:	9b02      	ldr	r3, [sp, #8]
 8001ca2:	1ac0      	subs	r0, r0, r3
 8001ca4:	9b01      	ldr	r3, [sp, #4]
 8001ca6:	4283      	cmp	r3, r0
 8001ca8:	d8e6      	bhi.n	8001c78 <HAL_SPI_Transmit+0x130>
 8001caa:	3301      	adds	r3, #1
 8001cac:	d0e4      	beq.n	8001c78 <HAL_SPI_Transmit+0x130>
 8001cae:	e7cb      	b.n	8001c48 <HAL_SPI_Transmit+0x100>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001cb0:	2320      	movs	r3, #32
 8001cb2:	6563      	str	r3, [r4, #84]	; 0x54
 8001cb4:	e7a2      	b.n	8001bfc <HAL_SPI_Transmit+0xb4>

08001cb6 <HAL_SPI_TransmitReceive>:
{
 8001cb6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cb8:	001f      	movs	r7, r3
  __HAL_LOCK(hspi);
 8001cba:	0003      	movs	r3, r0
{
 8001cbc:	b085      	sub	sp, #20
 8001cbe:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hspi);
 8001cc0:	3350      	adds	r3, #80	; 0x50
 8001cc2:	781a      	ldrb	r2, [r3, #0]
{
 8001cc4:	0004      	movs	r4, r0
 8001cc6:	000e      	movs	r6, r1
  __HAL_LOCK(hspi);
 8001cc8:	2502      	movs	r5, #2
 8001cca:	2a01      	cmp	r2, #1
 8001ccc:	d100      	bne.n	8001cd0 <HAL_SPI_TransmitReceive+0x1a>
 8001cce:	e09b      	b.n	8001e08 <HAL_SPI_TransmitReceive+0x152>
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001cd4:	f7fe fce0 	bl	8000698 <HAL_GetTick>
  tmp_state           = hspi->State;
 8001cd8:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8001cda:	9000      	str	r0, [sp, #0]
  tmp_state           = hspi->State;
 8001cdc:	3351      	adds	r3, #81	; 0x51
 8001cde:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001ce0:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8001ce2:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d00b      	beq.n	8001d00 <HAL_SPI_TransmitReceive+0x4a>
 8001ce8:	2282      	movs	r2, #130	; 0x82
 8001cea:	0052      	lsls	r2, r2, #1
 8001cec:	4291      	cmp	r1, r2
 8001cee:	d000      	beq.n	8001cf2 <HAL_SPI_TransmitReceive+0x3c>
 8001cf0:	e083      	b.n	8001dfa <HAL_SPI_TransmitReceive+0x144>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001cf2:	68a2      	ldr	r2, [r4, #8]
 8001cf4:	2a00      	cmp	r2, #0
 8001cf6:	d000      	beq.n	8001cfa <HAL_SPI_TransmitReceive+0x44>
 8001cf8:	e07f      	b.n	8001dfa <HAL_SPI_TransmitReceive+0x144>
 8001cfa:	2b04      	cmp	r3, #4
 8001cfc:	d000      	beq.n	8001d00 <HAL_SPI_TransmitReceive+0x4a>
 8001cfe:	e07c      	b.n	8001dfa <HAL_SPI_TransmitReceive+0x144>
    errorcode = HAL_ERROR;
 8001d00:	2501      	movs	r5, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001d02:	2e00      	cmp	r6, #0
 8001d04:	d100      	bne.n	8001d08 <HAL_SPI_TransmitReceive+0x52>
 8001d06:	e078      	b.n	8001dfa <HAL_SPI_TransmitReceive+0x144>
 8001d08:	9b01      	ldr	r3, [sp, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d075      	beq.n	8001dfa <HAL_SPI_TransmitReceive+0x144>
 8001d0e:	2f00      	cmp	r7, #0
 8001d10:	d073      	beq.n	8001dfa <HAL_SPI_TransmitReceive+0x144>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001d12:	0023      	movs	r3, r4
 8001d14:	3351      	adds	r3, #81	; 0x51
 8001d16:	781a      	ldrb	r2, [r3, #0]
 8001d18:	2a04      	cmp	r2, #4
 8001d1a:	d001      	beq.n	8001d20 <HAL_SPI_TransmitReceive+0x6a>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001d1c:	2205      	movs	r2, #5
 8001d1e:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d20:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d22:	9a01      	ldr	r2, [sp, #4]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d24:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d26:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d28:	2240      	movs	r2, #64	; 0x40
  hspi->RxISR       = NULL;
 8001d2a:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001d2c:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d2e:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8001d30:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8001d32:	86e7      	strh	r7, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d34:	6818      	ldr	r0, [r3, #0]
  hspi->RxXferSize  = Size;
 8001d36:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001d38:	6326      	str	r6, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001d3a:	86a7      	strh	r7, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d3c:	4210      	tst	r0, r2
 8001d3e:	d102      	bne.n	8001d46 <HAL_SPI_TransmitReceive+0x90>
    __HAL_SPI_ENABLE(hspi);
 8001d40:	6818      	ldr	r0, [r3, #0]
 8001d42:	4302      	orrs	r2, r0
 8001d44:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001d46:	2280      	movs	r2, #128	; 0x80
 8001d48:	68e0      	ldr	r0, [r4, #12]
 8001d4a:	0112      	lsls	r2, r2, #4
 8001d4c:	4290      	cmp	r0, r2
 8001d4e:	d15e      	bne.n	8001e0e <HAL_SPI_TransmitReceive+0x158>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d50:	2900      	cmp	r1, #0
 8001d52:	d001      	beq.n	8001d58 <HAL_SPI_TransmitReceive+0xa2>
 8001d54:	2f01      	cmp	r7, #1
 8001d56:	d107      	bne.n	8001d68 <HAL_SPI_TransmitReceive+0xb2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d58:	8832      	ldrh	r2, [r6, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d5a:	3602      	adds	r6, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d5c:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8001d5e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d60:	6326      	str	r6, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001d62:	3b01      	subs	r3, #1
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001d68:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001d6a:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001d6c:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d6e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d115      	bne.n	8001da0 <HAL_SPI_TransmitReceive+0xea>
 8001d74:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d112      	bne.n	8001da0 <HAL_SPI_TransmitReceive+0xea>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001d7a:	9a00      	ldr	r2, [sp, #0]
 8001d7c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001d7e:	0020      	movs	r0, r4
 8001d80:	f7ff fe82 	bl	8001a88 <SPI_EndRxTxTransaction>
 8001d84:	1e05      	subs	r5, r0, #0
 8001d86:	d000      	beq.n	8001d8a <HAL_SPI_TransmitReceive+0xd4>
 8001d88:	e087      	b.n	8001e9a <HAL_SPI_TransmitReceive+0x1e4>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001d8a:	68a3      	ldr	r3, [r4, #8]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d134      	bne.n	8001dfa <HAL_SPI_TransmitReceive+0x144>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001d90:	6823      	ldr	r3, [r4, #0]
 8001d92:	9003      	str	r0, [sp, #12]
 8001d94:	68da      	ldr	r2, [r3, #12]
 8001d96:	9203      	str	r2, [sp, #12]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	9303      	str	r3, [sp, #12]
 8001d9c:	9b03      	ldr	r3, [sp, #12]
 8001d9e:	e02c      	b.n	8001dfa <HAL_SPI_TransmitReceive+0x144>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001da0:	6822      	ldr	r2, [r4, #0]
 8001da2:	6893      	ldr	r3, [r2, #8]
 8001da4:	423b      	tst	r3, r7
 8001da6:	d00e      	beq.n	8001dc6 <HAL_SPI_TransmitReceive+0x110>
 8001da8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d00b      	beq.n	8001dc6 <HAL_SPI_TransmitReceive+0x110>
 8001dae:	2d01      	cmp	r5, #1
 8001db0:	d109      	bne.n	8001dc6 <HAL_SPI_TransmitReceive+0x110>
        txallowed = 0U;
 8001db2:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001db4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001db6:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001db8:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001dba:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dbc:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001dbe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001dc6:	6893      	ldr	r3, [r2, #8]
 8001dc8:	4233      	tst	r3, r6
 8001dca:	d00c      	beq.n	8001de6 <HAL_SPI_TransmitReceive+0x130>
 8001dcc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d009      	beq.n	8001de6 <HAL_SPI_TransmitReceive+0x130>
        txallowed = 1U;
 8001dd2:	0035      	movs	r5, r6
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001dd4:	68d2      	ldr	r2, [r2, #12]
 8001dd6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001dd8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001dda:	3302      	adds	r3, #2
 8001ddc:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001dde:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001de0:	3b01      	subs	r3, #1
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001de6:	f7fe fc57 	bl	8000698 <HAL_GetTick>
 8001dea:	9b00      	ldr	r3, [sp, #0]
 8001dec:	1ac0      	subs	r0, r0, r3
 8001dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001df0:	4283      	cmp	r3, r0
 8001df2:	d8bc      	bhi.n	8001d6e <HAL_SPI_TransmitReceive+0xb8>
 8001df4:	3301      	adds	r3, #1
 8001df6:	d0ba      	beq.n	8001d6e <HAL_SPI_TransmitReceive+0xb8>
        errorcode = HAL_TIMEOUT;
 8001df8:	2503      	movs	r5, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001dfa:	0023      	movs	r3, r4
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	3351      	adds	r3, #81	; 0x51
 8001e00:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8001e02:	2300      	movs	r3, #0
 8001e04:	3450      	adds	r4, #80	; 0x50
 8001e06:	7023      	strb	r3, [r4, #0]
}
 8001e08:	0028      	movs	r0, r5
 8001e0a:	b005      	add	sp, #20
 8001e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e0e:	2900      	cmp	r1, #0
 8001e10:	d001      	beq.n	8001e16 <HAL_SPI_TransmitReceive+0x160>
 8001e12:	2f01      	cmp	r7, #1
 8001e14:	d108      	bne.n	8001e28 <HAL_SPI_TransmitReceive+0x172>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e16:	7832      	ldrb	r2, [r6, #0]
 8001e18:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001e20:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001e22:	3b01      	subs	r3, #1
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001e28:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e2a:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001e2c:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e2e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d102      	bne.n	8001e3a <HAL_SPI_TransmitReceive+0x184>
 8001e34:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d09f      	beq.n	8001d7a <HAL_SPI_TransmitReceive+0xc4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e3a:	6823      	ldr	r3, [r4, #0]
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	423a      	tst	r2, r7
 8001e40:	d00f      	beq.n	8001e62 <HAL_SPI_TransmitReceive+0x1ac>
 8001e42:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001e44:	2a00      	cmp	r2, #0
 8001e46:	d00c      	beq.n	8001e62 <HAL_SPI_TransmitReceive+0x1ac>
 8001e48:	2d01      	cmp	r5, #1
 8001e4a:	d10a      	bne.n	8001e62 <HAL_SPI_TransmitReceive+0x1ac>
        txallowed = 0U;
 8001e4c:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001e4e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001e50:	7812      	ldrb	r2, [r2, #0]
 8001e52:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8001e54:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e56:	3301      	adds	r3, #1
 8001e58:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001e5a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001e62:	6823      	ldr	r3, [r4, #0]
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	4232      	tst	r2, r6
 8001e68:	d00d      	beq.n	8001e86 <HAL_SPI_TransmitReceive+0x1d0>
 8001e6a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001e6c:	2a00      	cmp	r2, #0
 8001e6e:	d00a      	beq.n	8001e86 <HAL_SPI_TransmitReceive+0x1d0>
        txallowed = 1U;
 8001e70:	0035      	movs	r5, r6
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001e76:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr++;
 8001e78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001e7e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001e80:	3b01      	subs	r3, #1
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001e86:	f7fe fc07 	bl	8000698 <HAL_GetTick>
 8001e8a:	9b00      	ldr	r3, [sp, #0]
 8001e8c:	1ac0      	subs	r0, r0, r3
 8001e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001e90:	4283      	cmp	r3, r0
 8001e92:	d8cc      	bhi.n	8001e2e <HAL_SPI_TransmitReceive+0x178>
 8001e94:	3301      	adds	r3, #1
 8001e96:	d0ca      	beq.n	8001e2e <HAL_SPI_TransmitReceive+0x178>
 8001e98:	e7ae      	b.n	8001df8 <HAL_SPI_TransmitReceive+0x142>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e9a:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8001e9c:	2501      	movs	r5, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e9e:	6563      	str	r3, [r4, #84]	; 0x54
 8001ea0:	e7ab      	b.n	8001dfa <HAL_SPI_TransmitReceive+0x144>
	...

08001ea4 <HAL_SPI_Receive>:
{
 8001ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ea6:	001e      	movs	r6, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001ea8:	2382      	movs	r3, #130	; 0x82
{
 8001eaa:	0017      	movs	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001eac:	6842      	ldr	r2, [r0, #4]
{
 8001eae:	b087      	sub	sp, #28
 8001eb0:	0004      	movs	r4, r0
 8001eb2:	9102      	str	r1, [sp, #8]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d10f      	bne.n	8001eda <HAL_SPI_Receive+0x36>
 8001eba:	6883      	ldr	r3, [r0, #8]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d10c      	bne.n	8001eda <HAL_SPI_Receive+0x36>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001ec0:	0003      	movs	r3, r0
 8001ec2:	2204      	movs	r2, #4
 8001ec4:	3351      	adds	r3, #81	; 0x51
 8001ec6:	701a      	strb	r2, [r3, #0]
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001ec8:	9600      	str	r6, [sp, #0]
 8001eca:	003b      	movs	r3, r7
 8001ecc:	000a      	movs	r2, r1
 8001ece:	f7ff fef2 	bl	8001cb6 <HAL_SPI_TransmitReceive>
 8001ed2:	0005      	movs	r5, r0
}
 8001ed4:	0028      	movs	r0, r5
 8001ed6:	b007      	add	sp, #28
 8001ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 8001eda:	0023      	movs	r3, r4
 8001edc:	3350      	adds	r3, #80	; 0x50
 8001ede:	9304      	str	r3, [sp, #16]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2502      	movs	r5, #2
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d0f5      	beq.n	8001ed4 <HAL_SPI_Receive+0x30>
 8001ee8:	2301      	movs	r3, #1
 8001eea:	9a04      	ldr	r2, [sp, #16]
 8001eec:	7013      	strb	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8001eee:	f7fe fbd3 	bl	8000698 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8001ef2:	0023      	movs	r3, r4
 8001ef4:	3351      	adds	r3, #81	; 0x51
  tickstart = HAL_GetTick();
 8001ef6:	9003      	str	r0, [sp, #12]
  if (hspi->State != HAL_SPI_STATE_READY)
 8001ef8:	9305      	str	r3, [sp, #20]
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d14f      	bne.n	8001fa2 <HAL_SPI_Receive+0xfe>
  if ((pData == NULL) || (Size == 0U))
 8001f02:	9a02      	ldr	r2, [sp, #8]
    errorcode = HAL_ERROR;
 8001f04:	001d      	movs	r5, r3
  if ((pData == NULL) || (Size == 0U))
 8001f06:	2a00      	cmp	r2, #0
 8001f08:	d04b      	beq.n	8001fa2 <HAL_SPI_Receive+0xfe>
 8001f0a:	2f00      	cmp	r7, #0
 8001f0c:	d049      	beq.n	8001fa2 <HAL_SPI_Receive+0xfe>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001f0e:	9a05      	ldr	r2, [sp, #20]
 8001f10:	3303      	adds	r3, #3
 8001f12:	7013      	strb	r3, [r2, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001f14:	9a02      	ldr	r2, [sp, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f16:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001f18:	63a2      	str	r2, [r4, #56]	; 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f1a:	2280      	movs	r2, #128	; 0x80
 8001f1c:	68a1      	ldr	r1, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f1e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001f20:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 8001f22:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 8001f24:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001f26:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001f28:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001f2a:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxXferSize  = Size;
 8001f2c:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f2e:	0212      	lsls	r2, r2, #8
 8001f30:	6823      	ldr	r3, [r4, #0]
 8001f32:	4291      	cmp	r1, r2
 8001f34:	d103      	bne.n	8001f3e <HAL_SPI_Receive+0x9a>
    SPI_1LINE_RX(hspi);
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	492c      	ldr	r1, [pc, #176]	; (8001fec <HAL_SPI_Receive+0x148>)
 8001f3a:	400a      	ands	r2, r1
 8001f3c:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f3e:	2240      	movs	r2, #64	; 0x40
 8001f40:	6819      	ldr	r1, [r3, #0]
 8001f42:	4211      	tst	r1, r2
 8001f44:	d102      	bne.n	8001f4c <HAL_SPI_Receive+0xa8>
    __HAL_SPI_ENABLE(hspi);
 8001f46:	6819      	ldr	r1, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001f4c:	68e3      	ldr	r3, [r4, #12]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001f4e:	2501      	movs	r5, #1
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d13a      	bne.n	8001fca <HAL_SPI_Receive+0x126>
    while (hspi->RxXferCount > 0U)
 8001f54:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d10b      	bne.n	8001f72 <HAL_SPI_Receive+0xce>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001f5a:	9a03      	ldr	r2, [sp, #12]
 8001f5c:	0031      	movs	r1, r6
 8001f5e:	0020      	movs	r0, r4
 8001f60:	f7ff fd68 	bl	8001a34 <SPI_EndRxTransaction>
 8001f64:	2800      	cmp	r0, #0
 8001f66:	d13d      	bne.n	8001fe4 <HAL_SPI_Receive+0x140>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001f68:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8001f6a:	1e6b      	subs	r3, r5, #1
 8001f6c:	419d      	sbcs	r5, r3
    errorcode = HAL_BUSY;
 8001f6e:	b2ed      	uxtb	r5, r5
 8001f70:	e017      	b.n	8001fa2 <HAL_SPI_Receive+0xfe>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001f72:	6823      	ldr	r3, [r4, #0]
 8001f74:	689a      	ldr	r2, [r3, #8]
 8001f76:	422a      	tst	r2, r5
 8001f78:	d00a      	beq.n	8001f90 <HAL_SPI_Receive+0xec>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001f7a:	7b1b      	ldrb	r3, [r3, #12]
 8001f7c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001f7e:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001f80:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001f82:	3301      	adds	r3, #1
 8001f84:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001f86:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001f88:	3b01      	subs	r3, #1
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8001f8e:	e7e1      	b.n	8001f54 <HAL_SPI_Receive+0xb0>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f90:	f7fe fb82 	bl	8000698 <HAL_GetTick>
 8001f94:	9b03      	ldr	r3, [sp, #12]
 8001f96:	1ac0      	subs	r0, r0, r3
 8001f98:	4286      	cmp	r6, r0
 8001f9a:	d8db      	bhi.n	8001f54 <HAL_SPI_Receive+0xb0>
 8001f9c:	1c73      	adds	r3, r6, #1
 8001f9e:	d0d9      	beq.n	8001f54 <HAL_SPI_Receive+0xb0>
          errorcode = HAL_TIMEOUT;
 8001fa0:	2503      	movs	r5, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	9a05      	ldr	r2, [sp, #20]
 8001fa6:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(hspi);
 8001fa8:	2300      	movs	r3, #0
 8001faa:	9a04      	ldr	r2, [sp, #16]
 8001fac:	7013      	strb	r3, [r2, #0]
  return errorcode;
 8001fae:	e791      	b.n	8001ed4 <HAL_SPI_Receive+0x30>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001fb0:	6822      	ldr	r2, [r4, #0]
 8001fb2:	6893      	ldr	r3, [r2, #8]
 8001fb4:	422b      	tst	r3, r5
 8001fb6:	d00c      	beq.n	8001fd2 <HAL_SPI_Receive+0x12e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001fb8:	68d2      	ldr	r2, [r2, #12]
 8001fba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001fbc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001fbe:	3302      	adds	r3, #2
 8001fc0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001fc2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8001fca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1ef      	bne.n	8001fb0 <HAL_SPI_Receive+0x10c>
 8001fd0:	e7c3      	b.n	8001f5a <HAL_SPI_Receive+0xb6>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001fd2:	f7fe fb61 	bl	8000698 <HAL_GetTick>
 8001fd6:	9b03      	ldr	r3, [sp, #12]
 8001fd8:	1ac0      	subs	r0, r0, r3
 8001fda:	4286      	cmp	r6, r0
 8001fdc:	d8f5      	bhi.n	8001fca <HAL_SPI_Receive+0x126>
 8001fde:	1c73      	adds	r3, r6, #1
 8001fe0:	d0f3      	beq.n	8001fca <HAL_SPI_Receive+0x126>
 8001fe2:	e7dd      	b.n	8001fa0 <HAL_SPI_Receive+0xfc>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fe4:	2320      	movs	r3, #32
 8001fe6:	6563      	str	r3, [r4, #84]	; 0x54
 8001fe8:	e7be      	b.n	8001f68 <HAL_SPI_Receive+0xc4>
 8001fea:	46c0      	nop			; (mov r8, r8)
 8001fec:	ffffbfff 	.word	0xffffbfff

08001ff0 <HAL_SPI_GetState>:
  return hspi->State;
 8001ff0:	3051      	adds	r0, #81	; 0x51
 8001ff2:	7800      	ldrb	r0, [r0, #0]
 8001ff4:	b2c0      	uxtb	r0, r0
}
 8001ff6:	4770      	bx	lr

08001ff8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ff8:	2280      	movs	r2, #128	; 0x80
{
 8001ffa:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8001ffc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ffe:	05d2      	lsls	r2, r2, #23
 8002000:	4290      	cmp	r0, r2
 8002002:	d005      	beq.n	8002010 <TIM_Base_SetConfig+0x18>
 8002004:	4c10      	ldr	r4, [pc, #64]	; (8002048 <TIM_Base_SetConfig+0x50>)
 8002006:	42a0      	cmp	r0, r4
 8002008:	d002      	beq.n	8002010 <TIM_Base_SetConfig+0x18>
 800200a:	4c10      	ldr	r4, [pc, #64]	; (800204c <TIM_Base_SetConfig+0x54>)
 800200c:	42a0      	cmp	r0, r4
 800200e:	d10f      	bne.n	8002030 <TIM_Base_SetConfig+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002010:	2470      	movs	r4, #112	; 0x70
 8002012:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8002014:	684c      	ldr	r4, [r1, #4]
 8002016:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002018:	4290      	cmp	r0, r2
 800201a:	d005      	beq.n	8002028 <TIM_Base_SetConfig+0x30>
 800201c:	4a0a      	ldr	r2, [pc, #40]	; (8002048 <TIM_Base_SetConfig+0x50>)
 800201e:	4290      	cmp	r0, r2
 8002020:	d002      	beq.n	8002028 <TIM_Base_SetConfig+0x30>
 8002022:	4a0a      	ldr	r2, [pc, #40]	; (800204c <TIM_Base_SetConfig+0x54>)
 8002024:	4290      	cmp	r0, r2
 8002026:	d103      	bne.n	8002030 <TIM_Base_SetConfig+0x38>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002028:	4a09      	ldr	r2, [pc, #36]	; (8002050 <TIM_Base_SetConfig+0x58>)
 800202a:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800202c:	68ca      	ldr	r2, [r1, #12]
 800202e:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002030:	2280      	movs	r2, #128	; 0x80
 8002032:	4393      	bics	r3, r2
 8002034:	690a      	ldr	r2, [r1, #16]
 8002036:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002038:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800203a:	688b      	ldr	r3, [r1, #8]
 800203c:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800203e:	680b      	ldr	r3, [r1, #0]
 8002040:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002042:	2301      	movs	r3, #1
 8002044:	6143      	str	r3, [r0, #20]
}
 8002046:	bd10      	pop	{r4, pc}
 8002048:	40010800 	.word	0x40010800
 800204c:	40011400 	.word	0x40011400
 8002050:	fffffcff 	.word	0xfffffcff

08002054 <HAL_TIM_Base_Init>:
{
 8002054:	b570      	push	{r4, r5, r6, lr}
 8002056:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002058:	2001      	movs	r0, #1
  if (htim == NULL)
 800205a:	2c00      	cmp	r4, #0
 800205c:	d014      	beq.n	8002088 <HAL_TIM_Base_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 800205e:	0025      	movs	r5, r4
 8002060:	3539      	adds	r5, #57	; 0x39
 8002062:	782b      	ldrb	r3, [r5, #0]
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d105      	bne.n	8002076 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800206a:	0022      	movs	r2, r4
 800206c:	3238      	adds	r2, #56	; 0x38
 800206e:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8002070:	0020      	movs	r0, r4
 8002072:	f002 f961 	bl	8004338 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002076:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002078:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800207a:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800207c:	1d21      	adds	r1, r4, #4
 800207e:	f7ff ffbb 	bl	8001ff8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002082:	2301      	movs	r3, #1
  return HAL_OK;
 8002084:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002086:	702b      	strb	r3, [r5, #0]
}
 8002088:	bd70      	pop	{r4, r5, r6, pc}

0800208a <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800208a:	2201      	movs	r2, #1
 800208c:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800208e:	2007      	movs	r0, #7
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002090:	68d9      	ldr	r1, [r3, #12]
 8002092:	4311      	orrs	r1, r2
 8002094:	60d9      	str	r1, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002096:	6899      	ldr	r1, [r3, #8]
 8002098:	4001      	ands	r1, r0
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800209a:	2906      	cmp	r1, #6
 800209c:	d002      	beq.n	80020a4 <HAL_TIM_Base_Start_IT+0x1a>
    __HAL_TIM_ENABLE(htim);
 800209e:	6819      	ldr	r1, [r3, #0]
 80020a0:	430a      	orrs	r2, r1
 80020a2:	601a      	str	r2, [r3, #0]
}
 80020a4:	2000      	movs	r0, #0
 80020a6:	4770      	bx	lr

080020a8 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80020a8:	2101      	movs	r1, #1
 80020aa:	6803      	ldr	r3, [r0, #0]
 80020ac:	68da      	ldr	r2, [r3, #12]
 80020ae:	438a      	bics	r2, r1
 80020b0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 80020b2:	6a18      	ldr	r0, [r3, #32]
 80020b4:	4a03      	ldr	r2, [pc, #12]	; (80020c4 <HAL_TIM_Base_Stop_IT+0x1c>)
 80020b6:	4210      	tst	r0, r2
 80020b8:	d102      	bne.n	80020c0 <HAL_TIM_Base_Stop_IT+0x18>
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	438a      	bics	r2, r1
 80020be:	601a      	str	r2, [r3, #0]
}
 80020c0:	2000      	movs	r0, #0
 80020c2:	4770      	bx	lr
 80020c4:	00001111 	.word	0x00001111

080020c8 <HAL_TIM_ConfigClockSource>:
{
 80020c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80020ca:	0004      	movs	r4, r0
 80020cc:	2202      	movs	r2, #2
 80020ce:	3438      	adds	r4, #56	; 0x38
 80020d0:	7825      	ldrb	r5, [r4, #0]
{
 80020d2:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80020d4:	0010      	movs	r0, r2
 80020d6:	2d01      	cmp	r5, #1
 80020d8:	d017      	beq.n	800210a <HAL_TIM_ConfigClockSource+0x42>
  htim->State = HAL_TIM_STATE_BUSY;
 80020da:	001d      	movs	r5, r3
  __HAL_LOCK(htim);
 80020dc:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 80020de:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80020e0:	3539      	adds	r5, #57	; 0x39
  __HAL_LOCK(htim);
 80020e2:	7027      	strb	r7, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80020e4:	702a      	strb	r2, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 80020e6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020e8:	4845      	ldr	r0, [pc, #276]	; (8002200 <HAL_TIM_ConfigClockSource+0x138>)
 80020ea:	4002      	ands	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 80020ec:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80020ee:	680a      	ldr	r2, [r1, #0]
 80020f0:	2a40      	cmp	r2, #64	; 0x40
 80020f2:	d100      	bne.n	80020f6 <HAL_TIM_ConfigClockSource+0x2e>
 80020f4:	e06d      	b.n	80021d2 <HAL_TIM_ConfigClockSource+0x10a>
 80020f6:	d814      	bhi.n	8002122 <HAL_TIM_ConfigClockSource+0x5a>
 80020f8:	2a10      	cmp	r2, #16
 80020fa:	d00b      	beq.n	8002114 <HAL_TIM_ConfigClockSource+0x4c>
 80020fc:	d806      	bhi.n	800210c <HAL_TIM_ConfigClockSource+0x44>
 80020fe:	2a00      	cmp	r2, #0
 8002100:	d008      	beq.n	8002114 <HAL_TIM_ConfigClockSource+0x4c>
  htim->State = HAL_TIM_STATE_READY;
 8002102:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002104:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002106:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8002108:	7020      	strb	r0, [r4, #0]
}
 800210a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800210c:	2a20      	cmp	r2, #32
 800210e:	d001      	beq.n	8002114 <HAL_TIM_ConfigClockSource+0x4c>
 8002110:	2a30      	cmp	r2, #48	; 0x30
 8002112:	d1f6      	bne.n	8002102 <HAL_TIM_ConfigClockSource+0x3a>
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002114:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8002116:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002118:	4388      	bics	r0, r1
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800211a:	3969      	subs	r1, #105	; 0x69
 800211c:	430a      	orrs	r2, r1
 800211e:	4302      	orrs	r2, r0
 8002120:	e03d      	b.n	800219e <HAL_TIM_ConfigClockSource+0xd6>
  switch (sClockSourceConfig->ClockSource)
 8002122:	2a60      	cmp	r2, #96	; 0x60
 8002124:	d03d      	beq.n	80021a2 <HAL_TIM_ConfigClockSource+0xda>
 8002126:	d817      	bhi.n	8002158 <HAL_TIM_ConfigClockSource+0x90>
 8002128:	2a50      	cmp	r2, #80	; 0x50
 800212a:	d1ea      	bne.n	8002102 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800212c:	6848      	ldr	r0, [r1, #4]
 800212e:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8002130:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002132:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002134:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002136:	43be      	bics	r6, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002138:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800213a:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800213c:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800213e:	43be      	bics	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002140:	4332      	orrs	r2, r6
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002142:	260a      	movs	r6, #10
 8002144:	43b1      	bics	r1, r6
  tmpccer |= TIM_ICPolarity;
 8002146:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8002148:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800214a:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 800214c:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 800214e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002150:	438a      	bics	r2, r1
 8002152:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002154:	2257      	movs	r2, #87	; 0x57
 8002156:	e021      	b.n	800219c <HAL_TIM_ConfigClockSource+0xd4>
  switch (sClockSourceConfig->ClockSource)
 8002158:	2a70      	cmp	r2, #112	; 0x70
 800215a:	d012      	beq.n	8002182 <HAL_TIM_ConfigClockSource+0xba>
 800215c:	2080      	movs	r0, #128	; 0x80
 800215e:	0180      	lsls	r0, r0, #6
 8002160:	4282      	cmp	r2, r0
 8002162:	d1ce      	bne.n	8002102 <HAL_TIM_ConfigClockSource+0x3a>
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002164:	689a      	ldr	r2, [r3, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002166:	4827      	ldr	r0, [pc, #156]	; (8002204 <HAL_TIM_ConfigClockSource+0x13c>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002168:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800216a:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800216c:	688a      	ldr	r2, [r1, #8]
 800216e:	68c9      	ldr	r1, [r1, #12]
 8002170:	4332      	orrs	r2, r6
 8002172:	0209      	lsls	r1, r1, #8
 8002174:	430a      	orrs	r2, r1
 8002176:	4302      	orrs	r2, r0

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002178:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800217a:	2280      	movs	r2, #128	; 0x80
 800217c:	6899      	ldr	r1, [r3, #8]
 800217e:	01d2      	lsls	r2, r2, #7
 8002180:	e00c      	b.n	800219c <HAL_TIM_ConfigClockSource+0xd4>
  tmpsmcr = TIMx->SMCR;
 8002182:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002184:	481f      	ldr	r0, [pc, #124]	; (8002204 <HAL_TIM_ConfigClockSource+0x13c>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002186:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002188:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800218a:	688a      	ldr	r2, [r1, #8]
 800218c:	68c9      	ldr	r1, [r1, #12]
 800218e:	4332      	orrs	r2, r6
 8002190:	0209      	lsls	r1, r1, #8
 8002192:	430a      	orrs	r2, r1
 8002194:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 8002196:	609a      	str	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002198:	2277      	movs	r2, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 800219a:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800219c:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	e7af      	b.n	8002102 <HAL_TIM_ConfigClockSource+0x3a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021a2:	2610      	movs	r6, #16
 80021a4:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80021a6:	684a      	ldr	r2, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021a8:	43b0      	bics	r0, r6
      TIM_TI2_ConfigInputStage(htim->Instance,
 80021aa:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021ac:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021ae:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021b0:	4f15      	ldr	r7, [pc, #84]	; (8002208 <HAL_TIM_ConfigClockSource+0x140>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021b2:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021b4:	403e      	ands	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021b6:	4331      	orrs	r1, r6
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021b8:	26a0      	movs	r6, #160	; 0xa0
  tmpccer = TIMx->CCER;
 80021ba:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 80021bc:	6199      	str	r1, [r3, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 80021be:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021c0:	43b0      	bics	r0, r6
  tmpccer |= (TIM_ICPolarity << 4U);
 80021c2:	0112      	lsls	r2, r2, #4
 80021c4:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 80021c6:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 80021c8:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80021ca:	438a      	bics	r2, r1
 80021cc:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021ce:	2267      	movs	r2, #103	; 0x67
 80021d0:	e7e4      	b.n	800219c <HAL_TIM_ConfigClockSource+0xd4>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021d2:	6848      	ldr	r0, [r1, #4]
 80021d4:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80021d6:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021d8:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80021da:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021dc:	43be      	bics	r6, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80021de:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021e0:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021e2:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80021e4:	43be      	bics	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80021e6:	4332      	orrs	r2, r6
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80021e8:	260a      	movs	r6, #10
 80021ea:	43b1      	bics	r1, r6
  tmpccer |= TIM_ICPolarity;
 80021ec:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80021ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021f0:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80021f2:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 80021f4:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80021f6:	438a      	bics	r2, r1
 80021f8:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021fa:	2247      	movs	r2, #71	; 0x47
 80021fc:	e7ce      	b.n	800219c <HAL_TIM_ConfigClockSource+0xd4>
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	ffff0088 	.word	0xffff0088
 8002204:	ffff00ff 	.word	0xffff00ff
 8002208:	ffff0fff 	.word	0xffff0fff

0800220c <HAL_TIM_OC_DelayElapsedCallback>:
 800220c:	4770      	bx	lr

0800220e <HAL_TIM_IC_CaptureCallback>:
 800220e:	4770      	bx	lr

08002210 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002210:	4770      	bx	lr

08002212 <HAL_TIM_TriggerCallback>:
 8002212:	4770      	bx	lr

08002214 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002214:	2202      	movs	r2, #2
 8002216:	6803      	ldr	r3, [r0, #0]
{
 8002218:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800221a:	6919      	ldr	r1, [r3, #16]
{
 800221c:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800221e:	4211      	tst	r1, r2
 8002220:	d00d      	beq.n	800223e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002222:	68d9      	ldr	r1, [r3, #12]
 8002224:	4211      	tst	r1, r2
 8002226:	d00a      	beq.n	800223e <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002228:	3a05      	subs	r2, #5
 800222a:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800222c:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800222e:	3204      	adds	r2, #4
 8002230:	7602      	strb	r2, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002232:	079b      	lsls	r3, r3, #30
 8002234:	d05e      	beq.n	80022f4 <HAL_TIM_IRQHandler+0xe0>
          HAL_TIM_IC_CaptureCallback(htim);
 8002236:	f7ff ffea 	bl	800220e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800223a:	2300      	movs	r3, #0
 800223c:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800223e:	2204      	movs	r2, #4
 8002240:	6823      	ldr	r3, [r4, #0]
 8002242:	6919      	ldr	r1, [r3, #16]
 8002244:	4211      	tst	r1, r2
 8002246:	d010      	beq.n	800226a <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002248:	68d9      	ldr	r1, [r3, #12]
 800224a:	4211      	tst	r1, r2
 800224c:	d00d      	beq.n	800226a <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800224e:	3a09      	subs	r2, #9
 8002250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002252:	3207      	adds	r2, #7
 8002254:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002256:	699a      	ldr	r2, [r3, #24]
 8002258:	23c0      	movs	r3, #192	; 0xc0
 800225a:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800225c:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800225e:	421a      	tst	r2, r3
 8002260:	d04e      	beq.n	8002300 <HAL_TIM_IRQHandler+0xec>
        HAL_TIM_IC_CaptureCallback(htim);
 8002262:	f7ff ffd4 	bl	800220e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002266:	2300      	movs	r3, #0
 8002268:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800226a:	2208      	movs	r2, #8
 800226c:	6823      	ldr	r3, [r4, #0]
 800226e:	6919      	ldr	r1, [r3, #16]
 8002270:	4211      	tst	r1, r2
 8002272:	d00e      	beq.n	8002292 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002274:	68d9      	ldr	r1, [r3, #12]
 8002276:	4211      	tst	r1, r2
 8002278:	d00b      	beq.n	8002292 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800227a:	3a11      	subs	r2, #17
 800227c:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800227e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002280:	320d      	adds	r2, #13
 8002282:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002284:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002286:	079b      	lsls	r3, r3, #30
 8002288:	d040      	beq.n	800230c <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 800228a:	f7ff ffc0 	bl	800220e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800228e:	2300      	movs	r3, #0
 8002290:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002292:	2210      	movs	r2, #16
 8002294:	6823      	ldr	r3, [r4, #0]
 8002296:	6919      	ldr	r1, [r3, #16]
 8002298:	4211      	tst	r1, r2
 800229a:	d010      	beq.n	80022be <HAL_TIM_IRQHandler+0xaa>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800229c:	68d9      	ldr	r1, [r3, #12]
 800229e:	4211      	tst	r1, r2
 80022a0:	d00d      	beq.n	80022be <HAL_TIM_IRQHandler+0xaa>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80022a2:	3a21      	subs	r2, #33	; 0x21
 80022a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022a6:	3219      	adds	r2, #25
 80022a8:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022aa:	69da      	ldr	r2, [r3, #28]
 80022ac:	23c0      	movs	r3, #192	; 0xc0
 80022ae:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80022b0:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022b2:	421a      	tst	r2, r3
 80022b4:	d030      	beq.n	8002318 <HAL_TIM_IRQHandler+0x104>
        HAL_TIM_IC_CaptureCallback(htim);
 80022b6:	f7ff ffaa 	bl	800220e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ba:	2300      	movs	r3, #0
 80022bc:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80022be:	2201      	movs	r2, #1
 80022c0:	6823      	ldr	r3, [r4, #0]
 80022c2:	6919      	ldr	r1, [r3, #16]
 80022c4:	4211      	tst	r1, r2
 80022c6:	d007      	beq.n	80022d8 <HAL_TIM_IRQHandler+0xc4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80022c8:	68d9      	ldr	r1, [r3, #12]
 80022ca:	4211      	tst	r1, r2
 80022cc:	d004      	beq.n	80022d8 <HAL_TIM_IRQHandler+0xc4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80022ce:	3a03      	subs	r2, #3
 80022d0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80022d2:	0020      	movs	r0, r4
 80022d4:	f001 fc1c 	bl	8003b10 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80022d8:	2240      	movs	r2, #64	; 0x40
 80022da:	6823      	ldr	r3, [r4, #0]
 80022dc:	6919      	ldr	r1, [r3, #16]
 80022de:	4211      	tst	r1, r2
 80022e0:	d007      	beq.n	80022f2 <HAL_TIM_IRQHandler+0xde>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80022e2:	68d9      	ldr	r1, [r3, #12]
 80022e4:	4211      	tst	r1, r2
 80022e6:	d004      	beq.n	80022f2 <HAL_TIM_IRQHandler+0xde>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022e8:	3a81      	subs	r2, #129	; 0x81
 80022ea:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80022ec:	0020      	movs	r0, r4
 80022ee:	f7ff ff90 	bl	8002212 <HAL_TIM_TriggerCallback>
}
 80022f2:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022f4:	f7ff ff8a 	bl	800220c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022f8:	0020      	movs	r0, r4
 80022fa:	f7ff ff89 	bl	8002210 <HAL_TIM_PWM_PulseFinishedCallback>
 80022fe:	e79c      	b.n	800223a <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002300:	f7ff ff84 	bl	800220c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002304:	0020      	movs	r0, r4
 8002306:	f7ff ff83 	bl	8002210 <HAL_TIM_PWM_PulseFinishedCallback>
 800230a:	e7ac      	b.n	8002266 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230c:	f7ff ff7e 	bl	800220c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002310:	0020      	movs	r0, r4
 8002312:	f7ff ff7d 	bl	8002210 <HAL_TIM_PWM_PulseFinishedCallback>
 8002316:	e7ba      	b.n	800228e <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002318:	f7ff ff78 	bl	800220c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800231c:	0020      	movs	r0, r4
 800231e:	f7ff ff77 	bl	8002210 <HAL_TIM_PWM_PulseFinishedCallback>
 8002322:	e7ca      	b.n	80022ba <HAL_TIM_IRQHandler+0xa6>

08002324 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002324:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002326:	0004      	movs	r4, r0
 8002328:	3438      	adds	r4, #56	; 0x38
 800232a:	7822      	ldrb	r2, [r4, #0]
{
 800232c:	0003      	movs	r3, r0
 800232e:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8002330:	2a01      	cmp	r2, #1
 8002332:	d013      	beq.n	800235c <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002334:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002336:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8002338:	3539      	adds	r5, #57	; 0x39
 800233a:	7028      	strb	r0, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 800233c:	6818      	ldr	r0, [r3, #0]
 800233e:	6842      	ldr	r2, [r0, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002340:	6883      	ldr	r3, [r0, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002342:	43b2      	bics	r2, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002344:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002346:	6849      	ldr	r1, [r1, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002348:	4332      	orrs	r2, r6
  tmpsmcr &= ~TIM_SMCR_MSM;
 800234a:	2680      	movs	r6, #128	; 0x80
 800234c:	43b3      	bics	r3, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800234e:	430b      	orrs	r3, r1

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002350:	6042      	str	r2, [r0, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002352:	6083      	str	r3, [r0, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002354:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8002356:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002358:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800235a:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800235c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002360 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002360:	6803      	ldr	r3, [r0, #0]
 8002362:	4907      	ldr	r1, [pc, #28]	; (8002380 <UART_EndRxTransfer+0x20>)
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	400a      	ands	r2, r1
 8002368:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800236a:	689a      	ldr	r2, [r3, #8]
 800236c:	3123      	adds	r1, #35	; 0x23
 800236e:	31ff      	adds	r1, #255	; 0xff
 8002370:	438a      	bics	r2, r1
 8002372:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002374:	2320      	movs	r3, #32
 8002376:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002378:	2300      	movs	r3, #0
 800237a:	6603      	str	r3, [r0, #96]	; 0x60
}
 800237c:	4770      	bx	lr
 800237e:	46c0      	nop			; (mov r8, r8)
 8002380:	fffffedf 	.word	0xfffffedf

08002384 <HAL_UART_Receive_DMA>:
{
 8002384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002386:	0013      	movs	r3, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8002388:	6f82      	ldr	r2, [r0, #120]	; 0x78
{
 800238a:	0005      	movs	r5, r0
    return HAL_BUSY;
 800238c:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 800238e:	2a20      	cmp	r2, #32
 8002390:	d137      	bne.n	8002402 <HAL_UART_Receive_DMA+0x7e>
      return HAL_ERROR;
 8002392:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002394:	2900      	cmp	r1, #0
 8002396:	d034      	beq.n	8002402 <HAL_UART_Receive_DMA+0x7e>
 8002398:	2b00      	cmp	r3, #0
 800239a:	d032      	beq.n	8002402 <HAL_UART_Receive_DMA+0x7e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800239c:	2280      	movs	r2, #128	; 0x80
 800239e:	68ac      	ldr	r4, [r5, #8]
 80023a0:	0152      	lsls	r2, r2, #5
 80023a2:	4294      	cmp	r4, r2
 80023a4:	d104      	bne.n	80023b0 <HAL_UART_Receive_DMA+0x2c>
 80023a6:	692a      	ldr	r2, [r5, #16]
 80023a8:	2a00      	cmp	r2, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_UART_Receive_DMA+0x2c>
      if ((((uint32_t)pData) & 1) != 0)
 80023ac:	4201      	tst	r1, r0
 80023ae:	d128      	bne.n	8002402 <HAL_UART_Receive_DMA+0x7e>
    __HAL_LOCK(huart);
 80023b0:	002e      	movs	r6, r5
 80023b2:	3670      	adds	r6, #112	; 0x70
 80023b4:	7832      	ldrb	r2, [r6, #0]
    return HAL_BUSY;
 80023b6:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80023b8:	2a01      	cmp	r2, #1
 80023ba:	d022      	beq.n	8002402 <HAL_UART_Receive_DMA+0x7e>
    huart->RxXferSize = Size;
 80023bc:	002a      	movs	r2, r5
    __HAL_LOCK(huart);
 80023be:	2401      	movs	r4, #1
    huart->RxXferSize = Size;
 80023c0:	3258      	adds	r2, #88	; 0x58
    __HAL_LOCK(huart);
 80023c2:	7034      	strb	r4, [r6, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023c4:	2700      	movs	r7, #0
    huart->pRxBuffPtr = pData;
 80023c6:	6569      	str	r1, [r5, #84]	; 0x54
    huart->RxXferSize = Size;
 80023c8:	8013      	strh	r3, [r2, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023ca:	2222      	movs	r2, #34	; 0x22
    if (huart->hdmarx != NULL)
 80023cc:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ce:	67ef      	str	r7, [r5, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023d0:	67aa      	str	r2, [r5, #120]	; 0x78
    if (huart->hdmarx != NULL)
 80023d2:	42b8      	cmp	r0, r7
 80023d4:	d016      	beq.n	8002404 <HAL_UART_Receive_DMA+0x80>
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80023d6:	4a14      	ldr	r2, [pc, #80]	; (8002428 <HAL_UART_Receive_DMA+0xa4>)
      huart->hdmarx->XferAbortCallback = NULL;
 80023d8:	6387      	str	r7, [r0, #56]	; 0x38
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80023da:	62c2      	str	r2, [r0, #44]	; 0x2c
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80023dc:	4a13      	ldr	r2, [pc, #76]	; (800242c <HAL_UART_Receive_DMA+0xa8>)
 80023de:	6302      	str	r2, [r0, #48]	; 0x30
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 80023e0:	4a13      	ldr	r2, [pc, #76]	; (8002430 <HAL_UART_Receive_DMA+0xac>)
 80023e2:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80023e4:	682a      	ldr	r2, [r5, #0]
 80023e6:	3224      	adds	r2, #36	; 0x24
 80023e8:	4694      	mov	ip, r2
 80023ea:	000a      	movs	r2, r1
 80023ec:	4661      	mov	r1, ip
 80023ee:	f7fe fa01 	bl	80007f4 <HAL_DMA_Start_IT>
 80023f2:	42b8      	cmp	r0, r7
 80023f4:	d006      	beq.n	8002404 <HAL_UART_Receive_DMA+0x80>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80023f6:	2310      	movs	r3, #16
        return HAL_ERROR;
 80023f8:	0020      	movs	r0, r4
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80023fa:	67eb      	str	r3, [r5, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 80023fc:	18db      	adds	r3, r3, r3
        __HAL_UNLOCK(huart);
 80023fe:	7037      	strb	r7, [r6, #0]
        huart->gState = HAL_UART_STATE_READY;
 8002400:	676b      	str	r3, [r5, #116]	; 0x74
}
 8002402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002404:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(huart);
 8002406:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002408:	682b      	ldr	r3, [r5, #0]
 800240a:	0052      	lsls	r2, r2, #1
 800240c:	6819      	ldr	r1, [r3, #0]
    __HAL_UNLOCK(huart);
 800240e:	7030      	strb	r0, [r6, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002410:	430a      	orrs	r2, r1
 8002412:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002414:	2201      	movs	r2, #1
 8002416:	6899      	ldr	r1, [r3, #8]
 8002418:	430a      	orrs	r2, r1
 800241a:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800241c:	2240      	movs	r2, #64	; 0x40
 800241e:	6899      	ldr	r1, [r3, #8]
 8002420:	430a      	orrs	r2, r1
 8002422:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 8002424:	e7ed      	b.n	8002402 <HAL_UART_Receive_DMA+0x7e>
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	08002439 	.word	0x08002439
 800242c:	0800247b 	.word	0x0800247b
 8002430:	08002487 	.word	0x08002487

08002434 <HAL_UART_TxCpltCallback>:
 8002434:	4770      	bx	lr
	...

08002438 <UART_DMAReceiveCplt>:
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002438:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800243a:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800243c:	2020      	movs	r0, #32
 800243e:	681b      	ldr	r3, [r3, #0]
{
 8002440:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002442:	4003      	ands	r3, r0
 8002444:	d111      	bne.n	800246a <UART_DMAReceiveCplt+0x32>
  {
    huart->RxXferCount = 0U;
 8002446:	0011      	movs	r1, r2
 8002448:	315a      	adds	r1, #90	; 0x5a
 800244a:	800b      	strh	r3, [r1, #0]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800244c:	6813      	ldr	r3, [r2, #0]
 800244e:	4c09      	ldr	r4, [pc, #36]	; (8002474 <UART_DMAReceiveCplt+0x3c>)
 8002450:	6819      	ldr	r1, [r3, #0]
 8002452:	4021      	ands	r1, r4
 8002454:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002456:	6899      	ldr	r1, [r3, #8]
 8002458:	3403      	adds	r4, #3
 800245a:	34ff      	adds	r4, #255	; 0xff
 800245c:	43a1      	bics	r1, r4
 800245e:	6099      	str	r1, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002460:	6899      	ldr	r1, [r3, #8]
 8002462:	343f      	adds	r4, #63	; 0x3f
 8002464:	43a1      	bics	r1, r4
 8002466:	6099      	str	r1, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002468:	6790      	str	r0, [r2, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800246a:	0010      	movs	r0, r2
 800246c:	f001 fab0 	bl	80039d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002470:	bd10      	pop	{r4, pc}
 8002472:	46c0      	nop			; (mov r8, r8)
 8002474:	fffffeff 	.word	0xfffffeff

08002478 <HAL_UART_RxHalfCpltCallback>:
 8002478:	4770      	bx	lr

0800247a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800247a:	b510      	push	{r4, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800247c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800247e:	f7ff fffb 	bl	8002478 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002482:	bd10      	pop	{r4, pc}

08002484 <HAL_UART_ErrorCallback>:
 8002484:	4770      	bx	lr

08002486 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002486:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002488:	6a84      	ldr	r4, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800248a:	6823      	ldr	r3, [r4, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800248c:	6f62      	ldr	r2, [r4, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800248e:	6fa1      	ldr	r1, [r4, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002490:	6898      	ldr	r0, [r3, #8]
 8002492:	0600      	lsls	r0, r0, #24
 8002494:	d50b      	bpl.n	80024ae <UART_DMAError+0x28>
 8002496:	2a21      	cmp	r2, #33	; 0x21
 8002498:	d109      	bne.n	80024ae <UART_DMAError+0x28>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800249a:	0022      	movs	r2, r4
 800249c:	2000      	movs	r0, #0
 800249e:	3252      	adds	r2, #82	; 0x52
 80024a0:	8010      	strh	r0, [r2, #0]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	30c0      	adds	r0, #192	; 0xc0
 80024a6:	4382      	bics	r2, r0
 80024a8:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80024aa:	2220      	movs	r2, #32
 80024ac:	6762      	str	r2, [r4, #116]	; 0x74
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	065b      	lsls	r3, r3, #25
 80024b2:	d508      	bpl.n	80024c6 <UART_DMAError+0x40>
 80024b4:	2922      	cmp	r1, #34	; 0x22
 80024b6:	d106      	bne.n	80024c6 <UART_DMAError+0x40>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80024b8:	0023      	movs	r3, r4
 80024ba:	2200      	movs	r2, #0
 80024bc:	335a      	adds	r3, #90	; 0x5a
 80024be:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 80024c0:	0020      	movs	r0, r4
 80024c2:	f7ff ff4d 	bl	8002360 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80024c6:	2310      	movs	r3, #16
 80024c8:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80024ca:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80024cc:	4313      	orrs	r3, r2
 80024ce:	67e3      	str	r3, [r4, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 80024d0:	f7ff ffd8 	bl	8002484 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80024d4:	bd10      	pop	{r4, pc}
	...

080024d8 <HAL_UART_IRQHandler>:
{
 80024d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80024da:	6803      	ldr	r3, [r0, #0]
{
 80024dc:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80024de:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024e0:	6818      	ldr	r0, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024e2:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 80024e4:	0711      	lsls	r1, r2, #28
 80024e6:	d10a      	bne.n	80024fe <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80024e8:	2120      	movs	r1, #32
 80024ea:	420a      	tst	r2, r1
 80024ec:	d100      	bne.n	80024f0 <HAL_UART_IRQHandler+0x18>
 80024ee:	e06a      	b.n	80025c6 <HAL_UART_IRQHandler+0xee>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80024f0:	4208      	tst	r0, r1
 80024f2:	d068      	beq.n	80025c6 <HAL_UART_IRQHandler+0xee>
      if (huart->RxISR != NULL)
 80024f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
      huart->TxISR(huart);
 80024f6:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d15a      	bne.n	80025b2 <HAL_UART_IRQHandler+0xda>
 80024fc:	e05a      	b.n	80025b4 <HAL_UART_IRQHandler+0xdc>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80024fe:	2101      	movs	r1, #1
 8002500:	0035      	movs	r5, r6
 8002502:	400d      	ands	r5, r1
 8002504:	d103      	bne.n	800250e <HAL_UART_IRQHandler+0x36>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8002506:	2790      	movs	r7, #144	; 0x90
 8002508:	007f      	lsls	r7, r7, #1
 800250a:	4238      	tst	r0, r7
 800250c:	d05b      	beq.n	80025c6 <HAL_UART_IRQHandler+0xee>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800250e:	420a      	tst	r2, r1
 8002510:	d005      	beq.n	800251e <HAL_UART_IRQHandler+0x46>
 8002512:	05c6      	lsls	r6, r0, #23
 8002514:	d503      	bpl.n	800251e <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002516:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002518:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 800251a:	4331      	orrs	r1, r6
 800251c:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800251e:	2102      	movs	r1, #2
 8002520:	420a      	tst	r2, r1
 8002522:	d006      	beq.n	8002532 <HAL_UART_IRQHandler+0x5a>
 8002524:	2d00      	cmp	r5, #0
 8002526:	d004      	beq.n	8002532 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002528:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800252a:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 800252c:	1849      	adds	r1, r1, r1
 800252e:	4331      	orrs	r1, r6
 8002530:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002532:	2104      	movs	r1, #4
 8002534:	420a      	tst	r2, r1
 8002536:	d006      	beq.n	8002546 <HAL_UART_IRQHandler+0x6e>
 8002538:	2d00      	cmp	r5, #0
 800253a:	d004      	beq.n	8002546 <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800253c:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800253e:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 8002540:	3902      	subs	r1, #2
 8002542:	4331      	orrs	r1, r6
 8002544:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002546:	0711      	lsls	r1, r2, #28
 8002548:	d508      	bpl.n	800255c <HAL_UART_IRQHandler+0x84>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800254a:	0681      	lsls	r1, r0, #26
 800254c:	d401      	bmi.n	8002552 <HAL_UART_IRQHandler+0x7a>
 800254e:	2d00      	cmp	r5, #0
 8002550:	d004      	beq.n	800255c <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002552:	2108      	movs	r1, #8
 8002554:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002556:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002558:	4319      	orrs	r1, r3
 800255a:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800255c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800255e:	2b00      	cmp	r3, #0
 8002560:	d028      	beq.n	80025b4 <HAL_UART_IRQHandler+0xdc>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002562:	2320      	movs	r3, #32
 8002564:	421a      	tst	r2, r3
 8002566:	d006      	beq.n	8002576 <HAL_UART_IRQHandler+0x9e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002568:	4218      	tst	r0, r3
 800256a:	d004      	beq.n	8002576 <HAL_UART_IRQHandler+0x9e>
        if (huart->RxISR != NULL)
 800256c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_UART_IRQHandler+0x9e>
          huart->RxISR(huart);
 8002572:	0020      	movs	r0, r4
 8002574:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002576:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8002578:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800257a:	689b      	ldr	r3, [r3, #8]
        UART_EndRxTransfer(huart);
 800257c:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800257e:	065b      	lsls	r3, r3, #25
 8002580:	d402      	bmi.n	8002588 <HAL_UART_IRQHandler+0xb0>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8002582:	2308      	movs	r3, #8
 8002584:	401d      	ands	r5, r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002586:	d01a      	beq.n	80025be <HAL_UART_IRQHandler+0xe6>
        UART_EndRxTransfer(huart);
 8002588:	f7ff feea 	bl	8002360 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800258c:	2140      	movs	r1, #64	; 0x40
 800258e:	6823      	ldr	r3, [r4, #0]
 8002590:	689a      	ldr	r2, [r3, #8]
 8002592:	420a      	tst	r2, r1
 8002594:	d00f      	beq.n	80025b6 <HAL_UART_IRQHandler+0xde>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002596:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8002598:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800259a:	438a      	bics	r2, r1
 800259c:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800259e:	2800      	cmp	r0, #0
 80025a0:	d009      	beq.n	80025b6 <HAL_UART_IRQHandler+0xde>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025a2:	4b1a      	ldr	r3, [pc, #104]	; (800260c <HAL_UART_IRQHandler+0x134>)
 80025a4:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025a6:	f7fe f964 	bl	8000872 <HAL_DMA_Abort_IT>
 80025aa:	2800      	cmp	r0, #0
 80025ac:	d002      	beq.n	80025b4 <HAL_UART_IRQHandler+0xdc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025ae:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80025b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80025b2:	4798      	blx	r3
}
 80025b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 80025b6:	0020      	movs	r0, r4
 80025b8:	f7ff ff64 	bl	8002484 <HAL_UART_ErrorCallback>
 80025bc:	e7fa      	b.n	80025b4 <HAL_UART_IRQHandler+0xdc>
        HAL_UART_ErrorCallback(huart);
 80025be:	f7ff ff61 	bl	8002484 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c2:	67e5      	str	r5, [r4, #124]	; 0x7c
 80025c4:	e7f6      	b.n	80025b4 <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80025c6:	2180      	movs	r1, #128	; 0x80
 80025c8:	0349      	lsls	r1, r1, #13
 80025ca:	420a      	tst	r2, r1
 80025cc:	d006      	beq.n	80025dc <HAL_UART_IRQHandler+0x104>
 80025ce:	0275      	lsls	r5, r6, #9
 80025d0:	d504      	bpl.n	80025dc <HAL_UART_IRQHandler+0x104>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80025d2:	6219      	str	r1, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80025d4:	0020      	movs	r0, r4
 80025d6:	f000 faa7 	bl	8002b28 <HAL_UARTEx_WakeupCallback>
    return;
 80025da:	e7eb      	b.n	80025b4 <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80025dc:	2180      	movs	r1, #128	; 0x80
 80025de:	420a      	tst	r2, r1
 80025e0:	d003      	beq.n	80025ea <HAL_UART_IRQHandler+0x112>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80025e2:	4208      	tst	r0, r1
 80025e4:	d001      	beq.n	80025ea <HAL_UART_IRQHandler+0x112>
    if (huart->TxISR != NULL)
 80025e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80025e8:	e785      	b.n	80024f6 <HAL_UART_IRQHandler+0x1e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80025ea:	2140      	movs	r1, #64	; 0x40
 80025ec:	420a      	tst	r2, r1
 80025ee:	d0e1      	beq.n	80025b4 <HAL_UART_IRQHandler+0xdc>
 80025f0:	4208      	tst	r0, r1
 80025f2:	d0df      	beq.n	80025b4 <HAL_UART_IRQHandler+0xdc>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80025f4:	681a      	ldr	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80025f6:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80025f8:	438a      	bics	r2, r1
 80025fa:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80025fc:	2320      	movs	r3, #32
 80025fe:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8002600:	2300      	movs	r3, #0
 8002602:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 8002604:	f7ff ff16 	bl	8002434 <HAL_UART_TxCpltCallback>
 8002608:	e7d4      	b.n	80025b4 <HAL_UART_IRQHandler+0xdc>
 800260a:	46c0      	nop			; (mov r8, r8)
 800260c:	08002611 	.word	0x08002611

08002610 <UART_DMAAbortOnError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002610:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8002612:	2300      	movs	r3, #0
 8002614:	0002      	movs	r2, r0
{
 8002616:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8002618:	325a      	adds	r2, #90	; 0x5a
 800261a:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 800261c:	3a08      	subs	r2, #8
 800261e:	8013      	strh	r3, [r2, #0]
  HAL_UART_ErrorCallback(huart);
 8002620:	f7ff ff30 	bl	8002484 <HAL_UART_ErrorCallback>
}
 8002624:	bd10      	pop	{r4, pc}
	...

08002628 <UART_SetConfig>:
{
 8002628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800262a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800262c:	6925      	ldr	r5, [r4, #16]
 800262e:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8002630:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002632:	432a      	orrs	r2, r5
 8002634:	6965      	ldr	r5, [r4, #20]
 8002636:	69c1      	ldr	r1, [r0, #28]
 8002638:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800263a:	6818      	ldr	r0, [r3, #0]
 800263c:	4d79      	ldr	r5, [pc, #484]	; (8002824 <UART_SetConfig+0x1fc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800263e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002640:	4028      	ands	r0, r5
 8002642:	4302      	orrs	r2, r0
 8002644:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	4877      	ldr	r0, [pc, #476]	; (8002828 <UART_SetConfig+0x200>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800264a:	4d78      	ldr	r5, [pc, #480]	; (800282c <UART_SetConfig+0x204>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800264c:	4002      	ands	r2, r0
 800264e:	68e0      	ldr	r0, [r4, #12]
 8002650:	4302      	orrs	r2, r0
 8002652:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002654:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002656:	42ab      	cmp	r3, r5
 8002658:	d001      	beq.n	800265e <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 800265a:	6a22      	ldr	r2, [r4, #32]
 800265c:	4310      	orrs	r0, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	4e73      	ldr	r6, [pc, #460]	; (8002830 <UART_SetConfig+0x208>)
 8002662:	4032      	ands	r2, r6
 8002664:	4302      	orrs	r2, r0
 8002666:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002668:	4a72      	ldr	r2, [pc, #456]	; (8002834 <UART_SetConfig+0x20c>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d113      	bne.n	8002696 <UART_SetConfig+0x6e>
 800266e:	2203      	movs	r2, #3
 8002670:	4b71      	ldr	r3, [pc, #452]	; (8002838 <UART_SetConfig+0x210>)
 8002672:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002674:	4013      	ands	r3, r2
 8002676:	4a71      	ldr	r2, [pc, #452]	; (800283c <UART_SetConfig+0x214>)
 8002678:	5cd0      	ldrb	r0, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800267a:	2380      	movs	r3, #128	; 0x80
 800267c:	021b      	lsls	r3, r3, #8
 800267e:	4299      	cmp	r1, r3
 8002680:	d000      	beq.n	8002684 <UART_SetConfig+0x5c>
 8002682:	e092      	b.n	80027aa <UART_SetConfig+0x182>
    switch (clocksource)
 8002684:	2808      	cmp	r0, #8
 8002686:	d81e      	bhi.n	80026c6 <UART_SetConfig+0x9e>
 8002688:	f7fd fd48 	bl	800011c <__gnu_thumb1_case_uqi>
 800268c:	1d636058 	.word	0x1d636058
 8002690:	1d1d1d84 	.word	0x1d1d1d84
 8002694:	87          	.byte	0x87
 8002695:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002696:	4a6a      	ldr	r2, [pc, #424]	; (8002840 <UART_SetConfig+0x218>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d105      	bne.n	80026a8 <UART_SetConfig+0x80>
 800269c:	220c      	movs	r2, #12
 800269e:	4b66      	ldr	r3, [pc, #408]	; (8002838 <UART_SetConfig+0x210>)
 80026a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026a2:	4013      	ands	r3, r2
 80026a4:	4a67      	ldr	r2, [pc, #412]	; (8002844 <UART_SetConfig+0x21c>)
 80026a6:	e7e7      	b.n	8002678 <UART_SetConfig+0x50>
 80026a8:	42ab      	cmp	r3, r5
 80026aa:	d000      	beq.n	80026ae <UART_SetConfig+0x86>
 80026ac:	e0b3      	b.n	8002816 <UART_SetConfig+0x1ee>
 80026ae:	21c0      	movs	r1, #192	; 0xc0
 80026b0:	2080      	movs	r0, #128	; 0x80
 80026b2:	4a61      	ldr	r2, [pc, #388]	; (8002838 <UART_SetConfig+0x210>)
 80026b4:	0109      	lsls	r1, r1, #4
 80026b6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80026b8:	00c0      	lsls	r0, r0, #3
 80026ba:	400b      	ands	r3, r1
 80026bc:	4283      	cmp	r3, r0
 80026be:	d038      	beq.n	8002732 <UART_SetConfig+0x10a>
 80026c0:	d803      	bhi.n	80026ca <UART_SetConfig+0xa2>
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00a      	beq.n	80026dc <UART_SetConfig+0xb4>
        ret = HAL_ERROR;
 80026c6:	2501      	movs	r5, #1
 80026c8:	e00d      	b.n	80026e6 <UART_SetConfig+0xbe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026ca:	2080      	movs	r0, #128	; 0x80
 80026cc:	0100      	lsls	r0, r0, #4
 80026ce:	4283      	cmp	r3, r0
 80026d0:	d00e      	beq.n	80026f0 <UART_SetConfig+0xc8>
 80026d2:	428b      	cmp	r3, r1
 80026d4:	d1f7      	bne.n	80026c6 <UART_SetConfig+0x9e>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80026d6:	2080      	movs	r0, #128	; 0x80
 80026d8:	0200      	lsls	r0, r0, #8
 80026da:	e00d      	b.n	80026f8 <UART_SetConfig+0xd0>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80026dc:	f7ff f86a 	bl	80017b4 <HAL_RCC_GetPCLK1Freq>
 80026e0:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 80026e2:	42a8      	cmp	r0, r5
 80026e4:	d108      	bne.n	80026f8 <UART_SetConfig+0xd0>
  huart->RxISR = NULL;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 80026ea:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80026ec:	6663      	str	r3, [r4, #100]	; 0x64
}
 80026ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80026f0:	6813      	ldr	r3, [r2, #0]
 80026f2:	06db      	lsls	r3, r3, #27
 80026f4:	d520      	bpl.n	8002738 <UART_SetConfig+0x110>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 80026f6:	4854      	ldr	r0, [pc, #336]	; (8002848 <UART_SetConfig+0x220>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80026f8:	2203      	movs	r2, #3
 80026fa:	6863      	ldr	r3, [r4, #4]
 80026fc:	435a      	muls	r2, r3
 80026fe:	4282      	cmp	r2, r0
 8002700:	d8e1      	bhi.n	80026c6 <UART_SetConfig+0x9e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002702:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002704:	4282      	cmp	r2, r0
 8002706:	d3de      	bcc.n	80026c6 <UART_SetConfig+0x9e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8002708:	2700      	movs	r7, #0
 800270a:	0e02      	lsrs	r2, r0, #24
 800270c:	0201      	lsls	r1, r0, #8
 800270e:	085e      	lsrs	r6, r3, #1
 8002710:	1989      	adds	r1, r1, r6
 8002712:	417a      	adcs	r2, r7
 8002714:	0008      	movs	r0, r1
 8002716:	0011      	movs	r1, r2
 8002718:	001a      	movs	r2, r3
 800271a:	003b      	movs	r3, r7
 800271c:	f7fd fe7e 	bl	800041c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002720:	4b4a      	ldr	r3, [pc, #296]	; (800284c <UART_SetConfig+0x224>)
 8002722:	18c2      	adds	r2, r0, r3
 8002724:	4b4a      	ldr	r3, [pc, #296]	; (8002850 <UART_SetConfig+0x228>)
 8002726:	429a      	cmp	r2, r3
 8002728:	d8cd      	bhi.n	80026c6 <UART_SetConfig+0x9e>
          huart->Instance->BRR = usartdiv;
 800272a:	6823      	ldr	r3, [r4, #0]
 800272c:	003d      	movs	r5, r7
 800272e:	60d8      	str	r0, [r3, #12]
 8002730:	e7d9      	b.n	80026e6 <UART_SetConfig+0xbe>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002732:	f7fe fcc7 	bl	80010c4 <HAL_RCC_GetSysClockFreq>
        break;
 8002736:	e7d3      	b.n	80026e0 <UART_SetConfig+0xb8>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002738:	4846      	ldr	r0, [pc, #280]	; (8002854 <UART_SetConfig+0x22c>)
 800273a:	e7dd      	b.n	80026f8 <UART_SetConfig+0xd0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800273c:	f7ff f83a 	bl	80017b4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002740:	6863      	ldr	r3, [r4, #4]
 8002742:	0040      	lsls	r0, r0, #1
 8002744:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002746:	18c0      	adds	r0, r0, r3
 8002748:	6861      	ldr	r1, [r4, #4]
 800274a:	e00b      	b.n	8002764 <UART_SetConfig+0x13c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800274c:	f7ff f842 	bl	80017d4 <HAL_RCC_GetPCLK2Freq>
 8002750:	e7f6      	b.n	8002740 <UART_SetConfig+0x118>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002752:	2510      	movs	r5, #16
 8002754:	4b38      	ldr	r3, [pc, #224]	; (8002838 <UART_SetConfig+0x210>)
 8002756:	6861      	ldr	r1, [r4, #4]
 8002758:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800275a:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800275c:	4015      	ands	r5, r2
 800275e:	d006      	beq.n	800276e <UART_SetConfig+0x146>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002760:	4b3d      	ldr	r3, [pc, #244]	; (8002858 <UART_SetConfig+0x230>)
 8002762:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002764:	f7fd fce4 	bl	8000130 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002768:	2500      	movs	r5, #0
 800276a:	b283      	uxth	r3, r0
        break;
 800276c:	e004      	b.n	8002778 <UART_SetConfig+0x150>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800276e:	4b3b      	ldr	r3, [pc, #236]	; (800285c <UART_SetConfig+0x234>)
 8002770:	18c0      	adds	r0, r0, r3
 8002772:	f7fd fcdd 	bl	8000130 <__udivsi3>
 8002776:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002778:	0019      	movs	r1, r3
 800277a:	4839      	ldr	r0, [pc, #228]	; (8002860 <UART_SetConfig+0x238>)
 800277c:	3910      	subs	r1, #16
 800277e:	4281      	cmp	r1, r0
 8002780:	d8a1      	bhi.n	80026c6 <UART_SetConfig+0x9e>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002782:	210f      	movs	r1, #15
 8002784:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002786:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002788:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800278a:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 800278c:	6821      	ldr	r1, [r4, #0]
 800278e:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 8002790:	60cb      	str	r3, [r1, #12]
 8002792:	e7a8      	b.n	80026e6 <UART_SetConfig+0xbe>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002794:	f7fe fc96 	bl	80010c4 <HAL_RCC_GetSysClockFreq>
 8002798:	e7d2      	b.n	8002740 <UART_SetConfig+0x118>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800279a:	6863      	ldr	r3, [r4, #4]
 800279c:	0858      	lsrs	r0, r3, #1
 800279e:	2380      	movs	r3, #128	; 0x80
 80027a0:	025b      	lsls	r3, r3, #9
 80027a2:	e7d0      	b.n	8002746 <UART_SetConfig+0x11e>
        ret = HAL_ERROR;
 80027a4:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 80027a6:	2300      	movs	r3, #0
 80027a8:	e7e6      	b.n	8002778 <UART_SetConfig+0x150>
    switch (clocksource)
 80027aa:	2808      	cmp	r0, #8
 80027ac:	d837      	bhi.n	800281e <UART_SetConfig+0x1f6>
 80027ae:	f7fd fcb5 	bl	800011c <__gnu_thumb1_case_uqi>
 80027b2:	0c05      	.short	0x0c05
 80027b4:	362a360f 	.word	0x362a360f
 80027b8:	3636      	.short	0x3636
 80027ba:	2d          	.byte	0x2d
 80027bb:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80027bc:	f7fe fffa 	bl	80017b4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80027c0:	6863      	ldr	r3, [r4, #4]
 80027c2:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80027c4:	18c0      	adds	r0, r0, r3
 80027c6:	6861      	ldr	r1, [r4, #4]
 80027c8:	e00b      	b.n	80027e2 <UART_SetConfig+0x1ba>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80027ca:	f7ff f803 	bl	80017d4 <HAL_RCC_GetPCLK2Freq>
 80027ce:	e7f7      	b.n	80027c0 <UART_SetConfig+0x198>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027d0:	2510      	movs	r5, #16
 80027d2:	4b19      	ldr	r3, [pc, #100]	; (8002838 <UART_SetConfig+0x210>)
 80027d4:	6861      	ldr	r1, [r4, #4]
 80027d6:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80027d8:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027da:	4015      	ands	r5, r2
 80027dc:	d00d      	beq.n	80027fa <UART_SetConfig+0x1d2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80027de:	4b1a      	ldr	r3, [pc, #104]	; (8002848 <UART_SetConfig+0x220>)
 80027e0:	18c0      	adds	r0, r0, r3
 80027e2:	f7fd fca5 	bl	8000130 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 80027e6:	2500      	movs	r5, #0
 80027e8:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027ea:	0019      	movs	r1, r3
 80027ec:	481c      	ldr	r0, [pc, #112]	; (8002860 <UART_SetConfig+0x238>)
 80027ee:	3910      	subs	r1, #16
 80027f0:	4281      	cmp	r1, r0
 80027f2:	d900      	bls.n	80027f6 <UART_SetConfig+0x1ce>
 80027f4:	e767      	b.n	80026c6 <UART_SetConfig+0x9e>
      huart->Instance->BRR = usartdiv;
 80027f6:	6821      	ldr	r1, [r4, #0]
 80027f8:	e7ca      	b.n	8002790 <UART_SetConfig+0x168>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80027fa:	4b16      	ldr	r3, [pc, #88]	; (8002854 <UART_SetConfig+0x22c>)
 80027fc:	18c0      	adds	r0, r0, r3
 80027fe:	f7fd fc97 	bl	8000130 <__udivsi3>
 8002802:	b283      	uxth	r3, r0
 8002804:	e7f1      	b.n	80027ea <UART_SetConfig+0x1c2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002806:	f7fe fc5d 	bl	80010c4 <HAL_RCC_GetSysClockFreq>
 800280a:	e7d9      	b.n	80027c0 <UART_SetConfig+0x198>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800280c:	6863      	ldr	r3, [r4, #4]
 800280e:	0858      	lsrs	r0, r3, #1
 8002810:	2380      	movs	r3, #128	; 0x80
 8002812:	021b      	lsls	r3, r3, #8
 8002814:	e7d6      	b.n	80027c4 <UART_SetConfig+0x19c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002816:	2380      	movs	r3, #128	; 0x80
 8002818:	021b      	lsls	r3, r3, #8
 800281a:	4299      	cmp	r1, r3
 800281c:	d0c2      	beq.n	80027a4 <UART_SetConfig+0x17c>
        ret = HAL_ERROR;
 800281e:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002820:	2300      	movs	r3, #0
 8002822:	e7e2      	b.n	80027ea <UART_SetConfig+0x1c2>
 8002824:	efff69f3 	.word	0xefff69f3
 8002828:	ffffcfff 	.word	0xffffcfff
 800282c:	40004800 	.word	0x40004800
 8002830:	fffff4ff 	.word	0xfffff4ff
 8002834:	40013800 	.word	0x40013800
 8002838:	40021000 	.word	0x40021000
 800283c:	0800460b 	.word	0x0800460b
 8002840:	40004400 	.word	0x40004400
 8002844:	0800460f 	.word	0x0800460f
 8002848:	003d0900 	.word	0x003d0900
 800284c:	fffffd00 	.word	0xfffffd00
 8002850:	000ffcff 	.word	0x000ffcff
 8002854:	00f42400 	.word	0x00f42400
 8002858:	007a1200 	.word	0x007a1200
 800285c:	01e84800 	.word	0x01e84800
 8002860:	0000ffef 	.word	0x0000ffef

08002864 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002864:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002866:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002868:	07da      	lsls	r2, r3, #31
 800286a:	d506      	bpl.n	800287a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800286c:	6801      	ldr	r1, [r0, #0]
 800286e:	4c28      	ldr	r4, [pc, #160]	; (8002910 <UART_AdvFeatureConfig+0xac>)
 8002870:	684a      	ldr	r2, [r1, #4]
 8002872:	4022      	ands	r2, r4
 8002874:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002876:	4322      	orrs	r2, r4
 8002878:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800287a:	079a      	lsls	r2, r3, #30
 800287c:	d506      	bpl.n	800288c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800287e:	6801      	ldr	r1, [r0, #0]
 8002880:	4c24      	ldr	r4, [pc, #144]	; (8002914 <UART_AdvFeatureConfig+0xb0>)
 8002882:	684a      	ldr	r2, [r1, #4]
 8002884:	4022      	ands	r2, r4
 8002886:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002888:	4322      	orrs	r2, r4
 800288a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800288c:	075a      	lsls	r2, r3, #29
 800288e:	d506      	bpl.n	800289e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002890:	6801      	ldr	r1, [r0, #0]
 8002892:	4c21      	ldr	r4, [pc, #132]	; (8002918 <UART_AdvFeatureConfig+0xb4>)
 8002894:	684a      	ldr	r2, [r1, #4]
 8002896:	4022      	ands	r2, r4
 8002898:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800289a:	4322      	orrs	r2, r4
 800289c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800289e:	071a      	lsls	r2, r3, #28
 80028a0:	d506      	bpl.n	80028b0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80028a2:	6801      	ldr	r1, [r0, #0]
 80028a4:	4c1d      	ldr	r4, [pc, #116]	; (800291c <UART_AdvFeatureConfig+0xb8>)
 80028a6:	684a      	ldr	r2, [r1, #4]
 80028a8:	4022      	ands	r2, r4
 80028aa:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80028ac:	4322      	orrs	r2, r4
 80028ae:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028b0:	06da      	lsls	r2, r3, #27
 80028b2:	d506      	bpl.n	80028c2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028b4:	6801      	ldr	r1, [r0, #0]
 80028b6:	4c1a      	ldr	r4, [pc, #104]	; (8002920 <UART_AdvFeatureConfig+0xbc>)
 80028b8:	688a      	ldr	r2, [r1, #8]
 80028ba:	4022      	ands	r2, r4
 80028bc:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80028be:	4322      	orrs	r2, r4
 80028c0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80028c2:	069a      	lsls	r2, r3, #26
 80028c4:	d506      	bpl.n	80028d4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80028c6:	6801      	ldr	r1, [r0, #0]
 80028c8:	4c16      	ldr	r4, [pc, #88]	; (8002924 <UART_AdvFeatureConfig+0xc0>)
 80028ca:	688a      	ldr	r2, [r1, #8]
 80028cc:	4022      	ands	r2, r4
 80028ce:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80028d0:	4322      	orrs	r2, r4
 80028d2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80028d4:	065a      	lsls	r2, r3, #25
 80028d6:	d510      	bpl.n	80028fa <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80028d8:	6801      	ldr	r1, [r0, #0]
 80028da:	4d13      	ldr	r5, [pc, #76]	; (8002928 <UART_AdvFeatureConfig+0xc4>)
 80028dc:	684a      	ldr	r2, [r1, #4]
 80028de:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80028e0:	402a      	ands	r2, r5
 80028e2:	4322      	orrs	r2, r4
 80028e4:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80028e6:	2280      	movs	r2, #128	; 0x80
 80028e8:	0352      	lsls	r2, r2, #13
 80028ea:	4294      	cmp	r4, r2
 80028ec:	d105      	bne.n	80028fa <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80028ee:	684a      	ldr	r2, [r1, #4]
 80028f0:	4c0e      	ldr	r4, [pc, #56]	; (800292c <UART_AdvFeatureConfig+0xc8>)
 80028f2:	4022      	ands	r2, r4
 80028f4:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80028f6:	4322      	orrs	r2, r4
 80028f8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80028fa:	061b      	lsls	r3, r3, #24
 80028fc:	d506      	bpl.n	800290c <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80028fe:	6802      	ldr	r2, [r0, #0]
 8002900:	490b      	ldr	r1, [pc, #44]	; (8002930 <UART_AdvFeatureConfig+0xcc>)
 8002902:	6853      	ldr	r3, [r2, #4]
 8002904:	400b      	ands	r3, r1
 8002906:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002908:	430b      	orrs	r3, r1
 800290a:	6053      	str	r3, [r2, #4]
}
 800290c:	bd30      	pop	{r4, r5, pc}
 800290e:	46c0      	nop			; (mov r8, r8)
 8002910:	fffdffff 	.word	0xfffdffff
 8002914:	fffeffff 	.word	0xfffeffff
 8002918:	fffbffff 	.word	0xfffbffff
 800291c:	ffff7fff 	.word	0xffff7fff
 8002920:	ffffefff 	.word	0xffffefff
 8002924:	ffffdfff 	.word	0xffffdfff
 8002928:	ffefffff 	.word	0xffefffff
 800292c:	ff9fffff 	.word	0xff9fffff
 8002930:	fff7ffff 	.word	0xfff7ffff

08002934 <UART_WaitOnFlagUntilTimeout>:
{
 8002934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002936:	0004      	movs	r4, r0
 8002938:	000e      	movs	r6, r1
 800293a:	0015      	movs	r5, r2
 800293c:	001f      	movs	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800293e:	6822      	ldr	r2, [r4, #0]
 8002940:	69d3      	ldr	r3, [r2, #28]
 8002942:	4033      	ands	r3, r6
 8002944:	1b9b      	subs	r3, r3, r6
 8002946:	4259      	negs	r1, r3
 8002948:	414b      	adcs	r3, r1
 800294a:	42ab      	cmp	r3, r5
 800294c:	d001      	beq.n	8002952 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800294e:	2000      	movs	r0, #0
 8002950:	e01b      	b.n	800298a <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8002952:	9b06      	ldr	r3, [sp, #24]
 8002954:	3301      	adds	r3, #1
 8002956:	d0f3      	beq.n	8002940 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002958:	f7fd fe9e 	bl	8000698 <HAL_GetTick>
 800295c:	9b06      	ldr	r3, [sp, #24]
 800295e:	1bc0      	subs	r0, r0, r7
 8002960:	4283      	cmp	r3, r0
 8002962:	d301      	bcc.n	8002968 <UART_WaitOnFlagUntilTimeout+0x34>
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1ea      	bne.n	800293e <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002968:	6823      	ldr	r3, [r4, #0]
 800296a:	4908      	ldr	r1, [pc, #32]	; (800298c <UART_WaitOnFlagUntilTimeout+0x58>)
 800296c:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 800296e:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002970:	400a      	ands	r2, r1
 8002972:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	31a3      	adds	r1, #163	; 0xa3
 8002978:	31ff      	adds	r1, #255	; 0xff
 800297a:	438a      	bics	r2, r1
 800297c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800297e:	2320      	movs	r3, #32
 8002980:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002982:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8002984:	2300      	movs	r3, #0
 8002986:	3470      	adds	r4, #112	; 0x70
 8002988:	7023      	strb	r3, [r4, #0]
}
 800298a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800298c:	fffffe5f 	.word	0xfffffe5f

08002990 <HAL_UART_Transmit>:
{
 8002990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002992:	b087      	sub	sp, #28
 8002994:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8002996:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 8002998:	0004      	movs	r4, r0
 800299a:	000d      	movs	r5, r1
 800299c:	0017      	movs	r7, r2
    return HAL_BUSY;
 800299e:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 80029a0:	2b20      	cmp	r3, #32
 80029a2:	d149      	bne.n	8002a38 <HAL_UART_Transmit+0xa8>
      return  HAL_ERROR;
 80029a4:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80029a6:	2900      	cmp	r1, #0
 80029a8:	d046      	beq.n	8002a38 <HAL_UART_Transmit+0xa8>
 80029aa:	2a00      	cmp	r2, #0
 80029ac:	d044      	beq.n	8002a38 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029ae:	2380      	movs	r3, #128	; 0x80
 80029b0:	68a2      	ldr	r2, [r4, #8]
 80029b2:	015b      	lsls	r3, r3, #5
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d104      	bne.n	80029c2 <HAL_UART_Transmit+0x32>
 80029b8:	6923      	ldr	r3, [r4, #16]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1) != 0)
 80029be:	4201      	tst	r1, r0
 80029c0:	d13a      	bne.n	8002a38 <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 80029c2:	0023      	movs	r3, r4
 80029c4:	3370      	adds	r3, #112	; 0x70
 80029c6:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 80029c8:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80029ca:	2a01      	cmp	r2, #1
 80029cc:	d034      	beq.n	8002a38 <HAL_UART_Transmit+0xa8>
 80029ce:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029d0:	2600      	movs	r6, #0
    __HAL_LOCK(huart);
 80029d2:	701a      	strb	r2, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029d4:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029d6:	67e6      	str	r6, [r4, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029d8:	6763      	str	r3, [r4, #116]	; 0x74
    tickstart = HAL_GetTick();
 80029da:	f7fd fe5d 	bl	8000698 <HAL_GetTick>
    huart->TxXferSize  = Size;
 80029de:	0023      	movs	r3, r4
 80029e0:	3350      	adds	r3, #80	; 0x50
 80029e2:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 80029e4:	3302      	adds	r3, #2
 80029e6:	9303      	str	r3, [sp, #12]
 80029e8:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029ea:	2380      	movs	r3, #128	; 0x80
 80029ec:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 80029ee:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029f0:	015b      	lsls	r3, r3, #5
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d104      	bne.n	8002a00 <HAL_UART_Transmit+0x70>
 80029f6:	6923      	ldr	r3, [r4, #16]
 80029f8:	42b3      	cmp	r3, r6
 80029fa:	d101      	bne.n	8002a00 <HAL_UART_Transmit+0x70>
 80029fc:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 80029fe:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8002a00:	0023      	movs	r3, r4
 8002a02:	3352      	adds	r3, #82	; 0x52
 8002a04:	881a      	ldrh	r2, [r3, #0]
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a06:	9b05      	ldr	r3, [sp, #20]
    while (huart->TxXferCount > 0U)
 8002a08:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	9b04      	ldr	r3, [sp, #16]
    while (huart->TxXferCount > 0U)
 8002a0e:	2a00      	cmp	r2, #0
 8002a10:	d10a      	bne.n	8002a28 <HAL_UART_Transmit+0x98>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a12:	2140      	movs	r1, #64	; 0x40
 8002a14:	0020      	movs	r0, r4
 8002a16:	f7ff ff8d 	bl	8002934 <UART_WaitOnFlagUntilTimeout>
 8002a1a:	2800      	cmp	r0, #0
 8002a1c:	d10b      	bne.n	8002a36 <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_READY;
 8002a1e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002a20:	3470      	adds	r4, #112	; 0x70
    huart->gState = HAL_UART_STATE_READY;
 8002a22:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(huart);
 8002a24:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8002a26:	e007      	b.n	8002a38 <HAL_UART_Transmit+0xa8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	2180      	movs	r1, #128	; 0x80
 8002a2c:	0020      	movs	r0, r4
 8002a2e:	f7ff ff81 	bl	8002934 <UART_WaitOnFlagUntilTimeout>
 8002a32:	2800      	cmp	r0, #0
 8002a34:	d002      	beq.n	8002a3c <HAL_UART_Transmit+0xac>
        return HAL_TIMEOUT;
 8002a36:	2003      	movs	r0, #3
}
 8002a38:	b007      	add	sp, #28
 8002a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a3c:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8002a3e:	2d00      	cmp	r5, #0
 8002a40:	d10b      	bne.n	8002a5a <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a42:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8002a44:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a46:	05db      	lsls	r3, r3, #23
 8002a48:	0ddb      	lsrs	r3, r3, #23
 8002a4a:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002a4c:	9b03      	ldr	r3, [sp, #12]
 8002a4e:	9a03      	ldr	r2, [sp, #12]
 8002a50:	881b      	ldrh	r3, [r3, #0]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	8013      	strh	r3, [r2, #0]
 8002a58:	e7d2      	b.n	8002a00 <HAL_UART_Transmit+0x70>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a5a:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8002a5c:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a5e:	6293      	str	r3, [r2, #40]	; 0x28
 8002a60:	e7f4      	b.n	8002a4c <HAL_UART_Transmit+0xbc>
	...

08002a64 <UART_CheckIdleState>:
{
 8002a64:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a66:	2600      	movs	r6, #0
{
 8002a68:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a6a:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002a6c:	f7fd fe14 	bl	8000698 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a70:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002a72:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	071b      	lsls	r3, r3, #28
 8002a78:	d415      	bmi.n	8002aa6 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a7a:	6823      	ldr	r3, [r4, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	075b      	lsls	r3, r3, #29
 8002a80:	d50a      	bpl.n	8002a98 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a82:	2180      	movs	r1, #128	; 0x80
 8002a84:	4b0e      	ldr	r3, [pc, #56]	; (8002ac0 <UART_CheckIdleState+0x5c>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	03c9      	lsls	r1, r1, #15
 8002a8c:	002b      	movs	r3, r5
 8002a8e:	0020      	movs	r0, r4
 8002a90:	f7ff ff50 	bl	8002934 <UART_WaitOnFlagUntilTimeout>
 8002a94:	2800      	cmp	r0, #0
 8002a96:	d111      	bne.n	8002abc <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8002a98:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002a9a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002a9c:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002a9e:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8002aa0:	3470      	adds	r4, #112	; 0x70
 8002aa2:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8002aa4:	e00b      	b.n	8002abe <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002aa6:	2180      	movs	r1, #128	; 0x80
 8002aa8:	4b05      	ldr	r3, [pc, #20]	; (8002ac0 <UART_CheckIdleState+0x5c>)
 8002aaa:	0032      	movs	r2, r6
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	0389      	lsls	r1, r1, #14
 8002ab0:	0003      	movs	r3, r0
 8002ab2:	0020      	movs	r0, r4
 8002ab4:	f7ff ff3e 	bl	8002934 <UART_WaitOnFlagUntilTimeout>
 8002ab8:	2800      	cmp	r0, #0
 8002aba:	d0de      	beq.n	8002a7a <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002abc:	2003      	movs	r0, #3
}
 8002abe:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8002ac0:	01ffffff 	.word	0x01ffffff

08002ac4 <HAL_UART_Init>:
{
 8002ac4:	b510      	push	{r4, lr}
 8002ac6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8002ac8:	d101      	bne.n	8002ace <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8002aca:	2001      	movs	r0, #1
}
 8002acc:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8002ace:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d104      	bne.n	8002ade <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8002ad4:	0002      	movs	r2, r0
 8002ad6:	3270      	adds	r2, #112	; 0x70
 8002ad8:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8002ada:	f001 fc43 	bl	8004364 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002ade:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002ae4:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002ae6:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ae8:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8002aea:	438b      	bics	r3, r1
 8002aec:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002aee:	f7ff fd9b 	bl	8002628 <UART_SetConfig>
 8002af2:	2801      	cmp	r0, #1
 8002af4:	d0e9      	beq.n	8002aca <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002af6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d002      	beq.n	8002b02 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8002afc:	0020      	movs	r0, r4
 8002afe:	f7ff feb1 	bl	8002864 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b02:	6823      	ldr	r3, [r4, #0]
 8002b04:	4907      	ldr	r1, [pc, #28]	; (8002b24 <HAL_UART_Init+0x60>)
 8002b06:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8002b08:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b0a:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b0c:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b10:	689a      	ldr	r2, [r3, #8]
 8002b12:	438a      	bics	r2, r1
 8002b14:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002b16:	2201      	movs	r2, #1
 8002b18:	6819      	ldr	r1, [r3, #0]
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002b1e:	f7ff ffa1 	bl	8002a64 <UART_CheckIdleState>
 8002b22:	e7d3      	b.n	8002acc <HAL_UART_Init+0x8>
 8002b24:	ffffb7ff 	.word	0xffffb7ff

08002b28 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002b28:	4770      	bx	lr
	...

08002b2c <GPS_INIT>:
uint8_t GPS_10HZ[] = "$PMTK220,100*2F\r\n";
uint8_t GPS_01HZ[] = "$PMTK220,10000*2F\r\n";
uint8_t GPS_STANDBY[] = "$PMTK161,0*28\r\n";

void GPS_INIT(void)
{
 8002b2c:	b570      	push	{r4, r5, r6, lr}
	  HAL_UART_Transmit(&huart1, GPS_BAUDRATE, sizeof(GPS_BAUDRATE), 1000); //set baud rate
 8002b2e:	25fa      	movs	r5, #250	; 0xfa
 8002b30:	4c0a      	ldr	r4, [pc, #40]	; (8002b5c <GPS_INIT+0x30>)
 8002b32:	00ad      	lsls	r5, r5, #2
 8002b34:	002b      	movs	r3, r5
 8002b36:	2213      	movs	r2, #19
 8002b38:	4909      	ldr	r1, [pc, #36]	; (8002b60 <GPS_INIT+0x34>)
 8002b3a:	0020      	movs	r0, r4
 8002b3c:	f7ff ff28 	bl	8002990 <HAL_UART_Transmit>
	  //HAL_UART_Transmit(&huart1, GPS_FIXRATE, sizeof(GPS_FIXRATE), 1000); //set fix rate
	  HAL_UART_Transmit(&huart1, GPS_01HZ, sizeof(GPS_01HZ), 1000); //set frequency
 8002b40:	002b      	movs	r3, r5
 8002b42:	2214      	movs	r2, #20
 8002b44:	4907      	ldr	r1, [pc, #28]	; (8002b64 <GPS_INIT+0x38>)
 8002b46:	0020      	movs	r0, r4
 8002b48:	f7ff ff22 	bl	8002990 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, GPS_GGA, sizeof(GPS_GGA), 1000); //set sentence format
 8002b4c:	002b      	movs	r3, r5
 8002b4e:	2234      	movs	r2, #52	; 0x34
 8002b50:	4905      	ldr	r1, [pc, #20]	; (8002b68 <GPS_INIT+0x3c>)
 8002b52:	0020      	movs	r0, r4
 8002b54:	f7ff ff1c 	bl	8002990 <HAL_UART_Transmit>
}
 8002b58:	bd70      	pop	{r4, r5, r6, pc}
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	20000798 	.word	0x20000798
 8002b60:	20000014 	.word	0x20000014
 8002b64:	20000000 	.word	0x20000000
 8002b68:	20000027 	.word	0x20000027

08002b6c <parseData>:

uint8_t parseData(void)
{
 8002b6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	char string[7];
	int commaCnt = 0;
	int i = 0;
	int j = 0;

	memcpy(string, data, 6);
 8002b6e:	4933      	ldr	r1, [pc, #204]	; (8002c3c <parseData+0xd0>)
 8002b70:	2206      	movs	r2, #6
 8002b72:	4668      	mov	r0, sp
 8002b74:	f001 fcf6 	bl	8004564 <memcpy>

	if(!strcmp(string, "$GPGGA"))
 8002b78:	4931      	ldr	r1, [pc, #196]	; (8002c40 <parseData+0xd4>)
 8002b7a:	4668      	mov	r0, sp
 8002b7c:	f7fd fac4 	bl	8000108 <strcmp>
 8002b80:	2800      	cmp	r0, #0
 8002b82:	d001      	beq.n	8002b88 <parseData+0x1c>
		}

	}
	else
	{
		return 0;
 8002b84:	2000      	movs	r0, #0
	strcat(sendMeasurements, longDir);
	strcat(sendMeasurements, ",");
	strcat(sendMeasurements, fix);

	return 1;
}
 8002b86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	if(!strcmp(string, "$GPGGA"))
 8002b88:	0003      	movs	r3, r0
 8002b8a:	492e      	ldr	r1, [pc, #184]	; (8002c44 <parseData+0xd8>)
					longDir[j] = data[i];
 8002b8c:	4d2e      	ldr	r5, [pc, #184]	; (8002c48 <parseData+0xdc>)
					longitude[j] = data[i];
 8002b8e:	4e2f      	ldr	r6, [pc, #188]	; (8002c4c <parseData+0xe0>)
					latDir[j] = data[i];
 8002b90:	4f2f      	ldr	r7, [pc, #188]	; (8002c50 <parseData+0xe4>)
		while(data[i] != '\n')
 8002b92:	780a      	ldrb	r2, [r1, #0]
 8002b94:	2a0a      	cmp	r2, #10
 8002b96:	d01c      	beq.n	8002bd2 <parseData+0x66>
			if (data[i] == ',')
 8002b98:	2a2c      	cmp	r2, #44	; 0x2c
 8002b9a:	d103      	bne.n	8002ba4 <parseData+0x38>
				j = 0; //reset counter for parsing
 8002b9c:	2000      	movs	r0, #0
				commaCnt++; //increase number of commas found
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	3101      	adds	r1, #1
 8002ba2:	e7f6      	b.n	8002b92 <parseData+0x26>
					latitude[j] = data[i];
 8002ba4:	4c2b      	ldr	r4, [pc, #172]	; (8002c54 <parseData+0xe8>)
				if(commaCnt == 2) //latitude
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d00f      	beq.n	8002bca <parseData+0x5e>
				else if(commaCnt == 3) //latitude direction
 8002baa:	2b03      	cmp	r3, #3
 8002bac:	d102      	bne.n	8002bb4 <parseData+0x48>
					latDir[j] = data[i];
 8002bae:	543a      	strb	r2, [r7, r0]
					j++;
 8002bb0:	3001      	adds	r0, #1
 8002bb2:	e7f5      	b.n	8002ba0 <parseData+0x34>
				else if(commaCnt == 4) //longitude
 8002bb4:	2b04      	cmp	r3, #4
 8002bb6:	d101      	bne.n	8002bbc <parseData+0x50>
					longitude[j] = data[i];
 8002bb8:	5432      	strb	r2, [r6, r0]
 8002bba:	e7f9      	b.n	8002bb0 <parseData+0x44>
				else if(commaCnt == 5) //longitude direction
 8002bbc:	2b05      	cmp	r3, #5
 8002bbe:	d101      	bne.n	8002bc4 <parseData+0x58>
					longDir[j] = data[i];
 8002bc0:	542a      	strb	r2, [r5, r0]
 8002bc2:	e7f5      	b.n	8002bb0 <parseData+0x44>
				else if(commaCnt == 6)
 8002bc4:	2b06      	cmp	r3, #6
 8002bc6:	d102      	bne.n	8002bce <parseData+0x62>
					fix[j] = data[i];
 8002bc8:	4c23      	ldr	r4, [pc, #140]	; (8002c58 <parseData+0xec>)
 8002bca:	5422      	strb	r2, [r4, r0]
 8002bcc:	e7f0      	b.n	8002bb0 <parseData+0x44>
				else if (commaCnt >= 7)
 8002bce:	2b06      	cmp	r3, #6
 8002bd0:	dde6      	ble.n	8002ba0 <parseData+0x34>
		if(fix[0] == '0') //no fix
 8002bd2:	4e21      	ldr	r6, [pc, #132]	; (8002c58 <parseData+0xec>)
 8002bd4:	7833      	ldrb	r3, [r6, #0]
 8002bd6:	2b30      	cmp	r3, #48	; 0x30
 8002bd8:	d0d4      	beq.n	8002b84 <parseData+0x18>
	latitude[9] = '\0';
 8002bda:	2300      	movs	r3, #0
	longitude[10] = '\0';
 8002bdc:	4a1b      	ldr	r2, [pc, #108]	; (8002c4c <parseData+0xe0>)
	strcpy(sendMeasurements, latitude);
 8002bde:	4c1f      	ldr	r4, [pc, #124]	; (8002c5c <parseData+0xf0>)
	longitude[10] = '\0';
 8002be0:	7293      	strb	r3, [r2, #10]
	latitude[9] = '\0';
 8002be2:	491c      	ldr	r1, [pc, #112]	; (8002c54 <parseData+0xe8>)
	longDir[1] = '\0';
 8002be4:	4a18      	ldr	r2, [pc, #96]	; (8002c48 <parseData+0xdc>)
	latDir[1] = '\0';
 8002be6:	4f1a      	ldr	r7, [pc, #104]	; (8002c50 <parseData+0xe4>)
	strcpy(sendMeasurements, latitude);
 8002be8:	0020      	movs	r0, r4
	latitude[9] = '\0';
 8002bea:	724b      	strb	r3, [r1, #9]
	latDir[1] = '\0';
 8002bec:	707b      	strb	r3, [r7, #1]
	longDir[1] = '\0';
 8002bee:	7053      	strb	r3, [r2, #1]
	fix[1] = '\0';
 8002bf0:	7073      	strb	r3, [r6, #1]
	strcpy(sendMeasurements, latitude);
 8002bf2:	f001 fcd5 	bl	80045a0 <strcpy>
	strcat(sendMeasurements, ",");
 8002bf6:	4d1a      	ldr	r5, [pc, #104]	; (8002c60 <parseData+0xf4>)
 8002bf8:	0020      	movs	r0, r4
 8002bfa:	0029      	movs	r1, r5
 8002bfc:	f001 fcc3 	bl	8004586 <strcat>
	strcat(sendMeasurements, latDir);
 8002c00:	0039      	movs	r1, r7
 8002c02:	0020      	movs	r0, r4
 8002c04:	f001 fcbf 	bl	8004586 <strcat>
	strcat(sendMeasurements, ",");
 8002c08:	0029      	movs	r1, r5
 8002c0a:	0020      	movs	r0, r4
 8002c0c:	f001 fcbb 	bl	8004586 <strcat>
	strcat(sendMeasurements, longitude);
 8002c10:	490e      	ldr	r1, [pc, #56]	; (8002c4c <parseData+0xe0>)
 8002c12:	0020      	movs	r0, r4
 8002c14:	f001 fcb7 	bl	8004586 <strcat>
	strcat(sendMeasurements, ",");
 8002c18:	0029      	movs	r1, r5
 8002c1a:	0020      	movs	r0, r4
 8002c1c:	f001 fcb3 	bl	8004586 <strcat>
	strcat(sendMeasurements, longDir);
 8002c20:	4909      	ldr	r1, [pc, #36]	; (8002c48 <parseData+0xdc>)
 8002c22:	0020      	movs	r0, r4
 8002c24:	f001 fcaf 	bl	8004586 <strcat>
	strcat(sendMeasurements, ",");
 8002c28:	0029      	movs	r1, r5
 8002c2a:	0020      	movs	r0, r4
 8002c2c:	f001 fcab 	bl	8004586 <strcat>
	strcat(sendMeasurements, fix);
 8002c30:	0031      	movs	r1, r6
 8002c32:	0020      	movs	r0, r4
 8002c34:	f001 fca7 	bl	8004586 <strcat>
	return 1;
 8002c38:	2001      	movs	r0, #1
 8002c3a:	e7a4      	b.n	8002b86 <parseData+0x1a>
 8002c3c:	20000593 	.word	0x20000593
 8002c40:	0800461c 	.word	0x0800461c
 8002c44:	20000599 	.word	0x20000599
 8002c48:	20000914 	.word	0x20000914
 8002c4c:	20000865 	.word	0x20000865
 8002c50:	20000916 	.word	0x20000916
 8002c54:	20000872 	.word	0x20000872
 8002c58:	20000870 	.word	0x20000870
 8002c5c:	2000084a 	.word	0x2000084a
 8002c60:	08004623 	.word	0x08004623

08002c64 <HR_APP_MODE>:

uint8_t sampleCnt = 0;


void HR_APP_MODE()
{
 8002c64:	b570      	push	{r4, r5, r6, lr}
	  //HAL_Delay(10);
	  HAL_GPIO_WritePin(HR_MFIO_GPIO_Port, HR_MFIO_Pin, GPIO_PIN_RESET); //set MFIO LOW
 8002c66:	2680      	movs	r6, #128	; 0x80
 8002c68:	4d12      	ldr	r5, [pc, #72]	; (8002cb4 <HR_APP_MODE+0x50>)
 8002c6a:	0236      	lsls	r6, r6, #8
 8002c6c:	0031      	movs	r1, r6
 8002c6e:	0028      	movs	r0, r5
 8002c70:	2200      	movs	r2, #0
	  HAL_Delay(10);
	  HAL_GPIO_WritePin(HR_RESET_GPIO_Port, HR_RESET_Pin, GPIO_PIN_RESET); //set RSTN low for 10ms
 8002c72:	4c11      	ldr	r4, [pc, #68]	; (8002cb8 <HR_APP_MODE+0x54>)
	  HAL_GPIO_WritePin(HR_MFIO_GPIO_Port, HR_MFIO_Pin, GPIO_PIN_RESET); //set MFIO LOW
 8002c74:	f7fd ff2a 	bl	8000acc <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8002c78:	200a      	movs	r0, #10
 8002c7a:	f7fd fd13 	bl	80006a4 <HAL_Delay>
	  HAL_GPIO_WritePin(HR_RESET_GPIO_Port, HR_RESET_Pin, GPIO_PIN_RESET); //set RSTN low for 10ms
 8002c7e:	2200      	movs	r2, #0
 8002c80:	2120      	movs	r1, #32
 8002c82:	0020      	movs	r0, r4
 8002c84:	f7fd ff22 	bl	8000acc <HAL_GPIO_WritePin>
	  HAL_Delay(3);
 8002c88:	2003      	movs	r0, #3
 8002c8a:	f7fd fd0b 	bl	80006a4 <HAL_Delay>
	  HAL_GPIO_WritePin(HR_MFIO_GPIO_Port, HR_MFIO_Pin, GPIO_PIN_SET); //set MFIO high while RSTN is low
 8002c8e:	0031      	movs	r1, r6
 8002c90:	0028      	movs	r0, r5
 8002c92:	2201      	movs	r2, #1
 8002c94:	f7fd ff1a 	bl	8000acc <HAL_GPIO_WritePin>
	  HAL_Delay(5);
 8002c98:	2005      	movs	r0, #5
 8002c9a:	f7fd fd03 	bl	80006a4 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, HR_RESET_Pin, GPIO_PIN_SET); //return RSTN to its high state
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	2120      	movs	r1, #32
 8002ca2:	0020      	movs	r0, r4
 8002ca4:	f7fd ff12 	bl	8000acc <HAL_GPIO_WritePin>
	  HAL_Delay(1000);	//wait 1 second (in app mode after 50ms) - will have to replace with timer later
 8002ca8:	20fa      	movs	r0, #250	; 0xfa
 8002caa:	0080      	lsls	r0, r0, #2
 8002cac:	f7fd fcfa 	bl	80006a4 <HAL_Delay>
}
 8002cb0:	bd70      	pop	{r4, r5, r6, pc}
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	50000800 	.word	0x50000800
 8002cb8:	50000400 	.word	0x50000400

08002cbc <HR_MFIO_SET>:




void HR_MFIO_SET()
{
 8002cbc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cbe:	2214      	movs	r2, #20
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	a801      	add	r0, sp, #4
 8002cc4:	f001 fc57 	bl	8004576 <memset>

	  //HAL_GPIO_WritePin(HR_MFIO_GPIO_Port, HR_MFIO_Pin, GPIO_PIN_SET);

	  GPIO_InitStruct.Pin = HR_MFIO_Pin;
 8002cc8:	2380      	movs	r3, #128	; 0x80
 8002cca:	021b      	lsls	r3, r3, #8
 8002ccc:	9301      	str	r3, [sp, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002cce:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <HR_MFIO_SET+0x38>)
	  //GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	  HAL_GPIO_Init(HR_MFIO_GPIO_Port, &GPIO_InitStruct);
 8002cd0:	a901      	add	r1, sp, #4
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002cd2:	9302      	str	r3, [sp, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cd4:	2302      	movs	r3, #2
	  HAL_GPIO_Init(HR_MFIO_GPIO_Port, &GPIO_InitStruct);
 8002cd6:	4808      	ldr	r0, [pc, #32]	; (8002cf8 <HR_MFIO_SET+0x3c>)
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cd8:	9304      	str	r3, [sp, #16]
	  HAL_GPIO_Init(HR_MFIO_GPIO_Port, &GPIO_InitStruct);
 8002cda:	f7fd fe3b 	bl	8000954 <HAL_GPIO_Init>

	  //enable the interrupt
	  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002cde:	2200      	movs	r2, #0
 8002ce0:	2007      	movs	r0, #7
 8002ce2:	0011      	movs	r1, r2
 8002ce4:	f7fd fcee 	bl	80006c4 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002ce8:	2007      	movs	r0, #7
 8002cea:	f7fd fd1b 	bl	8000724 <HAL_NVIC_EnableIRQ>

}
 8002cee:	b007      	add	sp, #28
 8002cf0:	bd00      	pop	{pc}
 8002cf2:	46c0      	nop			; (mov r8, r8)
 8002cf4:	10210000 	.word	0x10210000
 8002cf8:	50000800 	.word	0x50000800

08002cfc <write_cmd>:
}



uint8_t write_cmd(uint8_t arr[], uint8_t size)
{
 8002cfc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t receive_buff = -3;
 8002cfe:	250f      	movs	r5, #15
 8002d00:	23fd      	movs	r3, #253	; 0xfd
{
 8002d02:	0002      	movs	r2, r0

	HAL_I2C_Master_Transmit(&hi2c1, writeAddr, arr, size, 1000);
 8002d04:	20fa      	movs	r0, #250	; 0xfa
	uint8_t receive_buff = -3;
 8002d06:	446d      	add	r5, sp
 8002d08:	702b      	strb	r3, [r5, #0]
	HAL_I2C_Master_Transmit(&hi2c1, writeAddr, arr, size, 1000);
 8002d0a:	4c18      	ldr	r4, [pc, #96]	; (8002d6c <write_cmd+0x70>)
 8002d0c:	b28b      	uxth	r3, r1
 8002d0e:	4918      	ldr	r1, [pc, #96]	; (8002d70 <write_cmd+0x74>)
 8002d10:	0080      	lsls	r0, r0, #2
 8002d12:	8809      	ldrh	r1, [r1, #0]
 8002d14:	9000      	str	r0, [sp, #0]
 8002d16:	0020      	movs	r0, r4
 8002d18:	f7fe f85c 	bl	8000dd4 <HAL_I2C_Master_Transmit>
	while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
 8002d1c:	0022      	movs	r2, r4
 8002d1e:	3241      	adds	r2, #65	; 0x41
 8002d20:	7813      	ldrb	r3, [r2, #0]
 8002d22:	2b20      	cmp	r3, #32
 8002d24:	d1fc      	bne.n	8002d20 <write_cmd+0x24>
	HAL_I2C_Master_Receive(&hi2c1, readAddr, &receive_buff, sizeof(receive_buff), 1000);
 8002d26:	4b13      	ldr	r3, [pc, #76]	; (8002d74 <write_cmd+0x78>)
 8002d28:	002a      	movs	r2, r5
 8002d2a:	8819      	ldrh	r1, [r3, #0]
 8002d2c:	23fa      	movs	r3, #250	; 0xfa
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	0020      	movs	r0, r4
 8002d34:	2301      	movs	r3, #1
 8002d36:	f7fe f8e3 	bl	8000f00 <HAL_I2C_Master_Receive>
	while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
 8002d3a:	0022      	movs	r2, r4
 8002d3c:	3241      	adds	r2, #65	; 0x41
 8002d3e:	7813      	ldrb	r3, [r2, #0]
 8002d40:	2b20      	cmp	r3, #32
 8002d42:	d1fc      	bne.n	8002d3e <write_cmd+0x42>
	while(receive_buff == 0xFE)
	{
		HAL_I2C_Master_Receive(&hi2c1, 0xAB, &receive_buff, sizeof(receive_buff), 1000);
 8002d44:	26fa      	movs	r6, #250	; 0xfa
 8002d46:	00b6      	lsls	r6, r6, #2
	while(receive_buff == 0xFE)
 8002d48:	7828      	ldrb	r0, [r5, #0]
 8002d4a:	28fe      	cmp	r0, #254	; 0xfe
 8002d4c:	d001      	beq.n	8002d52 <write_cmd+0x56>
		while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
	}

	return receive_buff;
}
 8002d4e:	b004      	add	sp, #16
 8002d50:	bd70      	pop	{r4, r5, r6, pc}
		HAL_I2C_Master_Receive(&hi2c1, 0xAB, &receive_buff, sizeof(receive_buff), 1000);
 8002d52:	002a      	movs	r2, r5
 8002d54:	9600      	str	r6, [sp, #0]
 8002d56:	2301      	movs	r3, #1
 8002d58:	21ab      	movs	r1, #171	; 0xab
 8002d5a:	0020      	movs	r0, r4
 8002d5c:	f7fe f8d0 	bl	8000f00 <HAL_I2C_Master_Receive>
		while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
 8002d60:	0022      	movs	r2, r4
 8002d62:	3241      	adds	r2, #65	; 0x41
 8002d64:	7813      	ldrb	r3, [r2, #0]
 8002d66:	2b20      	cmp	r3, #32
 8002d68:	d1fc      	bne.n	8002d64 <write_cmd+0x68>
 8002d6a:	e7ed      	b.n	8002d48 <write_cmd+0x4c>
 8002d6c:	20000704 	.word	0x20000704
 8002d70:	20000060 	.word	0x20000060
 8002d74:	2000005e 	.word	0x2000005e

08002d78 <HR_INIT>:
{
 8002d78:	b510      	push	{r4, lr}
	uint8_t arr_1_2[3] = {0x10, 0x00, 0x02};
 8002d7a:	4c26      	ldr	r4, [pc, #152]	; (8002e14 <HR_INIT+0x9c>)
{
 8002d7c:	b086      	sub	sp, #24
	uint8_t arr_1_2[3] = {0x10, 0x00, 0x02};
 8002d7e:	0021      	movs	r1, r4
 8002d80:	2203      	movs	r2, #3
 8002d82:	310d      	adds	r1, #13
 8002d84:	a801      	add	r0, sp, #4
 8002d86:	f001 fbed 	bl	8004564 <memcpy>
	if(write_cmd(arr_1_2, sizeof(arr_1_2)) != 0x00)
 8002d8a:	2103      	movs	r1, #3
 8002d8c:	a801      	add	r0, sp, #4
 8002d8e:	f7ff ffb5 	bl	8002cfc <write_cmd>
 8002d92:	2800      	cmp	r0, #0
 8002d94:	d003      	beq.n	8002d9e <HR_INIT+0x26>
		return 1;
 8002d96:	2401      	movs	r4, #1
}
 8002d98:	0020      	movs	r0, r4
 8002d9a:	b006      	add	sp, #24
 8002d9c:	bd10      	pop	{r4, pc}
	uint8_t arr_1_3[3] = {0x10, 0x01, 0x05};
 8002d9e:	0021      	movs	r1, r4
 8002da0:	2203      	movs	r2, #3
 8002da2:	3110      	adds	r1, #16
 8002da4:	a802      	add	r0, sp, #8
 8002da6:	f001 fbdd 	bl	8004564 <memcpy>
	if(write_cmd(arr_1_3, sizeof(arr_1_3)) != 0x00)
 8002daa:	2103      	movs	r1, #3
 8002dac:	a802      	add	r0, sp, #8
 8002dae:	f7ff ffa5 	bl	8002cfc <write_cmd>
 8002db2:	2800      	cmp	r0, #0
 8002db4:	d1ef      	bne.n	8002d96 <HR_INIT+0x1e>
	uint8_t arr_1_4[3] = {0x52, 0x00, 0x01};
 8002db6:	0021      	movs	r1, r4
 8002db8:	2203      	movs	r2, #3
 8002dba:	3113      	adds	r1, #19
 8002dbc:	a803      	add	r0, sp, #12
 8002dbe:	f001 fbd1 	bl	8004564 <memcpy>
	if(write_cmd(arr_1_4, sizeof(arr_1_4)) != 0x00)
 8002dc2:	2103      	movs	r1, #3
 8002dc4:	a803      	add	r0, sp, #12
 8002dc6:	f7ff ff99 	bl	8002cfc <write_cmd>
 8002dca:	2800      	cmp	r0, #0
 8002dcc:	d1e3      	bne.n	8002d96 <HR_INIT+0x1e>
	HAL_Delay(20);
 8002dce:	3014      	adds	r0, #20
 8002dd0:	f7fd fc68 	bl	80006a4 <HAL_Delay>
	uint8_t arr_1_6[3] = {0x44, 0x03, 0x01};
 8002dd4:	0021      	movs	r1, r4
 8002dd6:	2203      	movs	r2, #3
 8002dd8:	3116      	adds	r1, #22
 8002dda:	a804      	add	r0, sp, #16
 8002ddc:	f001 fbc2 	bl	8004564 <memcpy>
	if(write_cmd(arr_1_6, sizeof(arr_1_6)) != 0x00)
 8002de0:	2103      	movs	r1, #3
 8002de2:	a804      	add	r0, sp, #16
 8002de4:	f7ff ff8a 	bl	8002cfc <write_cmd>
 8002de8:	2800      	cmp	r0, #0
 8002dea:	d1d4      	bne.n	8002d96 <HR_INIT+0x1e>
	HAL_Delay(40);
 8002dec:	3028      	adds	r0, #40	; 0x28
 8002dee:	f7fd fc59 	bl	80006a4 <HAL_Delay>
	uint8_t arr_1_7[3] = {0x52, 0x02, 0x01};
 8002df2:	0021      	movs	r1, r4
 8002df4:	2203      	movs	r2, #3
 8002df6:	3119      	adds	r1, #25
 8002df8:	a805      	add	r0, sp, #20
 8002dfa:	f001 fbb3 	bl	8004564 <memcpy>
	if(write_cmd(arr_1_7, sizeof(arr_1_7)) != 0x00)
 8002dfe:	2103      	movs	r1, #3
 8002e00:	a805      	add	r0, sp, #20
 8002e02:	f7ff ff7b 	bl	8002cfc <write_cmd>
 8002e06:	1e04      	subs	r4, r0, #0
 8002e08:	d1c5      	bne.n	8002d96 <HR_INIT+0x1e>
	HAL_Delay(40);
 8002e0a:	2028      	movs	r0, #40	; 0x28
 8002e0c:	f7fd fc4a 	bl	80006a4 <HAL_Delay>
	return 0;
 8002e10:	e7c2      	b.n	8002d98 <HR_INIT+0x20>
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	080045c8 	.word	0x080045c8

08002e18 <read_cmd>:


void read_cmd(uint8_t arr[], uint8_t size, uint8_t * receive_buff)
{
 8002e18:	b573      	push	{r0, r1, r4, r5, r6, lr}
	HAL_I2C_Master_Transmit(&hi2c1, writeAddr, arr, size, 1000);
 8002e1a:	25fa      	movs	r5, #250	; 0xfa
 8002e1c:	4c17      	ldr	r4, [pc, #92]	; (8002e7c <read_cmd+0x64>)
{
 8002e1e:	0016      	movs	r6, r2
	HAL_I2C_Master_Transmit(&hi2c1, writeAddr, arr, size, 1000);
 8002e20:	4a17      	ldr	r2, [pc, #92]	; (8002e80 <read_cmd+0x68>)
 8002e22:	00ad      	lsls	r5, r5, #2
 8002e24:	b28b      	uxth	r3, r1
 8002e26:	8811      	ldrh	r1, [r2, #0]
 8002e28:	0002      	movs	r2, r0
 8002e2a:	9500      	str	r5, [sp, #0]
 8002e2c:	0020      	movs	r0, r4
 8002e2e:	f7fd ffd1 	bl	8000dd4 <HAL_I2C_Master_Transmit>
	while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
 8002e32:	0022      	movs	r2, r4
 8002e34:	3241      	adds	r2, #65	; 0x41
 8002e36:	7813      	ldrb	r3, [r2, #0]
 8002e38:	2b20      	cmp	r3, #32
 8002e3a:	d1fc      	bne.n	8002e36 <read_cmd+0x1e>
	HAL_I2C_Master_Receive(&hi2c1, readAddr, receive_buff, 2, 1000);
 8002e3c:	4b11      	ldr	r3, [pc, #68]	; (8002e84 <read_cmd+0x6c>)
 8002e3e:	0032      	movs	r2, r6
 8002e40:	8819      	ldrh	r1, [r3, #0]
 8002e42:	0020      	movs	r0, r4
 8002e44:	9500      	str	r5, [sp, #0]
 8002e46:	2302      	movs	r3, #2
 8002e48:	f7fe f85a 	bl	8000f00 <HAL_I2C_Master_Receive>
	while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
 8002e4c:	0022      	movs	r2, r4
 8002e4e:	3241      	adds	r2, #65	; 0x41
 8002e50:	7813      	ldrb	r3, [r2, #0]
 8002e52:	2b20      	cmp	r3, #32
 8002e54:	d1fc      	bne.n	8002e50 <read_cmd+0x38>
	while(receive_buff[0] == 0xFE)
	{
		HAL_I2C_Master_Receive(&hi2c1, 0xAB, receive_buff, 2, 1000);
 8002e56:	25fa      	movs	r5, #250	; 0xfa
 8002e58:	00ad      	lsls	r5, r5, #2
	while(receive_buff[0] == 0xFE)
 8002e5a:	7833      	ldrb	r3, [r6, #0]
 8002e5c:	2bfe      	cmp	r3, #254	; 0xfe
 8002e5e:	d000      	beq.n	8002e62 <read_cmd+0x4a>
		while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
	}
}
 8002e60:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
		HAL_I2C_Master_Receive(&hi2c1, 0xAB, receive_buff, 2, 1000);
 8002e62:	0032      	movs	r2, r6
 8002e64:	9500      	str	r5, [sp, #0]
 8002e66:	2302      	movs	r3, #2
 8002e68:	21ab      	movs	r1, #171	; 0xab
 8002e6a:	0020      	movs	r0, r4
 8002e6c:	f7fe f848 	bl	8000f00 <HAL_I2C_Master_Receive>
		while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
 8002e70:	0022      	movs	r2, r4
 8002e72:	3241      	adds	r2, #65	; 0x41
 8002e74:	7813      	ldrb	r3, [r2, #0]
 8002e76:	2b20      	cmp	r3, #32
 8002e78:	d1fc      	bne.n	8002e74 <read_cmd+0x5c>
 8002e7a:	e7ee      	b.n	8002e5a <read_cmd+0x42>
 8002e7c:	20000704 	.word	0x20000704
 8002e80:	20000060 	.word	0x20000060
 8002e84:	2000005e 	.word	0x2000005e

08002e88 <shut30101>:
{
 8002e88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t arr_shut[3] = {0x41, 0x03, 0x09};
 8002e8a:	4e13      	ldr	r6, [pc, #76]	; (8002ed8 <shut30101+0x50>)
 8002e8c:	2503      	movs	r5, #3
 8002e8e:	0031      	movs	r1, r6
 8002e90:	002a      	movs	r2, r5
 8002e92:	3122      	adds	r1, #34	; 0x22
 8002e94:	a802      	add	r0, sp, #8
 8002e96:	f001 fb65 	bl	8004564 <memcpy>
	uint8_t received[2] = {-3, -3};
 8002e9a:	0031      	movs	r1, r6
 8002e9c:	ac01      	add	r4, sp, #4
 8002e9e:	3125      	adds	r1, #37	; 0x25
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	0020      	movs	r0, r4
 8002ea4:	f001 fb5e 	bl	8004564 <memcpy>
	read_cmd(arr_shut, sizeof(arr_shut), received);
 8002ea8:	0022      	movs	r2, r4
 8002eaa:	0029      	movs	r1, r5
 8002eac:	a802      	add	r0, sp, #8
 8002eae:	f7ff ffb3 	bl	8002e18 <read_cmd>
	if(received[0] != 0x00)
 8002eb2:	7823      	ldrb	r3, [r4, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d10d      	bne.n	8002ed4 <shut30101+0x4c>
	received[1] = received[1]  | (1<<7);
 8002eb8:	2280      	movs	r2, #128	; 0x80
 8002eba:	7863      	ldrb	r3, [r4, #1]
	uint8_t arr_shut2[4] = {0x40, 0x03, 0x09, received[1]};
 8002ebc:	a803      	add	r0, sp, #12
	received[1] = received[1]  | (1<<7);
 8002ebe:	4313      	orrs	r3, r2
	uint8_t arr_shut2[4] = {0x40, 0x03, 0x09, received[1]};
 8002ec0:	3a40      	subs	r2, #64	; 0x40
 8002ec2:	7002      	strb	r2, [r0, #0]
	if(write_cmd(arr_shut2, sizeof(arr_shut2)) != 0x00)
 8002ec4:	2104      	movs	r1, #4
	uint8_t arr_shut2[4] = {0x40, 0x03, 0x09, received[1]};
 8002ec6:	3a37      	subs	r2, #55	; 0x37
	received[1] = received[1]  | (1<<7);
 8002ec8:	7063      	strb	r3, [r4, #1]
	uint8_t arr_shut2[4] = {0x40, 0x03, 0x09, received[1]};
 8002eca:	7045      	strb	r5, [r0, #1]
 8002ecc:	7082      	strb	r2, [r0, #2]
 8002ece:	70c3      	strb	r3, [r0, #3]
	if(write_cmd(arr_shut2, sizeof(arr_shut2)) != 0x00)
 8002ed0:	f7ff ff14 	bl	8002cfc <write_cmd>
}
 8002ed4:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	080045c8 	.word	0x080045c8

08002edc <start30101>:
{
 8002edc:	b530      	push	{r4, r5, lr}
	uint8_t arr_shut[3] = {0x41, 0x03, 0x09};
 8002ede:	4d1b      	ldr	r5, [pc, #108]	; (8002f4c <start30101+0x70>)
 8002ee0:	2403      	movs	r4, #3
 8002ee2:	0029      	movs	r1, r5
{
 8002ee4:	b085      	sub	sp, #20
	uint8_t arr_shut[3] = {0x41, 0x03, 0x09};
 8002ee6:	3122      	adds	r1, #34	; 0x22
 8002ee8:	0022      	movs	r2, r4
 8002eea:	a801      	add	r0, sp, #4
 8002eec:	f001 fb3a 	bl	8004564 <memcpy>
	uint8_t received[2] = {-3, -3};
 8002ef0:	0029      	movs	r1, r5
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	3125      	adds	r1, #37	; 0x25
 8002ef6:	4668      	mov	r0, sp
 8002ef8:	f001 fb34 	bl	8004564 <memcpy>
	read_cmd(arr_shut, sizeof(arr_shut), received);
 8002efc:	466a      	mov	r2, sp
 8002efe:	0021      	movs	r1, r4
 8002f00:	a801      	add	r0, sp, #4
 8002f02:	f7ff ff89 	bl	8002e18 <read_cmd>
	if(received[0] != 0x00)
 8002f06:	466b      	mov	r3, sp
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d11b      	bne.n	8002f46 <start30101+0x6a>
	received[1] = (received[1]  & (~(1<<7)));
 8002f0e:	466b      	mov	r3, sp
 8002f10:	227f      	movs	r2, #127	; 0x7f
 8002f12:	785b      	ldrb	r3, [r3, #1]
	uint8_t arr_shut2[4] = {0x40, 0x03, 0x09, received[1]};
 8002f14:	a803      	add	r0, sp, #12
	received[1] = (received[1]  & (~(1<<7)));
 8002f16:	4013      	ands	r3, r2
 8002f18:	466a      	mov	r2, sp
 8002f1a:	7053      	strb	r3, [r2, #1]
	uint8_t arr_shut2[4] = {0x40, 0x03, 0x09, received[1]};
 8002f1c:	2240      	movs	r2, #64	; 0x40
	if(write_cmd(arr_shut2, sizeof(arr_shut2)) != 0x00)
 8002f1e:	2104      	movs	r1, #4
	uint8_t arr_shut2[4] = {0x40, 0x03, 0x09, received[1]};
 8002f20:	7002      	strb	r2, [r0, #0]
 8002f22:	3a37      	subs	r2, #55	; 0x37
 8002f24:	7044      	strb	r4, [r0, #1]
 8002f26:	7082      	strb	r2, [r0, #2]
 8002f28:	70c3      	strb	r3, [r0, #3]
	if(write_cmd(arr_shut2, sizeof(arr_shut2)) != 0x00)
 8002f2a:	f7ff fee7 	bl	8002cfc <write_cmd>
 8002f2e:	2800      	cmp	r0, #0
 8002f30:	d109      	bne.n	8002f46 <start30101+0x6a>
	uint8_t arr_1_7[3] = {0x52, 0x02, 0x01};
 8002f32:	0029      	movs	r1, r5
 8002f34:	0022      	movs	r2, r4
 8002f36:	3119      	adds	r1, #25
 8002f38:	a802      	add	r0, sp, #8
 8002f3a:	f001 fb13 	bl	8004564 <memcpy>
	if(write_cmd(arr_1_7, sizeof(arr_1_7)) != 0x00)
 8002f3e:	0021      	movs	r1, r4
 8002f40:	a802      	add	r0, sp, #8
 8002f42:	f7ff fedb 	bl	8002cfc <write_cmd>
}
 8002f46:	b005      	add	sp, #20
 8002f48:	bd30      	pop	{r4, r5, pc}
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	080045c8 	.word	0x080045c8

08002f50 <fill_buff>:


uint8_t fill_buff(uint8_t arr[], uint8_t size, uint8_t * receive_buff)
{
 8002f50:	b573      	push	{r0, r1, r4, r5, r6, lr}

	//for(int i = 0; i < num_samp; i++)
	//{
		HAL_I2C_Master_Transmit(&hi2c1, writeAddr, arr, size, 1000);
 8002f52:	25fa      	movs	r5, #250	; 0xfa
 8002f54:	4c10      	ldr	r4, [pc, #64]	; (8002f98 <fill_buff+0x48>)
{
 8002f56:	0016      	movs	r6, r2
		HAL_I2C_Master_Transmit(&hi2c1, writeAddr, arr, size, 1000);
 8002f58:	4a10      	ldr	r2, [pc, #64]	; (8002f9c <fill_buff+0x4c>)
 8002f5a:	00ad      	lsls	r5, r5, #2
 8002f5c:	b28b      	uxth	r3, r1
 8002f5e:	8811      	ldrh	r1, [r2, #0]
 8002f60:	0002      	movs	r2, r0
 8002f62:	9500      	str	r5, [sp, #0]
 8002f64:	0020      	movs	r0, r4
 8002f66:	f7fd ff35 	bl	8000dd4 <HAL_I2C_Master_Transmit>
		while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
 8002f6a:	0022      	movs	r2, r4
 8002f6c:	3241      	adds	r2, #65	; 0x41
 8002f6e:	7813      	ldrb	r3, [r2, #0]
 8002f70:	2b20      	cmp	r3, #32
 8002f72:	d1fc      	bne.n	8002f6e <fill_buff+0x1e>

		HAL_I2C_Master_Receive(&hi2c1, readAddr, receive_buff, 31, 1000);
 8002f74:	4b0a      	ldr	r3, [pc, #40]	; (8002fa0 <fill_buff+0x50>)
 8002f76:	0020      	movs	r0, r4
 8002f78:	8819      	ldrh	r1, [r3, #0]
 8002f7a:	0032      	movs	r2, r6
 8002f7c:	9500      	str	r5, [sp, #0]
 8002f7e:	231f      	movs	r3, #31
 8002f80:	f7fd ffbe 	bl	8000f00 <HAL_I2C_Master_Receive>
		while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
 8002f84:	3441      	adds	r4, #65	; 0x41
 8002f86:	7823      	ldrb	r3, [r4, #0]
 8002f88:	2b20      	cmp	r3, #32
 8002f8a:	d1fc      	bne.n	8002f86 <fill_buff+0x36>
		if(receive_buff[0] != 0)
 8002f8c:	7830      	ldrb	r0, [r6, #0]
 8002f8e:	4243      	negs	r3, r0
 8002f90:	4158      	adcs	r0, r3
 8002f92:	b2c0      	uxtb	r0, r0
	{
		HAL_I2C_Master_Receive(&hi2c1, readAddr, &receive_buff[i], 1, 1000);
		while(((&hi2c1) -> State) != HAL_I2C_STATE_READY);
	}
	*/
}
 8002f94:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8002f96:	46c0      	nop			; (mov r8, r8)
 8002f98:	20000704 	.word	0x20000704
 8002f9c:	20000060 	.word	0x20000060
 8002fa0:	2000005e 	.word	0x2000005e

08002fa4 <HR_READ>:
	uint8_t arr_2_1[2] = {0x00, 0x00};
 8002fa4:	2300      	movs	r3, #0
{
 8002fa6:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t received[2] = {-3, -3};
 8002fa8:	4e30      	ldr	r6, [pc, #192]	; (800306c <HR_READ+0xc8>)
{
 8002faa:	b087      	sub	sp, #28
	uint8_t received[2] = {-3, -3};
 8002fac:	ad02      	add	r5, sp, #8
 8002fae:	3625      	adds	r6, #37	; 0x25
	uint8_t arr_2_1[2] = {0x00, 0x00};
 8002fb0:	af01      	add	r7, sp, #4
	uint8_t received[2] = {-3, -3};
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	0031      	movs	r1, r6
{
 8002fb6:	0004      	movs	r4, r0
	uint8_t received[2] = {-3, -3};
 8002fb8:	0028      	movs	r0, r5
	uint8_t arr_2_1[2] = {0x00, 0x00};
 8002fba:	703b      	strb	r3, [r7, #0]
 8002fbc:	707b      	strb	r3, [r7, #1]
	uint8_t received[2] = {-3, -3};
 8002fbe:	f001 fad1 	bl	8004564 <memcpy>
	read_cmd(arr_2_1, sizeof(arr_2_1), received);
 8002fc2:	002a      	movs	r2, r5
 8002fc4:	2102      	movs	r1, #2
 8002fc6:	0038      	movs	r0, r7
 8002fc8:	f7ff ff26 	bl	8002e18 <read_cmd>
	if(received[0] != 0x00)
 8002fcc:	782b      	ldrb	r3, [r5, #0]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d149      	bne.n	8003066 <HR_READ+0xc2>
	if(received[1] == 0x08)
 8002fd2:	786a      	ldrb	r2, [r5, #1]
 8002fd4:	2a08      	cmp	r2, #8
 8002fd6:	d146      	bne.n	8003066 <HR_READ+0xc2>
		uint8_t arr_2_2[2] = {0x12, 0x00};
 8002fd8:	af03      	add	r7, sp, #12
		uint8_t received[2] = {-3, -3};
 8002fda:	ad04      	add	r5, sp, #16
		uint8_t arr_2_2[2] = {0x12, 0x00};
 8002fdc:	320a      	adds	r2, #10
 8002fde:	703a      	strb	r2, [r7, #0]
		uint8_t received[2] = {-3, -3};
 8002fe0:	0031      	movs	r1, r6
 8002fe2:	3a10      	subs	r2, #16
 8002fe4:	0028      	movs	r0, r5
		uint8_t arr_2_2[2] = {0x12, 0x00};
 8002fe6:	707b      	strb	r3, [r7, #1]
		uint8_t received[2] = {-3, -3};
 8002fe8:	f001 fabc 	bl	8004564 <memcpy>
		read_cmd(arr_2_2, sizeof(arr_2_2), received);
 8002fec:	002a      	movs	r2, r5
 8002fee:	2102      	movs	r1, #2
 8002ff0:	0038      	movs	r0, r7
 8002ff2:	f7ff ff11 	bl	8002e18 <read_cmd>
		if(received[0] != 0x00)
 8002ff6:	782b      	ldrb	r3, [r5, #0]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d134      	bne.n	8003066 <HR_READ+0xc2>
		num_samp = received[1];
 8002ffc:	786a      	ldrb	r2, [r5, #1]
 8002ffe:	4b1c      	ldr	r3, [pc, #112]	; (8003070 <HR_READ+0xcc>)
		uint8_t arr_2_3[2] = {0x12, 0x01};
 8003000:	491a      	ldr	r1, [pc, #104]	; (800306c <HR_READ+0xc8>)
		num_samp = received[1];
 8003002:	701a      	strb	r2, [r3, #0]
		uint8_t arr_2_3[2] = {0x12, 0x01};
 8003004:	3127      	adds	r1, #39	; 0x27
 8003006:	2202      	movs	r2, #2
 8003008:	a805      	add	r0, sp, #20
 800300a:	f001 faab 	bl	8004564 <memcpy>
		if(!fill_buff(arr_2_3, sizeof(arr_2_3), data))
 800300e:	0022      	movs	r2, r4
 8003010:	2102      	movs	r1, #2
 8003012:	a805      	add	r0, sp, #20
 8003014:	f7ff ff9c 	bl	8002f50 <fill_buff>
 8003018:	2800      	cmp	r0, #0
 800301a:	d024      	beq.n	8003066 <HR_READ+0xc2>
		heartrate  = ((((uint16_t) data[1]) << 8) | (data[2])) / 10;
 800301c:	7860      	ldrb	r0, [r4, #1]
 800301e:	78a3      	ldrb	r3, [r4, #2]
 8003020:	0200      	lsls	r0, r0, #8
 8003022:	4318      	orrs	r0, r3
 8003024:	210a      	movs	r1, #10
 8003026:	f7fd f90d 	bl	8000244 <__divsi3>
 800302a:	4b12      	ldr	r3, [pc, #72]	; (8003074 <HR_READ+0xd0>)
 800302c:	b285      	uxth	r5, r0
 800302e:	801d      	strh	r5, [r3, #0]
		HR_conf    =  data[3];
 8003030:	78e2      	ldrb	r2, [r4, #3]
 8003032:	4b11      	ldr	r3, [pc, #68]	; (8003078 <HR_READ+0xd4>)
		SPO2  = ((((uint16_t) data[4]) << 8) | (data[5])) / 10;
 8003034:	7920      	ldrb	r0, [r4, #4]
		HR_conf    =  data[3];
 8003036:	701a      	strb	r2, [r3, #0]
		SPO2  = ((((uint16_t) data[4]) << 8) | (data[5])) / 10;
 8003038:	7963      	ldrb	r3, [r4, #5]
 800303a:	0200      	lsls	r0, r0, #8
 800303c:	4318      	orrs	r0, r3
 800303e:	210a      	movs	r1, #10
 8003040:	f7fd f900 	bl	8000244 <__divsi3>
 8003044:	4b0d      	ldr	r3, [pc, #52]	; (800307c <HR_READ+0xd8>)
 8003046:	b280      	uxth	r0, r0
 8003048:	8018      	strh	r0, [r3, #0]
		alg_state  =  data[6];
 800304a:	79a2      	ldrb	r2, [r4, #6]
 800304c:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <HR_READ+0xdc>)
		if(((heartrate > 50) && (heartrate < 255)) && ((SPO2 > 50) && (SPO2 < 101)))
 800304e:	3d33      	subs	r5, #51	; 0x33
		alg_state  =  data[6];
 8003050:	701a      	strb	r2, [r3, #0]
		if(((heartrate > 50) && (heartrate < 255)) && ((SPO2 > 50) && (SPO2 < 101)))
 8003052:	2dcb      	cmp	r5, #203	; 0xcb
 8003054:	d807      	bhi.n	8003066 <HR_READ+0xc2>
 8003056:	3833      	subs	r0, #51	; 0x33
 8003058:	2831      	cmp	r0, #49	; 0x31
 800305a:	d804      	bhi.n	8003066 <HR_READ+0xc2>
				HR_FLAG = 1;
 800305c:	2201      	movs	r2, #1
 800305e:	4b09      	ldr	r3, [pc, #36]	; (8003084 <HR_READ+0xe0>)
 8003060:	701a      	strb	r2, [r3, #0]
				shut30101();
 8003062:	f7ff ff11 	bl	8002e88 <shut30101>
}
 8003066:	2001      	movs	r0, #1
 8003068:	b007      	add	sp, #28
 800306a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800306c:	080045c8 	.word	0x080045c8
 8003070:	2000005c 	.word	0x2000005c
 8003074:	200005da 	.word	0x200005da
 8003078:	2000058b 	.word	0x2000058b
 800307c:	20000590 	.word	0x20000590
 8003080:	20000592 	.word	0x20000592
 8003084:	20000589 	.word	0x20000589

08003088 <writeReg>:



//Function for writing to a register
void writeReg(uint8_t addr, uint8_t value)
{
 8003088:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t reg = addr | 0x80;
 800308a:	466b      	mov	r3, sp
 800308c:	1d9d      	adds	r5, r3, #6
 800308e:	2380      	movs	r3, #128	; 0x80
 8003090:	425b      	negs	r3, r3
 8003092:	4318      	orrs	r0, r3
	uint8_t val = value;
 8003094:	466b      	mov	r3, sp
 8003096:	1dde      	adds	r6, r3, #7
	uint8_t reg = addr | 0x80;
 8003098:	7028      	strb	r0, [r5, #0]
	uint8_t val = value;
 800309a:	7031      	strb	r1, [r6, #0]
	while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800309c:	4c15      	ldr	r4, [pc, #84]	; (80030f4 <writeReg+0x6c>)
 800309e:	0020      	movs	r0, r4
 80030a0:	f7fe ffa6 	bl	8001ff0 <HAL_SPI_GetState>
 80030a4:	0007      	movs	r7, r0
 80030a6:	2801      	cmp	r0, #1
 80030a8:	d1f8      	bne.n	800309c <writeReg+0x14>
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET); //pull NSS low to start frame
 80030aa:	20a0      	movs	r0, #160	; 0xa0
 80030ac:	2200      	movs	r2, #0
 80030ae:	2110      	movs	r1, #16
 80030b0:	05c0      	lsls	r0, r0, #23
 80030b2:	f7fd fd0b 	bl	8000acc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &reg, (uint16_t)sizeof(reg), 1000);
 80030b6:	23fa      	movs	r3, #250	; 0xfa
 80030b8:	003a      	movs	r2, r7
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	0029      	movs	r1, r5
 80030be:	0020      	movs	r0, r4
 80030c0:	f7fe fd42 	bl	8001b48 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80030c4:	0020      	movs	r0, r4
 80030c6:	f7fe ff93 	bl	8001ff0 <HAL_SPI_GetState>
 80030ca:	0002      	movs	r2, r0
 80030cc:	2801      	cmp	r0, #1
 80030ce:	d1f9      	bne.n	80030c4 <writeReg+0x3c>
	HAL_SPI_Transmit(&hspi1, &val, (uint16_t)sizeof(val), 1000);
 80030d0:	23fa      	movs	r3, #250	; 0xfa
 80030d2:	0031      	movs	r1, r6
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	0020      	movs	r0, r4
 80030d8:	f7fe fd36 	bl	8001b48 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80030dc:	0020      	movs	r0, r4
 80030de:	f7fe ff87 	bl	8001ff0 <HAL_SPI_GetState>
 80030e2:	0002      	movs	r2, r0
 80030e4:	2801      	cmp	r0, #1
 80030e6:	d1f9      	bne.n	80030dc <writeReg+0x54>
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET); //pull NSS high to end frame
 80030e8:	20a0      	movs	r0, #160	; 0xa0
 80030ea:	2110      	movs	r1, #16
 80030ec:	05c0      	lsls	r0, r0, #23
 80030ee:	f7fd fced 	bl	8000acc <HAL_GPIO_WritePin>
}
 80030f2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80030f4:	2000087c 	.word	0x2000087c

080030f8 <readReg>:

//Function for reading from a register
uint8_t readReg(uint8_t addr)
{
 80030f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t reg = addr & ~0x80;
 80030fa:	466b      	mov	r3, sp
 80030fc:	1d9e      	adds	r6, r3, #6
 80030fe:	237f      	movs	r3, #127	; 0x7f
 8003100:	4018      	ands	r0, r3
	uint8_t data = 0;
 8003102:	466b      	mov	r3, sp
 8003104:	1ddd      	adds	r5, r3, #7
 8003106:	2300      	movs	r3, #0
	uint8_t reg = addr & ~0x80;
 8003108:	7030      	strb	r0, [r6, #0]
	uint8_t data = 0;
 800310a:	702b      	strb	r3, [r5, #0]
	while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800310c:	4c16      	ldr	r4, [pc, #88]	; (8003168 <readReg+0x70>)
 800310e:	0020      	movs	r0, r4
 8003110:	f7fe ff6e 	bl	8001ff0 <HAL_SPI_GetState>
 8003114:	0007      	movs	r7, r0
 8003116:	2801      	cmp	r0, #1
 8003118:	d1f8      	bne.n	800310c <readReg+0x14>
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET); //pull NSS low to start frame
 800311a:	20a0      	movs	r0, #160	; 0xa0
 800311c:	2200      	movs	r2, #0
 800311e:	2110      	movs	r1, #16
 8003120:	05c0      	lsls	r0, r0, #23
 8003122:	f7fd fcd3 	bl	8000acc <HAL_GPIO_WritePin>
	//HAL_SPI_TransmitReceive(&hspi1, &reg, &data, 1, 1000);
	HAL_SPI_Transmit(&hspi1, &reg, sizeof(reg), 1000); //send a read command from that address
 8003126:	23fa      	movs	r3, #250	; 0xfa
 8003128:	003a      	movs	r2, r7
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	0031      	movs	r1, r6
 800312e:	0020      	movs	r0, r4
 8003130:	f7fe fd0a 	bl	8001b48 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8003134:	0020      	movs	r0, r4
 8003136:	f7fe ff5b 	bl	8001ff0 <HAL_SPI_GetState>
 800313a:	0002      	movs	r2, r0
 800313c:	2801      	cmp	r0, #1
 800313e:	d1f9      	bne.n	8003134 <readReg+0x3c>
	HAL_SPI_Receive(&hspi1, &data, sizeof(data), 1000);
 8003140:	23fa      	movs	r3, #250	; 0xfa
 8003142:	0029      	movs	r1, r5
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	0020      	movs	r0, r4
 8003148:	f7fe feac 	bl	8001ea4 <HAL_SPI_Receive>
	while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800314c:	0020      	movs	r0, r4
 800314e:	f7fe ff4f 	bl	8001ff0 <HAL_SPI_GetState>
 8003152:	0002      	movs	r2, r0
 8003154:	2801      	cmp	r0, #1
 8003156:	d1f9      	bne.n	800314c <readReg+0x54>
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET); //pull NSS high to end frame
 8003158:	20a0      	movs	r0, #160	; 0xa0
 800315a:	2110      	movs	r1, #16
 800315c:	05c0      	lsls	r0, r0, #23
 800315e:	f7fd fcb5 	bl	8000acc <HAL_GPIO_WritePin>
	return data;
 8003162:	7828      	ldrb	r0, [r5, #0]
}
 8003164:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003166:	46c0      	nop			; (mov r8, r8)
 8003168:	2000087c 	.word	0x2000087c

0800316c <readFIFO>:

//Function for reading from FIFO
void readFIFO(uint8_t buff[], uint16_t size)
{
 800316c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800316e:	b085      	sub	sp, #20
	uint8_t reg = RH_RF95_REG_00_FIFO & ~0x80;
 8003170:	ab02      	add	r3, sp, #8
 8003172:	1ddd      	adds	r5, r3, #7
 8003174:	2300      	movs	r3, #0
{
 8003176:	000f      	movs	r7, r1
 8003178:	9001      	str	r0, [sp, #4]
	uint8_t reg = RH_RF95_REG_00_FIFO & ~0x80;
 800317a:	702b      	strb	r3, [r5, #0]
	while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800317c:	4c16      	ldr	r4, [pc, #88]	; (80031d8 <readFIFO+0x6c>)
 800317e:	0020      	movs	r0, r4
 8003180:	f7fe ff36 	bl	8001ff0 <HAL_SPI_GetState>
 8003184:	0006      	movs	r6, r0
 8003186:	2801      	cmp	r0, #1
 8003188:	d1f8      	bne.n	800317c <readFIFO+0x10>
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET); //pull NSS low to start frame
 800318a:	20a0      	movs	r0, #160	; 0xa0
 800318c:	2200      	movs	r2, #0
 800318e:	2110      	movs	r1, #16
 8003190:	05c0      	lsls	r0, r0, #23
 8003192:	f7fd fc9b 	bl	8000acc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &reg, sizeof(reg), 1000); //send a read command from that address
 8003196:	23fa      	movs	r3, #250	; 0xfa
 8003198:	0032      	movs	r2, r6
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	0029      	movs	r1, r5
 800319e:	0020      	movs	r0, r4
 80031a0:	f7fe fcd2 	bl	8001b48 <HAL_SPI_Transmit>
	while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80031a4:	0020      	movs	r0, r4
 80031a6:	f7fe ff23 	bl	8001ff0 <HAL_SPI_GetState>
 80031aa:	2801      	cmp	r0, #1
 80031ac:	d1fa      	bne.n	80031a4 <readFIFO+0x38>
	HAL_SPI_Receive(&hspi1, buff, size, 1000);
 80031ae:	23fa      	movs	r3, #250	; 0xfa
 80031b0:	003a      	movs	r2, r7
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	9901      	ldr	r1, [sp, #4]
 80031b6:	0020      	movs	r0, r4
 80031b8:	f7fe fe74 	bl	8001ea4 <HAL_SPI_Receive>
	while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80031bc:	0020      	movs	r0, r4
 80031be:	f7fe ff17 	bl	8001ff0 <HAL_SPI_GetState>
 80031c2:	0002      	movs	r2, r0
 80031c4:	2801      	cmp	r0, #1
 80031c6:	d1f9      	bne.n	80031bc <readFIFO+0x50>
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET); //pull NSS high to end frame
 80031c8:	20a0      	movs	r0, #160	; 0xa0
 80031ca:	2110      	movs	r1, #16
 80031cc:	05c0      	lsls	r0, r0, #23
 80031ce:	f7fd fc7d 	bl	8000acc <HAL_GPIO_WritePin>
}
 80031d2:	b005      	add	sp, #20
 80031d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031d6:	46c0      	nop			; (mov r8, r8)
 80031d8:	2000087c 	.word	0x2000087c

080031dc <receiveData>:

//Function for reading from a register
void receiveData()
{
	writeReg(RH_RF95_REG_01_OP_MODE, 0x01);
 80031dc:	2101      	movs	r1, #1
{
 80031de:	b510      	push	{r4, lr}
	writeReg(RH_RF95_REG_01_OP_MODE, 0x01);
 80031e0:	0008      	movs	r0, r1
 80031e2:	f7ff ff51 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_12_IRQ_FLAGS, 0xFF);
 80031e6:	21ff      	movs	r1, #255	; 0xff
 80031e8:	2012      	movs	r0, #18
 80031ea:	f7ff ff4d 	bl	8003088 <writeReg>

	if (readReg(RH_RF95_REG_12_IRQ_FLAGS) == 0x00)
 80031ee:	2012      	movs	r0, #18
 80031f0:	f7ff ff82 	bl	80030f8 <readReg>
 80031f4:	1e04      	subs	r4, r0, #0
 80031f6:	d111      	bne.n	800321c <receiveData+0x40>
	{
		writeReg(RH_RF95_REG_0D_FIFO_ADDR_PTR, readReg(RH_RF95_REG_10_FIFO_RX_CURRENT_ADDR)); //fifo addr ptr = fifo rx current addr
 80031f8:	2010      	movs	r0, #16
 80031fa:	f7ff ff7d 	bl	80030f8 <readReg>
 80031fe:	0001      	movs	r1, r0
 8003200:	200d      	movs	r0, #13
 8003202:	f7ff ff41 	bl	8003088 <writeReg>
		uint8_t bytesLimit = readReg(RH_RF95_REG_13_RX_NB_BYTES);
 8003206:	2013      	movs	r0, #19
 8003208:	f7ff ff76 	bl	80030f8 <readReg>
		//HAL_Delay(10);
		readFIFO(receive, (uint16_t) bytesLimit);
 800320c:	b281      	uxth	r1, r0
 800320e:	480c      	ldr	r0, [pc, #48]	; (8003240 <receiveData+0x64>)
 8003210:	f7ff ffac 	bl	800316c <readFIFO>
		writeReg(RH_RF95_REG_0D_FIFO_ADDR_PTR, 0x00);
 8003214:	0021      	movs	r1, r4
 8003216:	200d      	movs	r0, #13
 8003218:	f7ff ff36 	bl	8003088 <writeReg>
	}

	writeReg(RH_RF95_REG_01_OP_MODE, 0x05);
 800321c:	2105      	movs	r1, #5
 800321e:	2001      	movs	r0, #1
 8003220:	f7ff ff32 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_40_DIO_MAPPING1, 0x00);
 8003224:	2100      	movs	r1, #0
 8003226:	2040      	movs	r0, #64	; 0x40
 8003228:	f7ff ff2e 	bl	8003088 <writeReg>
	memcpy(&toParse, &receive[4], 40);
 800322c:	4c05      	ldr	r4, [pc, #20]	; (8003244 <receiveData+0x68>)
 800322e:	2228      	movs	r2, #40	; 0x28
 8003230:	4905      	ldr	r1, [pc, #20]	; (8003248 <receiveData+0x6c>)
 8003232:	0020      	movs	r0, r4
 8003234:	f001 f996 	bl	8004564 <memcpy>
	parse_packet(toParse);
 8003238:	0020      	movs	r0, r4
 800323a:	f000 ffa7 	bl	800418c <parse_packet>
}
 800323e:	bd10      	pop	{r4, pc}
 8003240:	2000062c 	.word	0x2000062c
 8003244:	2000067c 	.word	0x2000067c
 8003248:	20000630 	.word	0x20000630

0800324c <writeReg_Burst>:

//Function to burst write (primarily for FIFO)
void writeReg_Burst(uint8_t addr, uint8_t data[], uint8_t length)
{
 800324c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800324e:	b085      	sub	sp, #20
	uint8_t reg = addr | 0x80;
 8003250:	ab02      	add	r3, sp, #8
 8003252:	1d9e      	adds	r6, r3, #6
 8003254:	2380      	movs	r3, #128	; 0x80
 8003256:	425b      	negs	r3, r3
 8003258:	4318      	orrs	r0, r3
	uint8_t val = 0;
 800325a:	ab02      	add	r3, sp, #8
 800325c:	1ddd      	adds	r5, r3, #7
 800325e:	2300      	movs	r3, #0
{
 8003260:	9100      	str	r1, [sp, #0]
 8003262:	9201      	str	r2, [sp, #4]
	uint8_t reg = addr | 0x80;
 8003264:	7030      	strb	r0, [r6, #0]
	uint8_t val = 0;
 8003266:	702b      	strb	r3, [r5, #0]
	if (length >= 1)
 8003268:	2a00      	cmp	r2, #0
 800326a:	d026      	beq.n	80032ba <writeReg_Burst+0x6e>
	{
		while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800326c:	4c1b      	ldr	r4, [pc, #108]	; (80032dc <writeReg_Burst+0x90>)
 800326e:	0020      	movs	r0, r4
 8003270:	f7fe febe 	bl	8001ff0 <HAL_SPI_GetState>
 8003274:	0007      	movs	r7, r0
 8003276:	2801      	cmp	r0, #1
 8003278:	d1f8      	bne.n	800326c <writeReg_Burst+0x20>
		HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET); //pull NSS low to start frame
 800327a:	20a0      	movs	r0, #160	; 0xa0
 800327c:	2200      	movs	r2, #0
 800327e:	2110      	movs	r1, #16
 8003280:	05c0      	lsls	r0, r0, #23
 8003282:	f7fd fc23 	bl	8000acc <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &reg, (uint16_t)sizeof(reg), 1000);
 8003286:	23fa      	movs	r3, #250	; 0xfa
 8003288:	003a      	movs	r2, r7
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	0031      	movs	r1, r6
 800328e:	0020      	movs	r0, r4
 8003290:	f7fe fc5a 	bl	8001b48 <HAL_SPI_Transmit>
		while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8003294:	0020      	movs	r0, r4
 8003296:	f7fe feab 	bl	8001ff0 <HAL_SPI_GetState>
 800329a:	2801      	cmp	r0, #1
 800329c:	d1fa      	bne.n	8003294 <writeReg_Burst+0x48>
		for(int i = 0; i <= (length - 1); i++)
		{
			val = data[i];
			HAL_SPI_Transmit(&hspi1, &val, (uint16_t)sizeof(val), 1000);
 800329e:	27fa      	movs	r7, #250	; 0xfa
		while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80032a0:	9e00      	ldr	r6, [sp, #0]
			HAL_SPI_Transmit(&hspi1, &val, (uint16_t)sizeof(val), 1000);
 80032a2:	00bf      	lsls	r7, r7, #2
		for(int i = 0; i <= (length - 1); i++)
 80032a4:	9b00      	ldr	r3, [sp, #0]
 80032a6:	9a01      	ldr	r2, [sp, #4]
 80032a8:	1af3      	subs	r3, r6, r3
 80032aa:	429a      	cmp	r2, r3
 80032ac:	dc07      	bgt.n	80032be <writeReg_Burst+0x72>
			while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
		}

		HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET); //pull NSS high to end frame
 80032ae:	20a0      	movs	r0, #160	; 0xa0
 80032b0:	2201      	movs	r2, #1
 80032b2:	2110      	movs	r1, #16
 80032b4:	05c0      	lsls	r0, r0, #23
 80032b6:	f7fd fc09 	bl	8000acc <HAL_GPIO_WritePin>
	}
}
 80032ba:	b005      	add	sp, #20
 80032bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			val = data[i];
 80032be:	7833      	ldrb	r3, [r6, #0]
			HAL_SPI_Transmit(&hspi1, &val, (uint16_t)sizeof(val), 1000);
 80032c0:	2201      	movs	r2, #1
			val = data[i];
 80032c2:	702b      	strb	r3, [r5, #0]
			HAL_SPI_Transmit(&hspi1, &val, (uint16_t)sizeof(val), 1000);
 80032c4:	0029      	movs	r1, r5
 80032c6:	003b      	movs	r3, r7
 80032c8:	0020      	movs	r0, r4
 80032ca:	f7fe fc3d 	bl	8001b48 <HAL_SPI_Transmit>
			while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80032ce:	0020      	movs	r0, r4
 80032d0:	f7fe fe8e 	bl	8001ff0 <HAL_SPI_GetState>
 80032d4:	2801      	cmp	r0, #1
 80032d6:	d1fa      	bne.n	80032ce <writeReg_Burst+0x82>
 80032d8:	3601      	adds	r6, #1
 80032da:	e7e3      	b.n	80032a4 <writeReg_Burst+0x58>
 80032dc:	2000087c 	.word	0x2000087c

080032e0 <sendPacket>:

void sendPacket(uint8_t data[], uint8_t size)
{
 80032e0:	b570      	push	{r4, r5, r6, lr}
 80032e2:	000c      	movs	r4, r1
	writeReg(RH_RF95_REG_01_OP_MODE, 0x01); //STDBY
 80032e4:	2101      	movs	r1, #1
{
 80032e6:	0005      	movs	r5, r0
	writeReg(RH_RF95_REG_01_OP_MODE, 0x01); //STDBY
 80032e8:	0008      	movs	r0, r1
 80032ea:	f7ff fecd 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_0D_FIFO_ADDR_PTR, 0x00); //fifo addr pointer
 80032ee:	2100      	movs	r1, #0
 80032f0:	200d      	movs	r0, #13
 80032f2:	f7ff fec9 	bl	8003088 <writeReg>

	//set headers
	writeReg(RH_RF95_REG_00_FIFO, headerTo); //header TO
 80032f6:	4b1e      	ldr	r3, [pc, #120]	; (8003370 <sendPacket+0x90>)
 80032f8:	2000      	movs	r0, #0
 80032fa:	7819      	ldrb	r1, [r3, #0]
 80032fc:	f7ff fec4 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_00_FIFO, headerFrom); //header FROM
 8003300:	4b1c      	ldr	r3, [pc, #112]	; (8003374 <sendPacket+0x94>)
 8003302:	2000      	movs	r0, #0
 8003304:	7819      	ldrb	r1, [r3, #0]
 8003306:	f7ff febf 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_00_FIFO, headerID); //header ID
 800330a:	4b1b      	ldr	r3, [pc, #108]	; (8003378 <sendPacket+0x98>)
 800330c:	2000      	movs	r0, #0
 800330e:	7819      	ldrb	r1, [r3, #0]
 8003310:	f7ff feba 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_00_FIFO, headerFlags); //header FLAGS
 8003314:	4b19      	ldr	r3, [pc, #100]	; (800337c <sendPacket+0x9c>)
 8003316:	2000      	movs	r0, #0
 8003318:	7819      	ldrb	r1, [r3, #0]
 800331a:	f7ff feb5 	bl	8003088 <writeReg>

	//uint8_t size = (sizeof(&data)/sizeof(data[0]));
	//uint8_t size = sizeof(*send);

	//write message data to fifo
	writeReg_Burst(RH_RF95_REG_00_FIFO, data, size);
 800331e:	0022      	movs	r2, r4
 8003320:	0029      	movs	r1, r5
 8003322:	2000      	movs	r0, #0
 8003324:	f7ff ff92 	bl	800324c <writeReg_Burst>

	//set payload length
	writeReg(RH_RF95_REG_22_PAYLOAD_LENGTH, size + RH_RF95_HEADER_LEN);
 8003328:	1d21      	adds	r1, r4, #4
 800332a:	b2c9      	uxtb	r1, r1
 800332c:	2022      	movs	r0, #34	; 0x22
 800332e:	f7ff feab 	bl	8003088 <writeReg>

	//HAL_Delay(10); //delay some time

	writeReg(RH_RF95_REG_12_IRQ_FLAGS, 0xFF); //clear txdone
 8003332:	21ff      	movs	r1, #255	; 0xff
 8003334:	2012      	movs	r0, #18
 8003336:	f7ff fea7 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_01_OP_MODE, 0x03); //TX Mode
 800333a:	2103      	movs	r1, #3
 800333c:	2001      	movs	r0, #1
 800333e:	f7ff fea3 	bl	8003088 <writeReg>
	//writeReg(RH_RF95_REG_40_DIO_MAPPING1, 0x40); //DIO0

	//HAL_Delay(10);
	while(readReg(RH_RF95_REG_12_IRQ_FLAGS) != 0x08);
 8003342:	2012      	movs	r0, #18
 8003344:	f7ff fed8 	bl	80030f8 <readReg>
 8003348:	2808      	cmp	r0, #8
 800334a:	d1fa      	bne.n	8003342 <sendPacket+0x62>

	writeReg(RH_RF95_REG_01_OP_MODE, 0x01); //STDBY
 800334c:	2101      	movs	r1, #1
 800334e:	0008      	movs	r0, r1
 8003350:	f7ff fe9a 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_12_IRQ_FLAGS, 0xFF); //clear txdone
 8003354:	21ff      	movs	r1, #255	; 0xff
 8003356:	2012      	movs	r0, #18
 8003358:	f7ff fe96 	bl	8003088 <writeReg>
	//HAL_Delay(10);

	writeReg(RH_RF95_REG_01_OP_MODE, 0x05);
 800335c:	2105      	movs	r1, #5
 800335e:	2001      	movs	r0, #1
 8003360:	f7ff fe92 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_40_DIO_MAPPING1, 0x00);
 8003364:	2100      	movs	r1, #0
 8003366:	2040      	movs	r0, #64	; 0x40
 8003368:	f7ff fe8e 	bl	8003088 <writeReg>
}
 800336c:	bd70      	pop	{r4, r5, r6, pc}
 800336e:	46c0      	nop			; (mov r8, r8)
 8003370:	20000063 	.word	0x20000063
 8003374:	20000062 	.word	0x20000062
 8003378:	20000585 	.word	0x20000585
 800337c:	20000584 	.word	0x20000584

08003380 <LORA_INIT>:

void LORA_INIT(void)
{
 8003380:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(LORA_RST_GPIO_Port, LORA_RST_Pin, GPIO_PIN_RESET);
 8003382:	4c31      	ldr	r4, [pc, #196]	; (8003448 <LORA_INIT+0xc8>)
 8003384:	2200      	movs	r2, #0
 8003386:	2101      	movs	r1, #1
 8003388:	0020      	movs	r0, r4
 800338a:	f7fd fb9f 	bl	8000acc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800338e:	200a      	movs	r0, #10
 8003390:	f7fd f988 	bl	80006a4 <HAL_Delay>
	HAL_GPIO_WritePin(LORA_RST_GPIO_Port, LORA_RST_Pin, GPIO_PIN_SET);
 8003394:	2201      	movs	r2, #1
 8003396:	0020      	movs	r0, r4
 8003398:	0011      	movs	r1, r2
 800339a:	f7fd fb97 	bl	8000acc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800339e:	200a      	movs	r0, #10
 80033a0:	f7fd f980 	bl	80006a4 <HAL_Delay>

	//initialization
	writeReg(RH_RF95_REG_01_OP_MODE, 0x80); //long range mode
 80033a4:	2180      	movs	r1, #128	; 0x80
 80033a6:	2001      	movs	r0, #1
 80033a8:	f7ff fe6e 	bl	8003088 <writeReg>
	//readReg(RH_RF95_REG_01_OP_MODE);
	writeReg(RH_RF95_REG_0E_FIFO_TX_BASE_ADDR, 0x00); //tx base addr to 0
 80033ac:	2100      	movs	r1, #0
 80033ae:	200e      	movs	r0, #14
 80033b0:	f7ff fe6a 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_0F_FIFO_RX_BASE_ADDR, 0x00); //rx base addr to 0
 80033b4:	2100      	movs	r1, #0
 80033b6:	200f      	movs	r0, #15
 80033b8:	f7ff fe66 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_1D_MODEM_CONFIG1, 0x72); //coding rate and modem config
 80033bc:	2172      	movs	r1, #114	; 0x72
 80033be:	201d      	movs	r0, #29
 80033c0:	f7ff fe62 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_1E_MODEM_CONFIG2, 0x74); //rxpayloadcrc and spreading factor
 80033c4:	2174      	movs	r1, #116	; 0x74
 80033c6:	201e      	movs	r0, #30
 80033c8:	f7ff fe5e 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_26_MODEM_CONFIG3, 0x04); //LNA gain
 80033cc:	2104      	movs	r1, #4
 80033ce:	2026      	movs	r0, #38	; 0x26
 80033d0:	f7ff fe5a 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_20_PREAMBLE_MSB, 0x00); //preamble MSB
 80033d4:	2100      	movs	r1, #0
 80033d6:	2020      	movs	r0, #32
 80033d8:	f7ff fe56 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_21_PREAMBLE_LSB, 0x08); //premamble LSB
 80033dc:	2108      	movs	r1, #8
 80033de:	2021      	movs	r0, #33	; 0x21
 80033e0:	f7ff fe52 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_06_FRF_MSB, 0x6C); //freq msb
 80033e4:	216c      	movs	r1, #108	; 0x6c
 80033e6:	2006      	movs	r0, #6
 80033e8:	f7ff fe4e 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_07_FRF_MID, 0x80); //freq mid
 80033ec:	2180      	movs	r1, #128	; 0x80
 80033ee:	2007      	movs	r0, #7
 80033f0:	f7ff fe4a 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_08_FRF_LSB, 0x00); //freq lsb
 80033f4:	2100      	movs	r1, #0
 80033f6:	2008      	movs	r0, #8
 80033f8:	f7ff fe46 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_4D_PA_DAC, 0x04); //padac
 80033fc:	2104      	movs	r1, #4
 80033fe:	204d      	movs	r0, #77	; 0x4d
 8003400:	f7ff fe42 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_09_PA_CONFIG, 0x88); //output power and PA_BOOST
 8003404:	2188      	movs	r1, #136	; 0x88
 8003406:	2009      	movs	r0, #9
 8003408:	f7ff fe3e 	bl	8003088 <writeReg>

	//set frequency to 915MHz
	writeReg(RH_RF95_REG_06_FRF_MSB, 0xE4); //freq msb
 800340c:	21e4      	movs	r1, #228	; 0xe4
 800340e:	2006      	movs	r0, #6
 8003410:	f7ff fe3a 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_07_FRF_MID, 0xC0); //freq mid
 8003414:	21c0      	movs	r1, #192	; 0xc0
 8003416:	2007      	movs	r0, #7
 8003418:	f7ff fe36 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_08_FRF_LSB, 0x00); //freq lsb
 800341c:	2100      	movs	r1, #0
 800341e:	2008      	movs	r0, #8
 8003420:	f7ff fe32 	bl	8003088 <writeReg>

	//set power
	writeReg(RH_RF95_REG_4D_PA_DAC, 0x07); //padac
 8003424:	2107      	movs	r1, #7
 8003426:	204d      	movs	r0, #77	; 0x4d
 8003428:	f7ff fe2e 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_09_PA_CONFIG, 0x8F); //output power and PA_BOOST
 800342c:	218f      	movs	r1, #143	; 0x8f
 800342e:	2009      	movs	r0, #9
 8003430:	f7ff fe2a 	bl	8003088 <writeReg>

	//set up for rx
	writeReg(RH_RF95_REG_01_OP_MODE, 0x05);
 8003434:	2105      	movs	r1, #5
 8003436:	2001      	movs	r0, #1
 8003438:	f7ff fe26 	bl	8003088 <writeReg>
	writeReg(RH_RF95_REG_40_DIO_MAPPING1, 0x00);
 800343c:	2100      	movs	r1, #0
 800343e:	2040      	movs	r0, #64	; 0x40
 8003440:	f7ff fe22 	bl	8003088 <writeReg>
}
 8003444:	bd10      	pop	{r4, pc}
 8003446:	46c0      	nop			; (mov r8, r8)
 8003448:	50000400 	.word	0x50000400

0800344c <packet_create>:
	return 1;
}

void packet_create(void) {
    uint8_t packet[41];
    packet[0] = 'y';
 800344c:	2379      	movs	r3, #121	; 0x79
void packet_create(void) {
 800344e:	b570      	push	{r4, r5, r6, lr}
    packet[1] = ',';
 8003450:	252c      	movs	r5, #44	; 0x2c
void packet_create(void) {
 8003452:	b08c      	sub	sp, #48	; 0x30
    packet[0] = 'y';
 8003454:	ac01      	add	r4, sp, #4
 8003456:	7023      	strb	r3, [r4, #0]
    packet[2] = '1'; //device number
 8003458:	3b48      	subs	r3, #72	; 0x48
 800345a:	70a3      	strb	r3, [r4, #2]
    packet[3] = ',';
    packet[4] = ((heartrate/100) % 10) + '0';
 800345c:	4b34      	ldr	r3, [pc, #208]	; (8003530 <packet_create+0xe4>)
 800345e:	2164      	movs	r1, #100	; 0x64
 8003460:	881e      	ldrh	r6, [r3, #0]
    packet[1] = ',';
 8003462:	7065      	strb	r5, [r4, #1]
    packet[4] = ((heartrate/100) % 10) + '0';
 8003464:	0030      	movs	r0, r6
    packet[3] = ',';
 8003466:	70e5      	strb	r5, [r4, #3]
    packet[4] = ((heartrate/100) % 10) + '0';
 8003468:	f7fc fe62 	bl	8000130 <__udivsi3>
 800346c:	210a      	movs	r1, #10
 800346e:	b280      	uxth	r0, r0
 8003470:	f7fc fee4 	bl	800023c <__aeabi_uidivmod>
 8003474:	3130      	adds	r1, #48	; 0x30
 8003476:	7121      	strb	r1, [r4, #4]
    packet[5] = ((heartrate/10) % 10) + '0';
 8003478:	0030      	movs	r0, r6
 800347a:	210a      	movs	r1, #10
 800347c:	f7fc fe58 	bl	8000130 <__udivsi3>
 8003480:	210a      	movs	r1, #10
 8003482:	b280      	uxth	r0, r0
 8003484:	f7fc feda 	bl	800023c <__aeabi_uidivmod>
 8003488:	3130      	adds	r1, #48	; 0x30
 800348a:	7161      	strb	r1, [r4, #5]
    packet[6] = (heartrate % 10) + '0';
 800348c:	0030      	movs	r0, r6
 800348e:	210a      	movs	r1, #10
 8003490:	f7fc fed4 	bl	800023c <__aeabi_uidivmod>
    packet[7] = ',';
    packet[8] = ((SPO2/100) % 10) + '0';
 8003494:	4b27      	ldr	r3, [pc, #156]	; (8003534 <packet_create+0xe8>)
    packet[6] = (heartrate % 10) + '0';
 8003496:	3130      	adds	r1, #48	; 0x30
    packet[8] = ((SPO2/100) % 10) + '0';
 8003498:	881e      	ldrh	r6, [r3, #0]
    packet[6] = (heartrate % 10) + '0';
 800349a:	71a1      	strb	r1, [r4, #6]
    packet[8] = ((SPO2/100) % 10) + '0';
 800349c:	0030      	movs	r0, r6
 800349e:	2164      	movs	r1, #100	; 0x64
    packet[7] = ',';
 80034a0:	71e5      	strb	r5, [r4, #7]
    packet[8] = ((SPO2/100) % 10) + '0';
 80034a2:	f7fc fe45 	bl	8000130 <__udivsi3>
 80034a6:	210a      	movs	r1, #10
 80034a8:	b280      	uxth	r0, r0
 80034aa:	f7fc fec7 	bl	800023c <__aeabi_uidivmod>
 80034ae:	3130      	adds	r1, #48	; 0x30
 80034b0:	7221      	strb	r1, [r4, #8]
    packet[9] = ((SPO2/10) % 10) + '0';
 80034b2:	0030      	movs	r0, r6
 80034b4:	210a      	movs	r1, #10
 80034b6:	f7fc fe3b 	bl	8000130 <__udivsi3>
 80034ba:	210a      	movs	r1, #10
 80034bc:	b280      	uxth	r0, r0
 80034be:	f7fc febd 	bl	800023c <__aeabi_uidivmod>
 80034c2:	3130      	adds	r1, #48	; 0x30
 80034c4:	7261      	strb	r1, [r4, #9]
    packet[10] = (SPO2 % 10) + '0';
 80034c6:	0030      	movs	r0, r6
 80034c8:	210a      	movs	r1, #10
 80034ca:	f7fc feb7 	bl	800023c <__aeabi_uidivmod>
    packet[11] = ',';
    memcpy(&packet[12], &latitude[0], 9);
    packet[21] = ',';
    packet[22] = latDir[0];
    packet[23] = ',';
    memcpy(&packet[24], &longitude[0], 10);
 80034ce:	260a      	movs	r6, #10
    packet[10] = (SPO2 % 10) + '0';
 80034d0:	3130      	adds	r1, #48	; 0x30
 80034d2:	72a1      	strb	r1, [r4, #10]
    memcpy(&packet[12], &latitude[0], 9);
 80034d4:	2209      	movs	r2, #9
 80034d6:	4918      	ldr	r1, [pc, #96]	; (8003538 <packet_create+0xec>)
 80034d8:	a804      	add	r0, sp, #16
    packet[11] = ',';
 80034da:	72e5      	strb	r5, [r4, #11]
    memcpy(&packet[12], &latitude[0], 9);
 80034dc:	f001 f842 	bl	8004564 <memcpy>
    packet[22] = latDir[0];
 80034e0:	4b16      	ldr	r3, [pc, #88]	; (800353c <packet_create+0xf0>)
    memcpy(&packet[24], &longitude[0], 10);
 80034e2:	0032      	movs	r2, r6
    packet[22] = latDir[0];
 80034e4:	781b      	ldrb	r3, [r3, #0]
    memcpy(&packet[24], &longitude[0], 10);
 80034e6:	4916      	ldr	r1, [pc, #88]	; (8003540 <packet_create+0xf4>)
 80034e8:	a807      	add	r0, sp, #28
    packet[22] = latDir[0];
 80034ea:	75a3      	strb	r3, [r4, #22]
    packet[21] = ',';
 80034ec:	7565      	strb	r5, [r4, #21]
    packet[23] = ',';
 80034ee:	75e5      	strb	r5, [r4, #23]
    memcpy(&packet[24], &longitude[0], 10);
 80034f0:	f001 f838 	bl	8004564 <memcpy>
    packet[34] = ',';
 80034f4:	466b      	mov	r3, sp
 80034f6:	3307      	adds	r3, #7
 80034f8:	77dd      	strb	r5, [r3, #31]
    packet[35] = longDir[0];
 80034fa:	4b12      	ldr	r3, [pc, #72]	; (8003544 <packet_create+0xf8>)
    packet[36] = ',';
    packet[37] = fix[0];
    packet[38] = ',';
    packet[39] = '\r';
    packet[40] = '\n';
    sendPacket(packet, sizeof(packet));
 80034fc:	2129      	movs	r1, #41	; 0x29
    packet[35] = longDir[0];
 80034fe:	781a      	ldrb	r2, [r3, #0]
 8003500:	ab02      	add	r3, sp, #8
 8003502:	77da      	strb	r2, [r3, #31]
    packet[36] = ',';
 8003504:	2309      	movs	r3, #9
 8003506:	446b      	add	r3, sp
 8003508:	77dd      	strb	r5, [r3, #31]
    packet[37] = fix[0];
 800350a:	4b0f      	ldr	r3, [pc, #60]	; (8003548 <packet_create+0xfc>)
    sendPacket(packet, sizeof(packet));
 800350c:	0020      	movs	r0, r4
    packet[37] = fix[0];
 800350e:	781a      	ldrb	r2, [r3, #0]
 8003510:	0033      	movs	r3, r6
 8003512:	446b      	add	r3, sp
 8003514:	77da      	strb	r2, [r3, #31]
    packet[38] = ',';
 8003516:	230b      	movs	r3, #11
    packet[39] = '\r';
 8003518:	220d      	movs	r2, #13
    packet[38] = ',';
 800351a:	446b      	add	r3, sp
 800351c:	77dd      	strb	r5, [r3, #31]
    packet[39] = '\r';
 800351e:	ab03      	add	r3, sp, #12
 8003520:	77da      	strb	r2, [r3, #31]
    packet[40] = '\n';
 8003522:	ab0b      	add	r3, sp, #44	; 0x2c
 8003524:	701e      	strb	r6, [r3, #0]
    sendPacket(packet, sizeof(packet));
 8003526:	f7ff fedb 	bl	80032e0 <sendPacket>
}
 800352a:	b00c      	add	sp, #48	; 0x30
 800352c:	bd70      	pop	{r4, r5, r6, pc}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	200005da 	.word	0x200005da
 8003534:	20000590 	.word	0x20000590
 8003538:	20000872 	.word	0x20000872
 800353c:	20000916 	.word	0x20000916
 8003540:	20000865 	.word	0x20000865
 8003544:	20000914 	.word	0x20000914
 8003548:	20000870 	.word	0x20000870

0800354c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800354c:	b510      	push	{r4, lr}
 800354e:	b09c      	sub	sp, #112	; 0x70
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003550:	2238      	movs	r2, #56	; 0x38
 8003552:	2100      	movs	r1, #0
 8003554:	a80e      	add	r0, sp, #56	; 0x38
 8003556:	f001 f80e 	bl	8004576 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800355a:	2214      	movs	r2, #20
 800355c:	2100      	movs	r1, #0
 800355e:	4668      	mov	r0, sp
 8003560:	f001 f809 	bl	8004576 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003564:	2224      	movs	r2, #36	; 0x24
 8003566:	2100      	movs	r1, #0
 8003568:	a805      	add	r0, sp, #20
 800356a:	f001 f804 	bl	8004576 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800356e:	4914      	ldr	r1, [pc, #80]	; (80035c0 <SystemClock_Config+0x74>)
 8003570:	4a14      	ldr	r2, [pc, #80]	; (80035c4 <SystemClock_Config+0x78>)
 8003572:	680b      	ldr	r3, [r1, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003574:	2400      	movs	r4, #0
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003576:	401a      	ands	r2, r3
 8003578:	2380      	movs	r3, #128	; 0x80
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	4313      	orrs	r3, r2
 800357e:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003580:	2310      	movs	r3, #16
 8003582:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003584:	3b0f      	subs	r3, #15
 8003586:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8003588:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800358a:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800358c:	021b      	lsls	r3, r3, #8
 800358e:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003590:	9416      	str	r4, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003592:	9418      	str	r4, [sp, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003594:	f7fd fdd2 	bl	800113c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003598:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800359a:	0021      	movs	r1, r4
 800359c:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800359e:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80035a0:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035a2:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80035a4:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80035a6:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80035a8:	f7fe f84c 	bl	8001644 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80035ac:	2309      	movs	r3, #9
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035ae:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80035b0:	9305      	str	r3, [sp, #20]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80035b2:	9408      	str	r4, [sp, #32]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80035b4:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035b6:	f7fe f91d 	bl	80017f4 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80035ba:	b01c      	add	sp, #112	; 0x70
 80035bc:	bd10      	pop	{r4, pc}
 80035be:	46c0      	nop			; (mov r8, r8)
 80035c0:	40007000 	.word	0x40007000
 80035c4:	ffffe7ff 	.word	0xffffe7ff

080035c8 <main>:
{
 80035c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035ca:	b08f      	sub	sp, #60	; 0x3c
  HAL_Init();
 80035cc:	f7fd f848 	bl	8000660 <HAL_Init>
  SystemClock_Config();
 80035d0:	f7ff ffbc 	bl	800354c <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d4:	2214      	movs	r2, #20
 80035d6:	2100      	movs	r1, #0
 80035d8:	a809      	add	r0, sp, #36	; 0x24
 80035da:	f000 ffcc 	bl	8004576 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035de:	2104      	movs	r1, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e0:	2501      	movs	r5, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035e2:	2702      	movs	r7, #2

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HR_MFIO_GPIO_Port, HR_MFIO_Pin, GPIO_PIN_RESET);
 80035e4:	2480      	movs	r4, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035e6:	4eda      	ldr	r6, [pc, #872]	; (8003950 <main+0x388>)
  HAL_GPIO_WritePin(HR_MFIO_GPIO_Port, HR_MFIO_Pin, GPIO_PIN_RESET);
 80035e8:	0224      	lsls	r4, r4, #8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ea:	6af2      	ldr	r2, [r6, #44]	; 0x2c
  HAL_GPIO_WritePin(HR_MFIO_GPIO_Port, HR_MFIO_Pin, GPIO_PIN_RESET);
 80035ec:	48d9      	ldr	r0, [pc, #868]	; (8003954 <main+0x38c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ee:	430a      	orrs	r2, r1
 80035f0:	62f2      	str	r2, [r6, #44]	; 0x2c
 80035f2:	6af3      	ldr	r3, [r6, #44]	; 0x2c
  HAL_GPIO_WritePin(HR_MFIO_GPIO_Port, HR_MFIO_Pin, GPIO_PIN_RESET);
 80035f4:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035f6:	400b      	ands	r3, r1
 80035f8:	9304      	str	r3, [sp, #16]
 80035fa:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035fc:	6af3      	ldr	r3, [r6, #44]	; 0x2c
  HAL_GPIO_WritePin(HR_MFIO_GPIO_Port, HR_MFIO_Pin, GPIO_PIN_RESET);
 80035fe:	0021      	movs	r1, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003600:	432b      	orrs	r3, r5
 8003602:	62f3      	str	r3, [r6, #44]	; 0x2c
 8003604:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8003606:	402b      	ands	r3, r5
 8003608:	9305      	str	r3, [sp, #20]
 800360a:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800360c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800360e:	433b      	orrs	r3, r7
 8003610:	62f3      	str	r3, [r6, #44]	; 0x2c
 8003612:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8003614:	403b      	ands	r3, r7
 8003616:	9306      	str	r3, [sp, #24]
 8003618:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(HR_MFIO_GPIO_Port, HR_MFIO_Pin, GPIO_PIN_RESET);
 800361a:	f7fd fa57 	bl	8000acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET);
 800361e:	20a0      	movs	r0, #160	; 0xa0
 8003620:	002a      	movs	r2, r5
 8003622:	2110      	movs	r1, #16
 8003624:	05c0      	lsls	r0, r0, #23
 8003626:	f7fd fa51 	bl	8000acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LORA_RST_Pin|HR_RESET_Pin, GPIO_PIN_SET);
 800362a:	002a      	movs	r2, r5
 800362c:	2121      	movs	r1, #33	; 0x21
 800362e:	48ca      	ldr	r0, [pc, #808]	; (8003958 <main+0x390>)
 8003630:	f7fd fa4c 	bl	8000acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, oled_NSS_Pin|oled_DC_Pin, GPIO_PIN_RESET);
 8003634:	21a0      	movs	r1, #160	; 0xa0
 8003636:	2200      	movs	r2, #0
 8003638:	01c9      	lsls	r1, r1, #7
 800363a:	48c7      	ldr	r0, [pc, #796]	; (8003958 <main+0x390>)
 800363c:	f7fd fa46 	bl	8000acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(oled_RES_GPIO_Port, oled_RES_Pin, GPIO_PIN_RESET);
 8003640:	2180      	movs	r1, #128	; 0x80
 8003642:	20a0      	movs	r0, #160	; 0xa0
 8003644:	2200      	movs	r2, #0
 8003646:	0049      	lsls	r1, r1, #1
 8003648:	05c0      	lsls	r0, r0, #23
 800364a:	f7fd fa3f 	bl	8000acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : HR_MFIO_Pin */
  GPIO_InitStruct.Pin = HR_MFIO_Pin;
 800364e:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003650:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HR_MFIO_GPIO_Port, &GPIO_InitStruct);
 8003652:	a909      	add	r1, sp, #36	; 0x24
 8003654:	48bf      	ldr	r0, [pc, #764]	; (8003954 <main+0x38c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003656:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003658:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(HR_MFIO_GPIO_Port, &GPIO_InitStruct);
 800365c:	f7fd f97a 	bl	8000954 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_NSS_Pin oled_RES_Pin */
  GPIO_InitStruct.Pin = LORA_NSS_Pin|oled_RES_Pin;
 8003660:	2388      	movs	r3, #136	; 0x88
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003662:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = LORA_NSS_Pin|oled_RES_Pin;
 8003664:	005b      	lsls	r3, r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003666:	a909      	add	r1, sp, #36	; 0x24
 8003668:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LORA_NSS_Pin|oled_RES_Pin;
 800366a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800366c:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366e:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003670:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003672:	f7fd f96f 	bl	8000954 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_RST_Pin oled_NSS_Pin oled_DC_Pin HR_RESET_Pin */
  GPIO_InitStruct.Pin = LORA_RST_Pin|oled_NSS_Pin|oled_DC_Pin|HR_RESET_Pin;
 8003676:	4bb9      	ldr	r3, [pc, #740]	; (800395c <main+0x394>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003678:	a909      	add	r1, sp, #36	; 0x24
 800367a:	48b7      	ldr	r0, [pc, #732]	; (8003958 <main+0x390>)
  GPIO_InitStruct.Pin = LORA_RST_Pin|oled_NSS_Pin|oled_DC_Pin|HR_RESET_Pin;
 800367c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800367e:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003680:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003682:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003684:	f7fd f966 	bl	8000954 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_DIO_Pin */
  GPIO_InitStruct.Pin = LORA_DIO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003688:	4bb5      	ldr	r3, [pc, #724]	; (8003960 <main+0x398>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(LORA_DIO_GPIO_Port, &GPIO_InitStruct);
 800368a:	a909      	add	r1, sp, #36	; 0x24
 800368c:	48b2      	ldr	r0, [pc, #712]	; (8003958 <main+0x390>)
  GPIO_InitStruct.Pin = LORA_DIO_Pin;
 800368e:	9709      	str	r7, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003690:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003692:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(LORA_DIO_GPIO_Port, &GPIO_InitStruct);
 8003694:	f7fd f95e 	bl	8000954 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIM_Pin SOS_Pin */
  GPIO_InitStruct.Pin = DIM_Pin|SOS_Pin;
 8003698:	23c0      	movs	r3, #192	; 0xc0
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800369e:	4bb1      	ldr	r3, [pc, #708]	; (8003964 <main+0x39c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036a0:	a909      	add	r1, sp, #36	; 0x24
 80036a2:	48ad      	ldr	r0, [pc, #692]	; (8003958 <main+0x390>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80036a4:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a6:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036a8:	f7fd f954 	bl	8000954 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80036ac:	0022      	movs	r2, r4
 80036ae:	0021      	movs	r1, r4
 80036b0:	2005      	movs	r0, #5
 80036b2:	f7fd f807 	bl	80006c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80036b6:	2005      	movs	r0, #5
 80036b8:	f7fd f834 	bl	8000724 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80036bc:	0022      	movs	r2, r4
 80036be:	0021      	movs	r1, r4
 80036c0:	2007      	movs	r0, #7
 80036c2:	f7fc ffff 	bl	80006c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80036c6:	2007      	movs	r0, #7
 80036c8:	f7fd f82c 	bl	8000724 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036cc:	6b33      	ldr	r3, [r6, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80036ce:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036d0:	432b      	orrs	r3, r5
 80036d2:	6333      	str	r3, [r6, #48]	; 0x30
 80036d4:	6b33      	ldr	r3, [r6, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80036d6:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036d8:	402b      	ands	r3, r5
 80036da:	9303      	str	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80036dc:	200a      	movs	r0, #10
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036de:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80036e0:	f7fc fff0 	bl	80006c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80036e4:	200a      	movs	r0, #10
 80036e6:	f7fd f81d 	bl	8000724 <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 80036ea:	489f      	ldr	r0, [pc, #636]	; (8003968 <main+0x3a0>)
 80036ec:	4b9f      	ldr	r3, [pc, #636]	; (800396c <main+0x3a4>)
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80036ee:	2680      	movs	r6, #128	; 0x80
  hspi1.Instance = SPI1;
 80036f0:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80036f2:	2382      	movs	r3, #130	; 0x82
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	6043      	str	r3, [r0, #4]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80036f8:	3bec      	subs	r3, #236	; 0xec
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80036fa:	00b6      	lsls	r6, r6, #2
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80036fc:	61c3      	str	r3, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 80036fe:	3b11      	subs	r3, #17
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003700:	6186      	str	r6, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 8003702:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003704:	6084      	str	r4, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003706:	60c4      	str	r4, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003708:	6104      	str	r4, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800370a:	6144      	str	r4, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800370c:	6204      	str	r4, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800370e:	6244      	str	r4, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003710:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003712:	f7fe f9d9 	bl	8001ac8 <HAL_SPI_Init>
  huart1.Instance = USART1;
 8003716:	4f96      	ldr	r7, [pc, #600]	; (8003970 <main+0x3a8>)
 8003718:	4b96      	ldr	r3, [pc, #600]	; (8003974 <main+0x3ac>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800371a:	0038      	movs	r0, r7
  huart1.Instance = USART1;
 800371c:	603b      	str	r3, [r7, #0]
  huart1.Init.BaudRate = 9600;
 800371e:	2396      	movs	r3, #150	; 0x96
 8003720:	019b      	lsls	r3, r3, #6
 8003722:	607b      	str	r3, [r7, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003724:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003726:	60bc      	str	r4, [r7, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003728:	617b      	str	r3, [r7, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800372a:	60fc      	str	r4, [r7, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800372c:	613c      	str	r4, [r7, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800372e:	61bc      	str	r4, [r7, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003730:	61fc      	str	r4, [r7, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003732:	623c      	str	r4, [r7, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003734:	627c      	str	r4, [r7, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003736:	f7ff f9c5 	bl	8002ac4 <HAL_UART_Init>
   HAL_NVIC_SetPriority(USART1_IRQn, 0, 1);
 800373a:	002a      	movs	r2, r5
 800373c:	0021      	movs	r1, r4
 800373e:	201b      	movs	r0, #27
 8003740:	f7fc ffc0 	bl	80006c4 <HAL_NVIC_SetPriority>
   HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003744:	201b      	movs	r0, #27
 8003746:	f7fc ffed 	bl	8000724 <HAL_NVIC_EnableIRQ>
  hspi2.Instance = SPI2;
 800374a:	488b      	ldr	r0, [pc, #556]	; (8003978 <main+0x3b0>)
 800374c:	4b8b      	ldr	r3, [pc, #556]	; (800397c <main+0x3b4>)
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800374e:	6186      	str	r6, [r0, #24]
  hspi2.Instance = SPI2;
 8003750:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003752:	2382      	movs	r3, #130	; 0x82
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	6043      	str	r3, [r0, #4]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003758:	3bec      	subs	r3, #236	; 0xec
 800375a:	61c3      	str	r3, [r0, #28]
  hspi2.Init.CRCPolynomial = 7;
 800375c:	3b11      	subs	r3, #17
 800375e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003760:	6084      	str	r4, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003762:	60c4      	str	r4, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003764:	6104      	str	r4, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003766:	6144      	str	r4, [r0, #20]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003768:	6204      	str	r4, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800376a:	6244      	str	r4, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800376c:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800376e:	f7fe f9ab 	bl	8001ac8 <HAL_SPI_Init>
  hi2c1.Instance = I2C1;
 8003772:	4e83      	ldr	r6, [pc, #524]	; (8003980 <main+0x3b8>)
 8003774:	4b83      	ldr	r3, [pc, #524]	; (8003984 <main+0x3bc>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003776:	0030      	movs	r0, r6
  hi2c1.Instance = I2C1;
 8003778:	6033      	str	r3, [r6, #0]
  hi2c1.Init.Timing = 0x00000708;
 800377a:	23e1      	movs	r3, #225	; 0xe1
 800377c:	00db      	lsls	r3, r3, #3
 800377e:	6073      	str	r3, [r6, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003780:	60f5      	str	r5, [r6, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8003782:	60b4      	str	r4, [r6, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003784:	6134      	str	r4, [r6, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003786:	6174      	str	r4, [r6, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003788:	61b4      	str	r4, [r6, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800378a:	61f4      	str	r4, [r6, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800378c:	6234      	str	r4, [r6, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800378e:	f7fd facb 	bl	8000d28 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003792:	0021      	movs	r1, r4
 8003794:	0030      	movs	r0, r6
 8003796:	f7fd fc4b 	bl	8001030 <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800379a:	0021      	movs	r1, r4
 800379c:	0030      	movs	r0, r6
 800379e:	f7fd fc6d 	bl	800107c <HAL_I2CEx_ConfigDigitalFilter>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037a2:	2210      	movs	r2, #16
 80037a4:	0021      	movs	r1, r4
 80037a6:	a809      	add	r0, sp, #36	; 0x24
 80037a8:	f000 fee5 	bl	8004576 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037ac:	2208      	movs	r2, #8
 80037ae:	0021      	movs	r1, r4
 80037b0:	a807      	add	r0, sp, #28
 80037b2:	f000 fee0 	bl	8004576 <memset>
  htim2.Instance = TIM2;
 80037b6:	2380      	movs	r3, #128	; 0x80
 80037b8:	4d73      	ldr	r5, [pc, #460]	; (8003988 <main+0x3c0>)
 80037ba:	05db      	lsls	r3, r3, #23
 80037bc:	602b      	str	r3, [r5, #0]
  htim2.Init.Prescaler = 200000;
 80037be:	4b73      	ldr	r3, [pc, #460]	; (800398c <main+0x3c4>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037c0:	0028      	movs	r0, r5
  htim2.Init.Prescaler = 200000;
 80037c2:	606b      	str	r3, [r5, #4]
  htim2.Init.Period = 1500;
 80037c4:	4b72      	ldr	r3, [pc, #456]	; (8003990 <main+0x3c8>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037c6:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 1500;
 80037c8:	60eb      	str	r3, [r5, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037ca:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037cc:	616c      	str	r4, [r5, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037ce:	f7fe fc41 	bl	8002054 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037d2:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037d4:	a909      	add	r1, sp, #36	; 0x24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037d6:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037d8:	0028      	movs	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037da:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037dc:	f7fe fc74 	bl	80020c8 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037e0:	a907      	add	r1, sp, #28
 80037e2:	0028      	movs	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037e4:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037e6:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037e8:	f7fe fd9c 	bl	8002324 <HAL_TIMEx_MasterConfigSynchronization>
  turnOnScreen(); //screen"4027.5184"
 80037ec:	f000 fa20 	bl	8003c30 <turnOnScreen>
  GPS_INIT(); //gps
 80037f0:	f7ff f99c 	bl	8002b2c <GPS_INIT>
  LORA_INIT(); //lora
 80037f4:	f7ff fdc4 	bl	8003380 <LORA_INIT>
  HR_APP_MODE(); //call function to put module in application mode
 80037f8:	f7ff fa34 	bl	8002c64 <HR_APP_MODE>
  HR_INIT();
 80037fc:	f7ff fabc 	bl	8002d78 <HR_INIT>
  HR_MFIO_SET();
 8003800:	f7ff fa5c 	bl	8002cbc <HR_MFIO_SET>
  shut30101();
 8003804:	f7ff fb40 	bl	8002e88 <shut30101>
  if ((&huart1)->RxState == HAL_UART_STATE_READY)
 8003808:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800380a:	2b20      	cmp	r3, #32
 800380c:	d104      	bne.n	8003818 <main+0x250>
	  HAL_UART_Receive_DMA(&huart1, tempdata, sizeof(tempdata)/sizeof(tempdata[0]));
 800380e:	2246      	movs	r2, #70	; 0x46
 8003810:	4960      	ldr	r1, [pc, #384]	; (8003994 <main+0x3cc>)
 8003812:	0038      	movs	r0, r7
 8003814:	f7fe fdb6 	bl	8002384 <HAL_UART_Receive_DMA>
 8003818:	2601      	movs	r6, #1
	  if ((&huart1)->RxState == HAL_UART_STATE_READY)
 800381a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800381c:	2b20      	cmp	r3, #32
 800381e:	d104      	bne.n	800382a <main+0x262>
		  HAL_UART_Receive_DMA(&huart1, tempdata, sizeof(tempdata)/sizeof(tempdata[0]));
 8003820:	2246      	movs	r2, #70	; 0x46
 8003822:	495c      	ldr	r1, [pc, #368]	; (8003994 <main+0x3cc>)
 8003824:	0038      	movs	r0, r7
 8003826:	f7fe fdad 	bl	8002384 <HAL_UART_Receive_DMA>
	  if (LORA_RECEIVED || (NAME_RECEIVED && FIRST))
 800382a:	4b5b      	ldr	r3, [pc, #364]	; (8003998 <main+0x3d0>)
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d107      	bne.n	8003842 <main+0x27a>
 8003832:	4b5a      	ldr	r3, [pc, #360]	; (800399c <main+0x3d4>)
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d054      	beq.n	80038e4 <main+0x31c>
 800383a:	4b59      	ldr	r3, [pc, #356]	; (80039a0 <main+0x3d8>)
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d050      	beq.n	80038e4 <main+0x31c>
		  if(GPS_FLAG && (!GPS_READY))
 8003842:	4b58      	ldr	r3, [pc, #352]	; (80039a4 <main+0x3dc>)
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d0e7      	beq.n	800381a <main+0x252>
 800384a:	4b57      	ldr	r3, [pc, #348]	; (80039a8 <main+0x3e0>)
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1e3      	bne.n	800381a <main+0x252>
			  if (tempdata[0] != '0') //if there is a fix
 8003852:	4c50      	ldr	r4, [pc, #320]	; (8003994 <main+0x3cc>)
 8003854:	7822      	ldrb	r2, [r4, #0]
 8003856:	2a30      	cmp	r2, #48	; 0x30
 8003858:	d103      	bne.n	8003862 <main+0x29a>
			  GPS_FLAG = 0;
 800385a:	2300      	movs	r3, #0
 800385c:	4a51      	ldr	r2, [pc, #324]	; (80039a4 <main+0x3dc>)
 800385e:	7013      	strb	r3, [r2, #0]
 8003860:	e7db      	b.n	800381a <main+0x252>
							  data[j] = tempdata[i];
 8003862:	4d52      	ldr	r5, [pc, #328]	; (80039ac <main+0x3e4>)
 8003864:	0018      	movs	r0, r3
 8003866:	2201      	movs	r2, #1
 8003868:	46ac      	mov	ip, r5
 800386a:	9301      	str	r3, [sp, #4]
						  if ((tempdata[i] == '$') && (tempdata[i+1] == 'G'))
 800386c:	1e55      	subs	r5, r2, #1
 800386e:	5d65      	ldrb	r5, [r4, r5]
 8003870:	2d24      	cmp	r5, #36	; 0x24
 8003872:	d102      	bne.n	800387a <main+0x2b2>
 8003874:	5d11      	ldrb	r1, [r2, r4]
 8003876:	2947      	cmp	r1, #71	; 0x47
 8003878:	d001      	beq.n	800387e <main+0x2b6>
						  if (found)
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00b      	beq.n	8003896 <main+0x2ce>
							  data[j] = tempdata[i];
 800387e:	4663      	mov	r3, ip
 8003880:	541d      	strb	r5, [r3, r0]
							  j++;
 8003882:	3001      	adds	r0, #1
 8003884:	b2c0      	uxtb	r0, r0
 8003886:	0033      	movs	r3, r6
							  if (tempdata[i] == ',')
 8003888:	2d2c      	cmp	r5, #44	; 0x2c
 800388a:	d104      	bne.n	8003896 <main+0x2ce>
								  commaCnt++;
 800388c:	9901      	ldr	r1, [sp, #4]
 800388e:	3101      	adds	r1, #1
 8003890:	b2cb      	uxtb	r3, r1
 8003892:	9301      	str	r3, [sp, #4]
 8003894:	0033      	movs	r3, r6
 8003896:	3201      	adds	r2, #1
				  for(int i = 0; i < ((sizeof(tempdata) - 1)); i++)
 8003898:	2a46      	cmp	r2, #70	; 0x46
 800389a:	d002      	beq.n	80038a2 <main+0x2da>
					  if (commaCnt < 8)
 800389c:	9901      	ldr	r1, [sp, #4]
 800389e:	2907      	cmp	r1, #7
 80038a0:	d9e4      	bls.n	800386c <main+0x2a4>
				  if (parseData())
 80038a2:	f7ff f963 	bl	8002b6c <parseData>
 80038a6:	2800      	cmp	r0, #0
 80038a8:	d0d7      	beq.n	800385a <main+0x292>
					  GPS_READY = 1;
 80038aa:	4b3f      	ldr	r3, [pc, #252]	; (80039a8 <main+0x3e0>)
					  NAME_RECEIVED = 0;
 80038ac:	4a3b      	ldr	r2, [pc, #236]	; (800399c <main+0x3d4>)
					  GPS_READY = 1;
 80038ae:	701e      	strb	r6, [r3, #0]
					  NAME_RECEIVED = 0;
 80038b0:	2300      	movs	r3, #0
 80038b2:	7013      	strb	r3, [r2, #0]
					  LORA_RECEIVED = 0;
 80038b4:	4a38      	ldr	r2, [pc, #224]	; (8003998 <main+0x3d0>)
					  if (!isSelfSetup)
 80038b6:	4c3e      	ldr	r4, [pc, #248]	; (80039b0 <main+0x3e8>)
					  LORA_RECEIVED = 0;
 80038b8:	7013      	strb	r3, [r2, #0]
					  FIRST = 0;
 80038ba:	4a39      	ldr	r2, [pc, #228]	; (80039a0 <main+0x3d8>)
 80038bc:	7013      	strb	r3, [r2, #0]
					  if (!isSelfSetup)
 80038be:	7823      	ldrb	r3, [r4, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d102      	bne.n	80038ca <main+0x302>
						  setupScreen();
 80038c4:	f000 fa60 	bl	8003d88 <setupScreen>
						  isSelfSetup = 1;
 80038c8:	7026      	strb	r6, [r4, #0]
					  displayActiveHR();
 80038ca:	f000 fc1f 	bl	800410c <displayActiveHR>
					  HAL_Delay(500);
 80038ce:	20fa      	movs	r0, #250	; 0xfa
 80038d0:	0040      	lsls	r0, r0, #1
 80038d2:	f7fc fee7 	bl	80006a4 <HAL_Delay>
					  if (!SOS_FLAG)
 80038d6:	4b37      	ldr	r3, [pc, #220]	; (80039b4 <main+0x3ec>)
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1bd      	bne.n	800385a <main+0x292>
						  start30101();
 80038de:	f7ff fafd 	bl	8002edc <start30101>
 80038e2:	e7ba      	b.n	800385a <main+0x292>
	  else if (GPS_READY && HR_READY) //send to screen
 80038e4:	4d30      	ldr	r5, [pc, #192]	; (80039a8 <main+0x3e0>)
 80038e6:	782b      	ldrb	r3, [r5, #0]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d009      	beq.n	8003900 <main+0x338>
 80038ec:	4c32      	ldr	r4, [pc, #200]	; (80039b8 <main+0x3f0>)
 80038ee:	7823      	ldrb	r3, [r4, #0]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d005      	beq.n	8003900 <main+0x338>
		  packet_create(); //send packet to BST
 80038f4:	f7ff fdaa 	bl	800344c <packet_create>
		  GPS_READY = 0;
 80038f8:	2300      	movs	r3, #0
 80038fa:	702b      	strb	r3, [r5, #0]
		  LORA_FLAG = 0;
 80038fc:	7023      	strb	r3, [r4, #0]
 80038fe:	e78c      	b.n	800381a <main+0x252>
	  else if(LORA_FLAG)
 8003900:	4c2e      	ldr	r4, [pc, #184]	; (80039bc <main+0x3f4>)
 8003902:	7823      	ldrb	r3, [r4, #0]
 8003904:	9301      	str	r3, [sp, #4]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00a      	beq.n	8003920 <main+0x358>
		  if (!isSelfSetup)
 800390a:	4d29      	ldr	r5, [pc, #164]	; (80039b0 <main+0x3e8>)
 800390c:	782b      	ldrb	r3, [r5, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d102      	bne.n	8003918 <main+0x350>
			  setupScreen();
 8003912:	f000 fa39 	bl	8003d88 <setupScreen>
			  isSelfSetup = 1;
 8003916:	702e      	strb	r6, [r5, #0]
		  receiveData();
 8003918:	f7ff fc60 	bl	80031dc <receiveData>
		  LORA_FLAG = 0;
 800391c:	2300      	movs	r3, #0
 800391e:	e7ed      	b.n	80038fc <main+0x334>
	  else if(DIM_FLAG)
 8003920:	4d27      	ldr	r5, [pc, #156]	; (80039c0 <main+0x3f8>)
 8003922:	782b      	ldrb	r3, [r5, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d100      	bne.n	800392a <main+0x362>
 8003928:	e777      	b.n	800381a <main+0x252>
		  if(isDim)
 800392a:	4c26      	ldr	r4, [pc, #152]	; (80039c4 <main+0x3fc>)
			  sendCMD(contrastHigh, (uint16_t)sizeof(contrastHigh));
 800392c:	2102      	movs	r1, #2
		  if(isDim)
 800392e:	7823      	ldrb	r3, [r4, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d008      	beq.n	8003946 <main+0x37e>
			  sendCMD(contrastHigh, (uint16_t)sizeof(contrastHigh));
 8003934:	4824      	ldr	r0, [pc, #144]	; (80039c8 <main+0x400>)
 8003936:	f000 f937 	bl	8003ba8 <sendCMD>
			  isDim = 0;
 800393a:	466b      	mov	r3, sp
 800393c:	791b      	ldrb	r3, [r3, #4]
 800393e:	7023      	strb	r3, [r4, #0]
		  DIM_FLAG = 0;
 8003940:	2300      	movs	r3, #0
 8003942:	702b      	strb	r3, [r5, #0]
 8003944:	e769      	b.n	800381a <main+0x252>
			  sendCMD(contrastLow, (uint16_t)sizeof(contrastLow));
 8003946:	4821      	ldr	r0, [pc, #132]	; (80039cc <main+0x404>)
 8003948:	f000 f92e 	bl	8003ba8 <sendCMD>
			  isDim = 1;
 800394c:	7026      	strb	r6, [r4, #0]
 800394e:	e7f7      	b.n	8003940 <main+0x378>
 8003950:	40021000 	.word	0x40021000
 8003954:	50000800 	.word	0x50000800
 8003958:	50000400 	.word	0x50000400
 800395c:	00005021 	.word	0x00005021
 8003960:	10110000 	.word	0x10110000
 8003964:	10210000 	.word	0x10210000
 8003968:	2000087c 	.word	0x2000087c
 800396c:	40013000 	.word	0x40013000
 8003970:	20000798 	.word	0x20000798
 8003974:	40013800 	.word	0x40013800
 8003978:	200006a8 	.word	0x200006a8
 800397c:	40003800 	.word	0x40003800
 8003980:	20000704 	.word	0x20000704
 8003984:	40005400 	.word	0x40005400
 8003988:	200008d8 	.word	0x200008d8
 800398c:	00030d40 	.word	0x00030d40
 8003990:	000005dc 	.word	0x000005dc
 8003994:	200005dd 	.word	0x200005dd
 8003998:	2000058d 	.word	0x2000058d
 800399c:	2000058e 	.word	0x2000058e
 80039a0:	20000064 	.word	0x20000064
 80039a4:	20000587 	.word	0x20000587
 80039a8:	20000588 	.word	0x20000588
 80039ac:	20000593 	.word	0x20000593
 80039b0:	20000624 	.word	0x20000624
 80039b4:	2000058f 	.word	0x2000058f
 80039b8:	2000058a 	.word	0x2000058a
 80039bc:	2000058c 	.word	0x2000058c
 80039c0:	20000586 	.word	0x20000586
 80039c4:	200005dc 	.word	0x200005dc
 80039c8:	20000065 	.word	0x20000065
 80039cc:	20000067 	.word	0x20000067

080039d0 <HAL_UART_RxCpltCallback>:
}

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80039d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80039d2:	2080      	movs	r0, #128	; 0x80
 80039d4:	2480      	movs	r4, #128	; 0x80
 80039d6:	2680      	movs	r6, #128	; 0x80
 80039d8:	2520      	movs	r5, #32
	NVIC_DisableIRQ(EXTI4_15_IRQn);
	NVIC_DisableIRQ(EXTI0_1_IRQn);
	NVIC_DisableIRQ(USART1_IRQn);
	NVIC_DisableIRQ(DMA1_Channel2_3_IRQn);

	GPS_FLAG = 1; //GPS
 80039da:	2101      	movs	r1, #1
 80039dc:	4b0c      	ldr	r3, [pc, #48]	; (8003a10 <HAL_UART_RxCpltCallback+0x40>)
 80039de:	0524      	lsls	r4, r4, #20
 80039e0:	1d1a      	adds	r2, r3, #4
 80039e2:	00c0      	lsls	r0, r0, #3
 80039e4:	67d6      	str	r6, [r2, #124]	; 0x7c
 80039e6:	67d5      	str	r5, [r2, #124]	; 0x7c
 80039e8:	67d4      	str	r4, [r2, #124]	; 0x7c
 80039ea:	67d0      	str	r0, [r2, #124]	; 0x7c
 80039ec:	4a09      	ldr	r2, [pc, #36]	; (8003a14 <HAL_UART_RxCpltCallback+0x44>)
 80039ee:	7011      	strb	r1, [r2, #0]
	__HAL_UART_FLUSH_DRREGISTER(&huart1); // Clear the buffer to prevent overrun
 80039f0:	4a09      	ldr	r2, [pc, #36]	; (8003a18 <HAL_UART_RxCpltCallback+0x48>)
 80039f2:	3107      	adds	r1, #7
 80039f4:	6812      	ldr	r2, [r2, #0]
 80039f6:	6997      	ldr	r7, [r2, #24]
 80039f8:	4339      	orrs	r1, r7
 80039fa:	6191      	str	r1, [r2, #24]
 80039fc:	2110      	movs	r1, #16
 80039fe:	6997      	ldr	r7, [r2, #24]
 8003a00:	4339      	orrs	r1, r7
 8003a02:	6191      	str	r1, [r2, #24]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003a04:	601e      	str	r6, [r3, #0]
 8003a06:	601d      	str	r5, [r3, #0]
 8003a08:	601c      	str	r4, [r3, #0]
 8003a0a:	6018      	str	r0, [r3, #0]

	NVIC_EnableIRQ(EXTI4_15_IRQn);
	NVIC_EnableIRQ(EXTI0_1_IRQn);
	NVIC_EnableIRQ(USART1_IRQn);
	NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
}
 8003a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	e000e100 	.word	0xe000e100
 8003a14:	20000587 	.word	0x20000587
 8003a18:	20000798 	.word	0x20000798

08003a1c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003a1e:	2220      	movs	r2, #32
 8003a20:	2680      	movs	r6, #128	; 0x80
 8003a22:	4b2f      	ldr	r3, [pc, #188]	; (8003ae0 <HAL_GPIO_EXTI_Callback+0xc4>)
 8003a24:	4d2f      	ldr	r5, [pc, #188]	; (8003ae4 <HAL_GPIO_EXTI_Callback+0xc8>)
 8003a26:	67de      	str	r6, [r3, #124]	; 0x7c
 8003a28:	67da      	str	r2, [r3, #124]	; 0x7c
 8003a2a:	2280      	movs	r2, #128	; 0x80
 8003a2c:	0512      	lsls	r2, r2, #20
 8003a2e:	67da      	str	r2, [r3, #124]	; 0x7c
 8003a30:	2280      	movs	r2, #128	; 0x80
 8003a32:	00d2      	lsls	r2, r2, #3
 8003a34:	67da      	str	r2, [r3, #124]	; 0x7c
	NVIC_DisableIRQ(EXTI4_15_IRQn);
	NVIC_DisableIRQ(EXTI0_1_IRQn);
	NVIC_DisableIRQ(USART1_IRQn);
	NVIC_DisableIRQ(DMA1_Channel2_3_IRQn);

	if(GPIO_Pin == HR_MFIO_Pin) //HR
 8003a36:	2380      	movs	r3, #128	; 0x80
{
 8003a38:	af00      	add	r7, sp, #0
	if(GPIO_Pin == HR_MFIO_Pin) //HR
 8003a3a:	021b      	lsls	r3, r3, #8
 8003a3c:	002c      	movs	r4, r5
 8003a3e:	4298      	cmp	r0, r3
 8003a40:	d136      	bne.n	8003ab0 <HAL_GPIO_EXTI_Callback+0x94>
	{
 8003a42:	466b      	mov	r3, sp
		uint8_t received_data[MAX_BUFF];
 8003a44:	466a      	mov	r2, sp
	{
 8003a46:	607b      	str	r3, [r7, #4]
		uint8_t received_data[MAX_BUFF];
 8003a48:	4b27      	ldr	r3, [pc, #156]	; (8003ae8 <HAL_GPIO_EXTI_Callback+0xcc>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	3307      	adds	r3, #7
 8003a4e:	08db      	lsrs	r3, r3, #3
 8003a50:	00db      	lsls	r3, r3, #3
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	469d      	mov	sp, r3
		HR_READ(received_data);
 8003a56:	4668      	mov	r0, sp
 8003a58:	f7ff faa4 	bl	8002fa4 <HR_READ>

		if(!HR_FLAG)
 8003a5c:	4b23      	ldr	r3, [pc, #140]	; (8003aec <HAL_GPIO_EXTI_Callback+0xd0>)
 8003a5e:	781a      	ldrb	r2, [r3, #0]
 8003a60:	2a00      	cmp	r2, #0
 8003a62:	d104      	bne.n	8003a6e <HAL_GPIO_EXTI_Callback+0x52>
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003a64:	602e      	str	r6, [r5, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	469d      	mov	sp, r3

	NVIC_EnableIRQ(EXTI4_15_IRQn);
	NVIC_EnableIRQ(EXTI0_1_IRQn);
	NVIC_EnableIRQ(USART1_IRQn);
	NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
}
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			HR_FLAG = 0;
 8003a6e:	2200      	movs	r2, #0
			HR_READY = 1;
 8003a70:	2601      	movs	r6, #1
			HR_FLAG = 0;
 8003a72:	701a      	strb	r2, [r3, #0]
			if (!isSelfSetup)
 8003a74:	4d1e      	ldr	r5, [pc, #120]	; (8003af0 <HAL_GPIO_EXTI_Callback+0xd4>)
			HR_READY = 1;
 8003a76:	4b1f      	ldr	r3, [pc, #124]	; (8003af4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8003a78:	701e      	strb	r6, [r3, #0]
			if (!isSelfSetup)
 8003a7a:	782b      	ldrb	r3, [r5, #0]
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d102      	bne.n	8003a86 <HAL_GPIO_EXTI_Callback+0x6a>
				setupScreen();
 8003a80:	f000 f982 	bl	8003d88 <setupScreen>
				isSelfSetup = 1;
 8003a84:	702e      	strb	r6, [r5, #0]
			user1Info(heartrate, SPO2);
 8003a86:	4b1c      	ldr	r3, [pc, #112]	; (8003af8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8003a88:	7819      	ldrb	r1, [r3, #0]
 8003a8a:	4b1c      	ldr	r3, [pc, #112]	; (8003afc <HAL_GPIO_EXTI_Callback+0xe0>)
 8003a8c:	7818      	ldrb	r0, [r3, #0]
 8003a8e:	f000 fabb 	bl	8004008 <user1Info>
			removeActiveHR();
 8003a92:	f000 fb5b 	bl	800414c <removeActiveHR>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	469d      	mov	sp, r3
 8003a9a:	2380      	movs	r3, #128	; 0x80
 8003a9c:	6023      	str	r3, [r4, #0]
 8003a9e:	3b60      	subs	r3, #96	; 0x60
 8003aa0:	6023      	str	r3, [r4, #0]
 8003aa2:	2380      	movs	r3, #128	; 0x80
 8003aa4:	051b      	lsls	r3, r3, #20
 8003aa6:	6023      	str	r3, [r4, #0]
 8003aa8:	2380      	movs	r3, #128	; 0x80
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	6023      	str	r3, [r4, #0]
 8003aae:	e7dc      	b.n	8003a6a <HAL_GPIO_EXTI_Callback+0x4e>
	else if (GPIO_Pin == GPIO_PIN_1) //LORA RECEIVE
 8003ab0:	2802      	cmp	r0, #2
 8003ab2:	d103      	bne.n	8003abc <HAL_GPIO_EXTI_Callback+0xa0>
		LORA_FLAG = 1;
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	4b12      	ldr	r3, [pc, #72]	; (8003b00 <HAL_GPIO_EXTI_Callback+0xe4>)
		SOS_FLAG = 1;
 8003ab8:	701a      	strb	r2, [r3, #0]
 8003aba:	e7ee      	b.n	8003a9a <HAL_GPIO_EXTI_Callback+0x7e>
	else if (GPIO_Pin == DIM_Pin) //DIM SCREEN
 8003abc:	2380      	movs	r3, #128	; 0x80
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	4298      	cmp	r0, r3
 8003ac2:	d102      	bne.n	8003aca <HAL_GPIO_EXTI_Callback+0xae>
		DIM_FLAG = 1;
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	4b0f      	ldr	r3, [pc, #60]	; (8003b04 <HAL_GPIO_EXTI_Callback+0xe8>)
 8003ac8:	e7f6      	b.n	8003ab8 <HAL_GPIO_EXTI_Callback+0x9c>
	else if (GPIO_Pin == SOS_Pin)
 8003aca:	2380      	movs	r3, #128	; 0x80
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	4298      	cmp	r0, r3
 8003ad0:	d1e3      	bne.n	8003a9a <HAL_GPIO_EXTI_Callback+0x7e>
		HAL_TIM_Base_Start_IT(&htim2);
 8003ad2:	480d      	ldr	r0, [pc, #52]	; (8003b08 <HAL_GPIO_EXTI_Callback+0xec>)
 8003ad4:	f7fe fad9 	bl	800208a <HAL_TIM_Base_Start_IT>
		SOS_FLAG = 1;
 8003ad8:	2201      	movs	r2, #1
 8003ada:	4b0c      	ldr	r3, [pc, #48]	; (8003b0c <HAL_GPIO_EXTI_Callback+0xf0>)
 8003adc:	e7ec      	b.n	8003ab8 <HAL_GPIO_EXTI_Callback+0x9c>
 8003ade:	46c0      	nop			; (mov r8, r8)
 8003ae0:	e000e104 	.word	0xe000e104
 8003ae4:	e000e100 	.word	0xe000e100
 8003ae8:	2000005b 	.word	0x2000005b
 8003aec:	20000589 	.word	0x20000589
 8003af0:	20000624 	.word	0x20000624
 8003af4:	2000058a 	.word	0x2000058a
 8003af8:	20000590 	.word	0x20000590
 8003afc:	200005da 	.word	0x200005da
 8003b00:	2000058c 	.word	0x2000058c
 8003b04:	20000586 	.word	0x20000586
 8003b08:	200008d8 	.word	0x200008d8
 8003b0c:	2000058f 	.word	0x2000058f

08003b10 <HAL_TIM_PeriodElapsedCallback>:
  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003b10:	2280      	movs	r2, #128	; 0x80
 8003b12:	4b1e      	ldr	r3, [pc, #120]	; (8003b8c <HAL_TIM_PeriodElapsedCallback+0x7c>)

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim2) {
 8003b14:	b570      	push	{r4, r5, r6, lr}
 8003b16:	67da      	str	r2, [r3, #124]	; 0x7c
 8003b18:	3a60      	subs	r2, #96	; 0x60
 8003b1a:	67da      	str	r2, [r3, #124]	; 0x7c
 8003b1c:	2280      	movs	r2, #128	; 0x80
 8003b1e:	0512      	lsls	r2, r2, #20
 8003b20:	67da      	str	r2, [r3, #124]	; 0x7c
 8003b22:	2280      	movs	r2, #128	; 0x80
	NVIC_DisableIRQ(EXTI4_15_IRQn);
	NVIC_DisableIRQ(EXTI0_1_IRQn);
	NVIC_DisableIRQ(USART1_IRQn);
	NVIC_DisableIRQ(DMA1_Channel2_3_IRQn);

	if(SOS_FLAG == 1) {
 8003b24:	4c1a      	ldr	r4, [pc, #104]	; (8003b90 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003b26:	00d2      	lsls	r2, r2, #3
 8003b28:	67da      	str	r2, [r3, #124]	; 0x7c
 8003b2a:	7823      	ldrb	r3, [r4, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim2) {
 8003b2c:	0005      	movs	r5, r0
	if(SOS_FLAG == 1) {
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d105      	bne.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0x2e>
		HAL_TIM_Base_Stop_IT(htim2);
 8003b32:	f7fe fab9 	bl	80020a8 <HAL_TIM_Base_Stop_IT>
		clearSOS();
 8003b36:	f000 fa47 	bl	8003fc8 <clearSOS>
		SOS_FLAG = 0;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	7023      	strb	r3, [r4, #0]
	}
	if(timer_flag == 1) {
 8003b3e:	4b15      	ldr	r3, [pc, #84]	; (8003b94 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003b40:	781e      	ldrb	r6, [r3, #0]
 8003b42:	2e01      	cmp	r6, #1
 8003b44:	d11f      	bne.n	8003b86 <HAL_TIM_PeriodElapsedCallback+0x76>
		__HAL_TIM_CLEAR_IT(htim2 ,TIM_IT_UPDATE);
 8003b46:	2102      	movs	r1, #2
 8003b48:	682a      	ldr	r2, [r5, #0]
 8003b4a:	4249      	negs	r1, r1
 8003b4c:	6111      	str	r1, [r2, #16]
		timer_flag = 0;
		if(!HAL_GPIO_ReadPin(GPIOB, SOS_Pin)) {
 8003b4e:	2180      	movs	r1, #128	; 0x80
		timer_flag = 0;
 8003b50:	2200      	movs	r2, #0
		if(!HAL_GPIO_ReadPin(GPIOB, SOS_Pin)) {
 8003b52:	0089      	lsls	r1, r1, #2
 8003b54:	4810      	ldr	r0, [pc, #64]	; (8003b98 <HAL_TIM_PeriodElapsedCallback+0x88>)
		timer_flag = 0;
 8003b56:	701a      	strb	r2, [r3, #0]
		if(!HAL_GPIO_ReadPin(GPIOB, SOS_Pin)) {
 8003b58:	f7fc ffb2 	bl	8000ac0 <HAL_GPIO_ReadPin>
 8003b5c:	2800      	cmp	r0, #0
 8003b5e:	d106      	bne.n	8003b6e <HAL_TIM_PeriodElapsedCallback+0x5e>
			sendPacket(sos, sizeof(sos));
 8003b60:	2107      	movs	r1, #7
 8003b62:	480e      	ldr	r0, [pc, #56]	; (8003b9c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003b64:	f7ff fbbc 	bl	80032e0 <sendPacket>
			sendSOS();
 8003b68:	f000 fa0e 	bl	8003f88 <sendSOS>
			SOS_FLAG = 1;
 8003b6c:	7026      	strb	r6, [r4, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003b6e:	2280      	movs	r2, #128	; 0x80
 8003b70:	4b0b      	ldr	r3, [pc, #44]	; (8003ba0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	3a60      	subs	r2, #96	; 0x60
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	2280      	movs	r2, #128	; 0x80
 8003b7a:	0512      	lsls	r2, r2, #20
 8003b7c:	601a      	str	r2, [r3, #0]
 8003b7e:	2280      	movs	r2, #128	; 0x80
 8003b80:	00d2      	lsls	r2, r2, #3
 8003b82:	601a      	str	r2, [r3, #0]
	//NVIC_EnableIRQ(EXTI4_15_IRQn);
	NVIC_EnableIRQ(EXTI4_15_IRQn);
	NVIC_EnableIRQ(EXTI0_1_IRQn);
	NVIC_EnableIRQ(USART1_IRQn);
	NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
}
 8003b84:	bd70      	pop	{r4, r5, r6, pc}
		timer_flag = 1;
 8003b86:	2201      	movs	r2, #1
 8003b88:	701a      	strb	r2, [r3, #0]
 8003b8a:	e7f0      	b.n	8003b6e <HAL_TIM_PeriodElapsedCallback+0x5e>
 8003b8c:	e000e104 	.word	0xe000e104
 8003b90:	2000058f 	.word	0x2000058f
 8003b94:	20000623 	.word	0x20000623
 8003b98:	50000400 	.word	0x50000400
 8003b9c:	20000069 	.word	0x20000069
 8003ba0:	e000e100 	.word	0xe000e100

08003ba4 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003ba4:	4770      	bx	lr
	...

08003ba8 <sendCMD>:
	sendCMD(page,(uint16_t)sizeof(page));
	sendCMD(col, (uint16_t)sizeof(col));
	sendString(message,0x00);
}

void sendCMD(uint8_t *cmd, uint16_t size) {
 8003ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003baa:	000f      	movs	r7, r1
	//set dc low
	HAL_GPIO_WritePin(oled_DC_GPIO_Port,  oled_DC_Pin, GPIO_PIN_RESET);
	//set CS low

	HAL_GPIO_WritePin(oled_NSS_GPIO_Port,  oled_NSS_Pin, GPIO_PIN_RESET);
 8003bac:	2580      	movs	r5, #128	; 0x80
	HAL_GPIO_WritePin(oled_DC_GPIO_Port,  oled_DC_Pin, GPIO_PIN_RESET);
 8003bae:	2180      	movs	r1, #128	; 0x80
 8003bb0:	4c0c      	ldr	r4, [pc, #48]	; (8003be4 <sendCMD+0x3c>)
void sendCMD(uint8_t *cmd, uint16_t size) {
 8003bb2:	0006      	movs	r6, r0
	HAL_GPIO_WritePin(oled_NSS_GPIO_Port,  oled_NSS_Pin, GPIO_PIN_RESET);
 8003bb4:	016d      	lsls	r5, r5, #5
	HAL_GPIO_WritePin(oled_DC_GPIO_Port,  oled_DC_Pin, GPIO_PIN_RESET);
 8003bb6:	0020      	movs	r0, r4
 8003bb8:	2200      	movs	r2, #0
 8003bba:	01c9      	lsls	r1, r1, #7
 8003bbc:	f7fc ff86 	bl	8000acc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(oled_NSS_GPIO_Port,  oled_NSS_Pin, GPIO_PIN_RESET);
 8003bc0:	0029      	movs	r1, r5
 8003bc2:	0020      	movs	r0, r4
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f7fc ff81 	bl	8000acc <HAL_GPIO_WritePin>
	//send cmd
	HAL_SPI_Transmit(&hspi2, cmd, size, 1000);
 8003bca:	23fa      	movs	r3, #250	; 0xfa
 8003bcc:	003a      	movs	r2, r7
 8003bce:	0031      	movs	r1, r6
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	4805      	ldr	r0, [pc, #20]	; (8003be8 <sendCMD+0x40>)
 8003bd4:	f7fd ffb8 	bl	8001b48 <HAL_SPI_Transmit>
	//set CS high

	HAL_GPIO_WritePin(oled_NSS_GPIO_Port,  oled_NSS_Pin, GPIO_PIN_SET);
 8003bd8:	0029      	movs	r1, r5
 8003bda:	2201      	movs	r2, #1
 8003bdc:	0020      	movs	r0, r4
 8003bde:	f7fc ff75 	bl	8000acc <HAL_GPIO_WritePin>

}
 8003be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003be4:	50000400 	.word	0x50000400
 8003be8:	200006a8 	.word	0x200006a8

08003bec <sendDATA>:

void sendDATA(uint8_t *data, uint16_t size) {
 8003bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bee:	000f      	movs	r7, r1
	//set dc high

	HAL_GPIO_WritePin(oled_DC_GPIO_Port, oled_DC_Pin, GPIO_PIN_SET);
	//set CS low

	HAL_GPIO_WritePin(oled_NSS_GPIO_Port,  oled_NSS_Pin, GPIO_PIN_RESET);
 8003bf0:	2580      	movs	r5, #128	; 0x80
	HAL_GPIO_WritePin(oled_DC_GPIO_Port, oled_DC_Pin, GPIO_PIN_SET);
 8003bf2:	2180      	movs	r1, #128	; 0x80
 8003bf4:	4c0c      	ldr	r4, [pc, #48]	; (8003c28 <sendDATA+0x3c>)
void sendDATA(uint8_t *data, uint16_t size) {
 8003bf6:	0006      	movs	r6, r0
	HAL_GPIO_WritePin(oled_NSS_GPIO_Port,  oled_NSS_Pin, GPIO_PIN_RESET);
 8003bf8:	016d      	lsls	r5, r5, #5
	HAL_GPIO_WritePin(oled_DC_GPIO_Port, oled_DC_Pin, GPIO_PIN_SET);
 8003bfa:	0020      	movs	r0, r4
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	01c9      	lsls	r1, r1, #7
 8003c00:	f7fc ff64 	bl	8000acc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(oled_NSS_GPIO_Port,  oled_NSS_Pin, GPIO_PIN_RESET);
 8003c04:	0029      	movs	r1, r5
 8003c06:	0020      	movs	r0, r4
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f7fc ff5f 	bl	8000acc <HAL_GPIO_WritePin>
	//sendData
	//for(int i=0; i<dataSize;i++);
	HAL_SPI_Transmit(&hspi2, data, size, 1000);
 8003c0e:	23fa      	movs	r3, #250	; 0xfa
 8003c10:	003a      	movs	r2, r7
 8003c12:	0031      	movs	r1, r6
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4805      	ldr	r0, [pc, #20]	; (8003c2c <sendDATA+0x40>)
 8003c18:	f7fd ff96 	bl	8001b48 <HAL_SPI_Transmit>
	//set CS high
	HAL_GPIO_WritePin(oled_NSS_GPIO_Port,  oled_NSS_Pin, GPIO_PIN_SET);
 8003c1c:	0029      	movs	r1, r5
 8003c1e:	2201      	movs	r2, #1
 8003c20:	0020      	movs	r0, r4
 8003c22:	f7fc ff53 	bl	8000acc <HAL_GPIO_WritePin>
	//set dc high

	//HAL_GPIO_WritePin(oled_DC_GPIO_Port, oled_DC_Pin, GPIO_PIN_RESET);
}
 8003c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c28:	50000400 	.word	0x50000400
 8003c2c:	200006a8 	.word	0x200006a8

08003c30 <turnOnScreen>:
HAL_GPIO_WritePin(oled_RES_GPIO_Port, oled_RES_Pin, GPIO_PIN_SET);
 8003c30:	2180      	movs	r1, #128	; 0x80
 8003c32:	20a0      	movs	r0, #160	; 0xa0
void turnOnScreen(){
 8003c34:	b530      	push	{r4, r5, lr}
HAL_GPIO_WritePin(oled_RES_GPIO_Port, oled_RES_Pin, GPIO_PIN_SET);
 8003c36:	2201      	movs	r2, #1
void turnOnScreen(){
 8003c38:	b085      	sub	sp, #20
HAL_GPIO_WritePin(oled_RES_GPIO_Port, oled_RES_Pin, GPIO_PIN_SET);
 8003c3a:	0049      	lsls	r1, r1, #1
 8003c3c:	05c0      	lsls	r0, r0, #23
 8003c3e:	f7fc ff45 	bl	8000acc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(oled_NSS_GPIO_Port, oled_NSS_Pin, GPIO_PIN_SET);
 8003c42:	2180      	movs	r1, #128	; 0x80
	uint8_t turnOn[] = {0xA8, 0x3F, 0xD3, 0x00, 0x20,0x10, 0xAF, 0xAC};// 0xAF}; //need to change
 8003c44:	2508      	movs	r5, #8
HAL_GPIO_WritePin(oled_NSS_GPIO_Port, oled_NSS_Pin, GPIO_PIN_SET);
 8003c46:	2201      	movs	r2, #1
 8003c48:	0149      	lsls	r1, r1, #5
 8003c4a:	480f      	ldr	r0, [pc, #60]	; (8003c88 <turnOnScreen+0x58>)
 8003c4c:	f7fc ff3e 	bl	8000acc <HAL_GPIO_WritePin>
	uint8_t turnOn[] = {0xA8, 0x3F, 0xD3, 0x00, 0x20,0x10, 0xAF, 0xAC};// 0xAF}; //need to change
 8003c50:	4c0e      	ldr	r4, [pc, #56]	; (8003c8c <turnOnScreen+0x5c>)
 8003c52:	002a      	movs	r2, r5
 8003c54:	0021      	movs	r1, r4
 8003c56:	a802      	add	r0, sp, #8
 8003c58:	f000 fc84 	bl	8004564 <memcpy>
	uint8_t orientation[]={0xC8, 0xA1};
 8003c5c:	1961      	adds	r1, r4, r5
 8003c5e:	2402      	movs	r4, #2
 8003c60:	a801      	add	r0, sp, #4
 8003c62:	0022      	movs	r2, r4
 8003c64:	f000 fc7e 	bl	8004564 <memcpy>
	 sendCMD(turnOn, (uint16_t)sizeof(turnOn));
 8003c68:	0029      	movs	r1, r5
 8003c6a:	a802      	add	r0, sp, #8
 8003c6c:	f7ff ff9c 	bl	8003ba8 <sendCMD>
	  sendCMD(orientation, (uint16_t)sizeof(orientation));
 8003c70:	0021      	movs	r1, r4
 8003c72:	a801      	add	r0, sp, #4
 8003c74:	f7ff ff98 	bl	8003ba8 <sendCMD>
	  sendDATA(MARSBMP, (uint16_t)sizeof(MARSBMP));
 8003c78:	2180      	movs	r1, #128	; 0x80
 8003c7a:	4805      	ldr	r0, [pc, #20]	; (8003c90 <turnOnScreen+0x60>)
 8003c7c:	00c9      	lsls	r1, r1, #3
 8003c7e:	f7ff ffb5 	bl	8003bec <sendDATA>
}
 8003c82:	b005      	add	sp, #20
 8003c84:	bd30      	pop	{r4, r5, pc}
 8003c86:	46c0      	nop			; (mov r8, r8)
 8003c88:	50000400 	.word	0x50000400
 8003c8c:	080045f1 	.word	0x080045f1
 8003c90:	20000070 	.word	0x20000070

08003c94 <clearScreen>:

void clearScreen(){
 8003c94:	b510      	push	{r4, lr}
 8003c96:	2480      	movs	r4, #128	; 0x80
 8003c98:	00e4      	lsls	r4, r4, #3
	for (int i=0; i<1024; i++){
		  sendDATA(space, (uint16_t)sizeof(space));
 8003c9a:	2101      	movs	r1, #1
 8003c9c:	4803      	ldr	r0, [pc, #12]	; (8003cac <clearScreen+0x18>)
 8003c9e:	3c01      	subs	r4, #1
 8003ca0:	f7ff ffa4 	bl	8003bec <sendDATA>
	for (int i=0; i<1024; i++){
 8003ca4:	2c00      	cmp	r4, #0
 8003ca6:	d1f8      	bne.n	8003c9a <clearScreen+0x6>
	  }
}
 8003ca8:	bd10      	pop	{r4, pc}
 8003caa:	46c0      	nop			; (mov r8, r8)
 8003cac:	20000625 	.word	0x20000625

08003cb0 <sendString>:
		}
		sendDATA(letter, wordSize);
	}
}*/

void sendString(char *string, uint8_t header){
 8003cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cb2:	000f      	movs	r7, r1
 8003cb4:	0005      	movs	r5, r0
			wordSize = (uint16_t)sizeof(letter);
			if (string[i]>='A' && string[i] <= 'Z'){
				letter[j] = fonts[(string[i]-'A')*6+j];
			}
			else if(string[i] >= '0' && string[i] <= '9'){
				letter[j] = fonts[(string[i]-'0'+26)*6+j];
 8003cb6:	2406      	movs	r4, #6
void sendString(char *string, uint8_t header){
 8003cb8:	b087      	sub	sp, #28
	for(int i =0; string[i]!='\0'; i++){
 8003cba:	782a      	ldrb	r2, [r5, #0]
 8003cbc:	2a00      	cmp	r2, #0
 8003cbe:	d05f      	beq.n	8003d80 <sendString+0xd0>
				letter[j] = fonts[(string[i]-'0'+26)*6+j];
 8003cc0:	0013      	movs	r3, r2
 8003cc2:	3b16      	subs	r3, #22
 8003cc4:	4363      	muls	r3, r4
				letter[j] = fonts[(string[i]-'A')*6+j];
 8003cc6:	0011      	movs	r1, r2
				letter[j] = fonts[(string[i]-'0'+26)*6+j];
 8003cc8:	9300      	str	r3, [sp, #0]
				letter[j] = fonts[(string[i]-'A')*6+j];
 8003cca:	0023      	movs	r3, r4
 8003ccc:	3941      	subs	r1, #65	; 0x41
 8003cce:	434b      	muls	r3, r1
			else if(string[i] >= '0' && string[i] <= '9'){
 8003cd0:	0010      	movs	r0, r2
				letter[j] = fonts[(string[i]-'A')*6+j];
 8003cd2:	9301      	str	r3, [sp, #4]
 8003cd4:	2300      	movs	r3, #0
			if (string[i]>='A' && string[i] <= 'Z'){
 8003cd6:	b2c9      	uxtb	r1, r1
			else if(string[i] >= '0' && string[i] <= '9'){
 8003cd8:	3830      	subs	r0, #48	; 0x30
			if (string[i]>='A' && string[i] <= 'Z'){
 8003cda:	9102      	str	r1, [sp, #8]
			else if(string[i] >= '0' && string[i] <= '9'){
 8003cdc:	b2c1      	uxtb	r1, r0
 8003cde:	9103      	str	r1, [sp, #12]
			if (string[i]>='A' && string[i] <= 'Z'){
 8003ce0:	9902      	ldr	r1, [sp, #8]
 8003ce2:	2919      	cmp	r1, #25
 8003ce4:	d807      	bhi.n	8003cf6 <sendString+0x46>
				letter[j] = fonts[(string[i]-'A')*6+j];
 8003ce6:	4927      	ldr	r1, [pc, #156]	; (8003d84 <sendString+0xd4>)
 8003ce8:	9801      	ldr	r0, [sp, #4]
				letter[j] = fonts[(string[i]-'0'+26)*6+j];
 8003cea:	1809      	adds	r1, r1, r0
 8003cec:	5cc9      	ldrb	r1, [r1, r3]
			else if(string[i]=='@'){
				letter[j] = fonts[38*6+j];
				wordSize=2;
			}
			else if(string[i]=='*'){
				letter[j] = fonts[37*6+j];
 8003cee:	a804      	add	r0, sp, #16
 8003cf0:	54c1      	strb	r1, [r0, r3]
			wordSize = (uint16_t)sizeof(letter);
 8003cf2:	0021      	movs	r1, r4
 8003cf4:	e019      	b.n	8003d2a <sendString+0x7a>
			else if(string[i] >= '0' && string[i] <= '9'){
 8003cf6:	9903      	ldr	r1, [sp, #12]
 8003cf8:	2909      	cmp	r1, #9
 8003cfa:	d802      	bhi.n	8003d02 <sendString+0x52>
				letter[j] = fonts[(string[i]-'0'+26)*6+j];
 8003cfc:	4921      	ldr	r1, [pc, #132]	; (8003d84 <sendString+0xd4>)
 8003cfe:	9800      	ldr	r0, [sp, #0]
 8003d00:	e7f3      	b.n	8003cea <sendString+0x3a>
			else if(string[i]=='%'){
 8003d02:	2a25      	cmp	r2, #37	; 0x25
 8003d04:	d106      	bne.n	8003d14 <sendString+0x64>
				letter[j] = fonts[36*6+j];
 8003d06:	491f      	ldr	r1, [pc, #124]	; (8003d84 <sendString+0xd4>)
 8003d08:	468c      	mov	ip, r1
 8003d0a:	0019      	movs	r1, r3
 8003d0c:	31d8      	adds	r1, #216	; 0xd8
				letter[j] = fonts[37*6+j];
 8003d0e:	4660      	mov	r0, ip
 8003d10:	5c41      	ldrb	r1, [r0, r1]
 8003d12:	e7ec      	b.n	8003cee <sendString+0x3e>
			else if(string[i]==':'){
 8003d14:	2a3a      	cmp	r2, #58	; 0x3a
 8003d16:	d116      	bne.n	8003d46 <sendString+0x96>
				letter[j]=fonts[39*6+j];
 8003d18:	491a      	ldr	r1, [pc, #104]	; (8003d84 <sendString+0xd4>)
 8003d1a:	468c      	mov	ip, r1
 8003d1c:	0019      	movs	r1, r3
 8003d1e:	31ea      	adds	r1, #234	; 0xea
				letter[j] = fonts[38*6+j];
 8003d20:	4660      	mov	r0, ip
 8003d22:	5c41      	ldrb	r1, [r0, r1]
 8003d24:	a804      	add	r0, sp, #16
 8003d26:	54c1      	strb	r1, [r0, r3]
				wordSize=2;
 8003d28:	2102      	movs	r1, #2
			}
			letter[j]=letter[j]|header;
 8003d2a:	a804      	add	r0, sp, #16
 8003d2c:	5c18      	ldrb	r0, [r3, r0]
 8003d2e:	4338      	orrs	r0, r7
 8003d30:	4684      	mov	ip, r0
 8003d32:	4666      	mov	r6, ip
 8003d34:	a804      	add	r0, sp, #16
 8003d36:	541e      	strb	r6, [r3, r0]
		for(int j =0; j<6; j++){
 8003d38:	3301      	adds	r3, #1
 8003d3a:	2b06      	cmp	r3, #6
 8003d3c:	d1d0      	bne.n	8003ce0 <sendString+0x30>
		}
		sendDATA(letter, wordSize);
 8003d3e:	f7ff ff55 	bl	8003bec <sendDATA>
 8003d42:	3501      	adds	r5, #1
 8003d44:	e7b9      	b.n	8003cba <sendString+0xa>
			else if(string[i]=='.'){
 8003d46:	2a2e      	cmp	r2, #46	; 0x2e
 8003d48:	d104      	bne.n	8003d54 <sendString+0xa4>
				letter[j]=fonts[39*6+2+j];
 8003d4a:	490e      	ldr	r1, [pc, #56]	; (8003d84 <sendString+0xd4>)
 8003d4c:	468c      	mov	ip, r1
 8003d4e:	0019      	movs	r1, r3
 8003d50:	31ec      	adds	r1, #236	; 0xec
 8003d52:	e7dc      	b.n	8003d0e <sendString+0x5e>
			else if(string[i]==' '){
 8003d54:	2a20      	cmp	r2, #32
 8003d56:	d104      	bne.n	8003d62 <sendString+0xb2>
				letter[j] = fonts[38*6+j];
 8003d58:	490a      	ldr	r1, [pc, #40]	; (8003d84 <sendString+0xd4>)
 8003d5a:	468c      	mov	ip, r1
 8003d5c:	0019      	movs	r1, r3
 8003d5e:	31e4      	adds	r1, #228	; 0xe4
 8003d60:	e7d5      	b.n	8003d0e <sendString+0x5e>
			else if(string[i]=='@'){
 8003d62:	2a40      	cmp	r2, #64	; 0x40
 8003d64:	d104      	bne.n	8003d70 <sendString+0xc0>
				letter[j] = fonts[38*6+j];
 8003d66:	4907      	ldr	r1, [pc, #28]	; (8003d84 <sendString+0xd4>)
 8003d68:	468c      	mov	ip, r1
 8003d6a:	0019      	movs	r1, r3
 8003d6c:	31e4      	adds	r1, #228	; 0xe4
 8003d6e:	e7d7      	b.n	8003d20 <sendString+0x70>
			wordSize = (uint16_t)sizeof(letter);
 8003d70:	0021      	movs	r1, r4
			else if(string[i]=='*'){
 8003d72:	2a2a      	cmp	r2, #42	; 0x2a
 8003d74:	d1d9      	bne.n	8003d2a <sendString+0x7a>
				letter[j] = fonts[37*6+j];
 8003d76:	4903      	ldr	r1, [pc, #12]	; (8003d84 <sendString+0xd4>)
 8003d78:	468c      	mov	ip, r1
 8003d7a:	0019      	movs	r1, r3
 8003d7c:	31de      	adds	r1, #222	; 0xde
 8003d7e:	e7c6      	b.n	8003d0e <sendString+0x5e>
	}
}
 8003d80:	b007      	add	sp, #28
 8003d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d84:	20000470 	.word	0x20000470

08003d88 <setupScreen>:
void setupScreen(){
 8003d88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t page[] = {0x22, 0x00,0x00};
 8003d8a:	2322      	movs	r3, #34	; 0x22
	uint8_t col[]= {0x21, 0x00, 0x7F};
 8003d8c:	2503      	movs	r5, #3
	uint8_t page[] = {0x22, 0x00,0x00};
 8003d8e:	2600      	movs	r6, #0
 8003d90:	466a      	mov	r2, sp
	uint8_t col[]= {0x21, 0x00, 0x7F};
 8003d92:	4928      	ldr	r1, [pc, #160]	; (8003e34 <setupScreen+0xac>)
 8003d94:	ac01      	add	r4, sp, #4
	uint8_t page[] = {0x22, 0x00,0x00};
 8003d96:	7013      	strb	r3, [r2, #0]
 8003d98:	7056      	strb	r6, [r2, #1]
 8003d9a:	7096      	strb	r6, [r2, #2]
	uint8_t col[]= {0x21, 0x00, 0x7F};
 8003d9c:	310a      	adds	r1, #10
 8003d9e:	002a      	movs	r2, r5
 8003da0:	0020      	movs	r0, r4
 8003da2:	f000 fbdf 	bl	8004564 <memcpy>
	clearScreen();
 8003da6:	f7ff ff75 	bl	8003c94 <clearScreen>
	sendCMD(page,(uint16_t)sizeof(page));
 8003daa:	0029      	movs	r1, r5
 8003dac:	4668      	mov	r0, sp
 8003dae:	f7ff fefb 	bl	8003ba8 <sendCMD>
	sendCMD(col, (uint16_t)sizeof(col));
 8003db2:	0029      	movs	r1, r5
 8003db4:	0020      	movs	r0, r4
 8003db6:	f7ff fef7 	bl	8003ba8 <sendCMD>
	sendString(message,0x00);
 8003dba:	0031      	movs	r1, r6
 8003dbc:	481e      	ldr	r0, [pc, #120]	; (8003e38 <setupScreen+0xb0>)
 8003dbe:	f7ff ff77 	bl	8003cb0 <sendString>
	page[1]=0x01;
 8003dc2:	2701      	movs	r7, #1
 8003dc4:	466b      	mov	r3, sp
 8003dc6:	705f      	strb	r7, [r3, #1]
	page[2]=0x01;
 8003dc8:	709f      	strb	r7, [r3, #2]
	col[2]=0x7F;
 8003dca:	237f      	movs	r3, #127	; 0x7f
	sendCMD(page,(uint16_t)sizeof(page));
 8003dcc:	0029      	movs	r1, r5
 8003dce:	4668      	mov	r0, sp
	col[2]=0x7F;
 8003dd0:	70a3      	strb	r3, [r4, #2]
	col[1]=0x00;
 8003dd2:	7066      	strb	r6, [r4, #1]
	sendCMD(page,(uint16_t)sizeof(page));
 8003dd4:	f7ff fee8 	bl	8003ba8 <sendCMD>
	sendCMD(col, (uint16_t)sizeof(col));
 8003dd8:	0029      	movs	r1, r5
 8003dda:	0020      	movs	r0, r4
 8003ddc:	f7ff fee4 	bl	8003ba8 <sendCMD>
	sendString(message,0x01);
 8003de0:	0039      	movs	r1, r7
 8003de2:	4816      	ldr	r0, [pc, #88]	; (8003e3c <setupScreen+0xb4>)
 8003de4:	f7ff ff64 	bl	8003cb0 <sendString>
	page[1]=0x02;
 8003de8:	466a      	mov	r2, sp
 8003dea:	2302      	movs	r3, #2
	sendCMD(page,(uint16_t)sizeof(page));
 8003dec:	0029      	movs	r1, r5
	page[1]=0x02;
 8003dee:	7053      	strb	r3, [r2, #1]
	page[2]=0x02;
 8003df0:	7093      	strb	r3, [r2, #2]
	sendCMD(page,(uint16_t)sizeof(page));
 8003df2:	4668      	mov	r0, sp
	col[2]=0x7F;
 8003df4:	337d      	adds	r3, #125	; 0x7d
 8003df6:	70a3      	strb	r3, [r4, #2]
	col[1]=0x00;
 8003df8:	7066      	strb	r6, [r4, #1]
	sendCMD(page,(uint16_t)sizeof(page));
 8003dfa:	f7ff fed5 	bl	8003ba8 <sendCMD>
	sendCMD(col, (uint16_t)sizeof(col));
 8003dfe:	0029      	movs	r1, r5
 8003e00:	0020      	movs	r0, r4
 8003e02:	f7ff fed1 	bl	8003ba8 <sendCMD>
	sendString(message,0x00);
 8003e06:	0031      	movs	r1, r6
 8003e08:	480d      	ldr	r0, [pc, #52]	; (8003e40 <setupScreen+0xb8>)
 8003e0a:	f7ff ff51 	bl	8003cb0 <sendString>
	page[1]=0x03;
 8003e0e:	466b      	mov	r3, sp
 8003e10:	705d      	strb	r5, [r3, #1]
	page[2]=0x03;
 8003e12:	709d      	strb	r5, [r3, #2]
	col[2]=0x7F;
 8003e14:	237f      	movs	r3, #127	; 0x7f
	sendCMD(page,(uint16_t)sizeof(page));
 8003e16:	0029      	movs	r1, r5
 8003e18:	4668      	mov	r0, sp
	col[2]=0x7F;
 8003e1a:	70a3      	strb	r3, [r4, #2]
	col[1]=0x00;
 8003e1c:	7066      	strb	r6, [r4, #1]
	sendCMD(page,(uint16_t)sizeof(page));
 8003e1e:	f7ff fec3 	bl	8003ba8 <sendCMD>
	sendCMD(col, (uint16_t)sizeof(col));
 8003e22:	0029      	movs	r1, r5
 8003e24:	0020      	movs	r0, r4
 8003e26:	f7ff febf 	bl	8003ba8 <sendCMD>
	sendString(message,0x00);
 8003e2a:	0031      	movs	r1, r6
 8003e2c:	4805      	ldr	r0, [pc, #20]	; (8003e44 <setupScreen+0xbc>)
 8003e2e:	f7ff ff3f 	bl	8003cb0 <sendString>
}
 8003e32:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003e34:	080045f1 	.word	0x080045f1
 8003e38:	08004632 	.word	0x08004632
 8003e3c:	08004648 	.word	0x08004648
 8003e40:	08004658 	.word	0x08004658
 8003e44:	0800465e 	.word	0x0800465e

08003e48 <updateScreen>:

void updateScreen(char* hr, char* spo2, char* distance, char* direction, char* user){
 8003e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e4a:	b087      	sub	sp, #28
 8003e4c:	9303      	str	r3, [sp, #12]

	uint8_t page[] = {0x22, 0x00,0x00};
 8003e4e:	2500      	movs	r5, #0
 8003e50:	2322      	movs	r3, #34	; 0x22
void updateScreen(char* hr, char* spo2, char* distance, char* direction, char* user){
 8003e52:	9101      	str	r1, [sp, #4]

	uint8_t col[]= {0x21, 0x00, 0x7F};
 8003e54:	493b      	ldr	r1, [pc, #236]	; (8003f44 <updateScreen+0xfc>)
void updateScreen(char* hr, char* spo2, char* distance, char* direction, char* user){
 8003e56:	9202      	str	r2, [sp, #8]
 8003e58:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	uint8_t page[] = {0x22, 0x00,0x00};
 8003e5a:	aa04      	add	r2, sp, #16
	uint8_t col[]= {0x21, 0x00, 0x7F};
 8003e5c:	ac05      	add	r4, sp, #20
	uint8_t page[] = {0x22, 0x00,0x00};
 8003e5e:	7013      	strb	r3, [r2, #0]
void updateScreen(char* hr, char* spo2, char* distance, char* direction, char* user){
 8003e60:	9000      	str	r0, [sp, #0]
	uint8_t page[] = {0x22, 0x00,0x00};
 8003e62:	7055      	strb	r5, [r2, #1]
 8003e64:	7095      	strb	r5, [r2, #2]
	uint8_t col[]= {0x21, 0x00, 0x7F};
 8003e66:	310a      	adds	r1, #10
 8003e68:	2203      	movs	r2, #3
 8003e6a:	0020      	movs	r0, r4
 8003e6c:	f000 fb7a 	bl	8004564 <memcpy>

	//hr col is 0-18
	//spo2 col is - 33-51
	//distance col is for
	if(user[0]=='1'){
 8003e70:	7833      	ldrb	r3, [r6, #0]
 8003e72:	2b31      	cmp	r3, #49	; 0x31
 8003e74:	d129      	bne.n	8003eca <updateScreen+0x82>
	page[1]=0x00;
	page[2]=0x00;
	col[1]=0x00;
	col[2]=0x12;
 8003e76:	3b1f      	subs	r3, #31
	sendCMD(page,(uint16_t)sizeof(page));
 8003e78:	2103      	movs	r1, #3
 8003e7a:	a804      	add	r0, sp, #16
	col[2]=0x12;
 8003e7c:	70a3      	strb	r3, [r4, #2]
	sendCMD(page,(uint16_t)sizeof(page));
 8003e7e:	f7ff fe93 	bl	8003ba8 <sendCMD>
	sendCMD(col, (uint16_t)sizeof(col));
 8003e82:	2103      	movs	r1, #3
 8003e84:	0020      	movs	r0, r4
 8003e86:	f7ff fe8f 	bl	8003ba8 <sendCMD>
	sendString(hr,0x00);
 8003e8a:	0029      	movs	r1, r5
 8003e8c:	9800      	ldr	r0, [sp, #0]
 8003e8e:	f7ff ff0f 	bl	8003cb0 <sendString>
	col[1]=0x21;
 8003e92:	2321      	movs	r3, #33	; 0x21
	col[2]=0x32;
	sendCMD(page,(uint16_t)sizeof(page));
 8003e94:	2103      	movs	r1, #3
	col[1]=0x21;
 8003e96:	7063      	strb	r3, [r4, #1]
	sendCMD(page,(uint16_t)sizeof(page));
 8003e98:	a804      	add	r0, sp, #16
	col[2]=0x32;
 8003e9a:	3311      	adds	r3, #17
 8003e9c:	70a3      	strb	r3, [r4, #2]
	sendCMD(page,(uint16_t)sizeof(page));
 8003e9e:	f7ff fe83 	bl	8003ba8 <sendCMD>

	sendCMD(col, (uint16_t)sizeof(col));
 8003ea2:	2103      	movs	r1, #3
 8003ea4:	0020      	movs	r0, r4
 8003ea6:	f7ff fe7f 	bl	8003ba8 <sendCMD>
	sendString(spo2,0x00);
 8003eaa:	0029      	movs	r1, r5
 8003eac:	9801      	ldr	r0, [sp, #4]
 8003eae:	f7ff feff 	bl	8003cb0 <sendString>
	col[1]=0x61;
 8003eb2:	2361      	movs	r3, #97	; 0x61
	col[2]=0x79;
	sendCMD(col, (uint16_t)sizeof(col));
 8003eb4:	2103      	movs	r1, #3
	col[1]=0x61;
 8003eb6:	7063      	strb	r3, [r4, #1]
	sendCMD(col, (uint16_t)sizeof(col));
 8003eb8:	0020      	movs	r0, r4
	col[2]=0x79;
 8003eba:	3318      	adds	r3, #24
 8003ebc:	70a3      	strb	r3, [r4, #2]
	sendCMD(col, (uint16_t)sizeof(col));
 8003ebe:	f7ff fe73 	bl	8003ba8 <sendCMD>
	sendString(distance,0x00);
 8003ec2:	0029      	movs	r1, r5
 8003ec4:	9802      	ldr	r0, [sp, #8]
 8003ec6:	f7ff fef3 	bl	8003cb0 <sendString>


	}
	if(user[0]=='2'){
 8003eca:	7837      	ldrb	r7, [r6, #0]
 8003ecc:	2f32      	cmp	r7, #50	; 0x32
 8003ece:	d136      	bne.n	8003f3e <updateScreen+0xf6>

	page[1]=0x03;
 8003ed0:	2503      	movs	r5, #3
 8003ed2:	ab04      	add	r3, sp, #16
	page[2]=0x03;
	col[1]=0x00;
 8003ed4:	2600      	movs	r6, #0
	page[1]=0x03;
 8003ed6:	705d      	strb	r5, [r3, #1]
	page[2]=0x03;
 8003ed8:	709d      	strb	r5, [r3, #2]
	col[2]=0x12;
 8003eda:	2312      	movs	r3, #18
	col[1]=0x00;
 8003edc:	ac05      	add	r4, sp, #20
	sendCMD(page,(uint16_t)sizeof(page));
 8003ede:	0029      	movs	r1, r5
 8003ee0:	a804      	add	r0, sp, #16
	col[2]=0x12;
 8003ee2:	70a3      	strb	r3, [r4, #2]
	col[1]=0x00;
 8003ee4:	7066      	strb	r6, [r4, #1]
	sendCMD(page,(uint16_t)sizeof(page));
 8003ee6:	f7ff fe5f 	bl	8003ba8 <sendCMD>
	sendCMD(col, (uint16_t)sizeof(col));
 8003eea:	0029      	movs	r1, r5
 8003eec:	0020      	movs	r0, r4
 8003eee:	f7ff fe5b 	bl	8003ba8 <sendCMD>
	sendString(hr,0x00);
 8003ef2:	0031      	movs	r1, r6
 8003ef4:	9800      	ldr	r0, [sp, #0]
 8003ef6:	f7ff fedb 	bl	8003cb0 <sendString>
	col[1]=0x21;
 8003efa:	2321      	movs	r3, #33	; 0x21
	col[2]=0x32;
	sendCMD(col, (uint16_t)sizeof(col));
 8003efc:	0029      	movs	r1, r5
 8003efe:	0020      	movs	r0, r4
	col[1]=0x21;
 8003f00:	7063      	strb	r3, [r4, #1]
	col[2]=0x32;
 8003f02:	70a7      	strb	r7, [r4, #2]
	sendCMD(col, (uint16_t)sizeof(col));
 8003f04:	f7ff fe50 	bl	8003ba8 <sendCMD>
	sendString(spo2,0x00);
 8003f08:	0031      	movs	r1, r6
 8003f0a:	9801      	ldr	r0, [sp, #4]
 8003f0c:	f7ff fed0 	bl	8003cb0 <sendString>
	col[1]=0x41;
 8003f10:	2341      	movs	r3, #65	; 0x41
	col[2]=0x71;
 8003f12:	373f      	adds	r7, #63	; 0x3f
	sendCMD(col, (uint16_t)sizeof(col));
 8003f14:	0029      	movs	r1, r5
 8003f16:	0020      	movs	r0, r4
	col[1]=0x41;
 8003f18:	7063      	strb	r3, [r4, #1]
	col[2]=0x71;
 8003f1a:	70a7      	strb	r7, [r4, #2]
	sendCMD(col, (uint16_t)sizeof(col));
 8003f1c:	f7ff fe44 	bl	8003ba8 <sendCMD>
	sendString(distance,0x00);
 8003f20:	0031      	movs	r1, r6
 8003f22:	9802      	ldr	r0, [sp, #8]
 8003f24:	f7ff fec4 	bl	8003cb0 <sendString>

	col[1]=0x65;
 8003f28:	2365      	movs	r3, #101	; 0x65
	col[2]=0x71;
	sendCMD(col, (uint16_t)sizeof(col));
 8003f2a:	0029      	movs	r1, r5
 8003f2c:	0020      	movs	r0, r4
	col[1]=0x65;
 8003f2e:	7063      	strb	r3, [r4, #1]
	col[2]=0x71;
 8003f30:	70a7      	strb	r7, [r4, #2]
	sendCMD(col, (uint16_t)sizeof(col));
 8003f32:	f7ff fe39 	bl	8003ba8 <sendCMD>
	sendString(direction,0x00);
 8003f36:	0031      	movs	r1, r6
 8003f38:	9803      	ldr	r0, [sp, #12]
 8003f3a:	f7ff feb9 	bl	8003cb0 <sendString>
	}
}
 8003f3e:	b007      	add	sp, #28
 8003f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f42:	46c0      	nop			; (mov r8, r8)
 8003f44:	080045f1 	.word	0x080045f1

08003f48 <setUserName>:
	}
}
*/


void setUserName(char* userName){
 8003f48:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint8_t page[] = {0x22, 0x00,0x00};
 8003f4a:	2322      	movs	r3, #34	; 0x22
	uint8_t col[]= {0x21, 0x00, 0x7F};
 8003f4c:	2403      	movs	r4, #3
	uint8_t page[] = {0x22, 0x00,0x00};
 8003f4e:	466a      	mov	r2, sp
	uint8_t col[]= {0x21, 0x00, 0x7F};
 8003f50:	490c      	ldr	r1, [pc, #48]	; (8003f84 <setUserName+0x3c>)
void setUserName(char* userName){
 8003f52:	0005      	movs	r5, r0
	uint8_t page[] = {0x22, 0x00,0x00};
 8003f54:	7013      	strb	r3, [r2, #0]
	uint8_t col[]= {0x21, 0x00, 0x7F};
 8003f56:	310a      	adds	r1, #10
 8003f58:	0022      	movs	r2, r4
 8003f5a:	a801      	add	r0, sp, #4
 8003f5c:	f000 fb02 	bl	8004564 <memcpy>
	page[1]=0x02;
 8003f60:	2302      	movs	r3, #2
 8003f62:	466a      	mov	r2, sp
	page[2]=0x02;
	col[1]=0x00;
	col[2]=0x7F;
	sendCMD(page,(uint16_t)sizeof(page));
 8003f64:	0021      	movs	r1, r4
 8003f66:	4668      	mov	r0, sp
	page[1]=0x02;
 8003f68:	7053      	strb	r3, [r2, #1]
	page[2]=0x02;
 8003f6a:	7093      	strb	r3, [r2, #2]
	sendCMD(page,(uint16_t)sizeof(page));
 8003f6c:	f7ff fe1c 	bl	8003ba8 <sendCMD>
	sendCMD(col, (uint16_t)sizeof(col));
 8003f70:	0021      	movs	r1, r4
 8003f72:	a801      	add	r0, sp, #4
 8003f74:	f7ff fe18 	bl	8003ba8 <sendCMD>
	sendString(userName,0x00);
 8003f78:	0028      	movs	r0, r5
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	f7ff fe98 	bl	8003cb0 <sendString>
}
 8003f80:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8003f82:	46c0      	nop			; (mov r8, r8)
 8003f84:	080045f1 	.word	0x080045f1

08003f88 <sendSOS>:


void sendSOS(){
 8003f88:	b537      	push	{r0, r1, r2, r4, r5, lr}
    uint8_t page[] = {0x22, 0x04,0x04};
 8003f8a:	4d0d      	ldr	r5, [pc, #52]	; (8003fc0 <sendSOS+0x38>)
 8003f8c:	2403      	movs	r4, #3
 8003f8e:	0029      	movs	r1, r5
 8003f90:	0022      	movs	r2, r4
 8003f92:	310d      	adds	r1, #13
 8003f94:	4668      	mov	r0, sp
 8003f96:	f000 fae5 	bl	8004564 <memcpy>
    uint8_t col[]= {0x21, 0x00, 0x7F};
 8003f9a:	0029      	movs	r1, r5
 8003f9c:	0022      	movs	r2, r4
 8003f9e:	310a      	adds	r1, #10
 8003fa0:	a801      	add	r0, sp, #4
 8003fa2:	f000 fadf 	bl	8004564 <memcpy>
    char* message = "S.O.S SENT";
    sendCMD(page,(uint16_t)sizeof(page));
 8003fa6:	0021      	movs	r1, r4
 8003fa8:	4668      	mov	r0, sp
 8003faa:	f7ff fdfd 	bl	8003ba8 <sendCMD>
    sendCMD(col, (uint16_t)sizeof(col));
 8003fae:	0021      	movs	r1, r4
 8003fb0:	a801      	add	r0, sp, #4
 8003fb2:	f7ff fdf9 	bl	8003ba8 <sendCMD>
    sendString(message,0x00);
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	4802      	ldr	r0, [pc, #8]	; (8003fc4 <sendSOS+0x3c>)
 8003fba:	f7ff fe79 	bl	8003cb0 <sendString>

}
 8003fbe:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8003fc0:	080045f1 	.word	0x080045f1
 8003fc4:	08004627 	.word	0x08004627

08003fc8 <clearSOS>:


void clearSOS() {
 8003fc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    uint8_t page[] = {0x22, 0x04,0x04};
 8003fca:	4d0d      	ldr	r5, [pc, #52]	; (8004000 <clearSOS+0x38>)
 8003fcc:	2403      	movs	r4, #3
 8003fce:	0029      	movs	r1, r5
 8003fd0:	0022      	movs	r2, r4
 8003fd2:	310d      	adds	r1, #13
 8003fd4:	4668      	mov	r0, sp
 8003fd6:	f000 fac5 	bl	8004564 <memcpy>
    uint8_t col[]= {0x21, 0x00, 0x7F};
 8003fda:	0029      	movs	r1, r5
 8003fdc:	0022      	movs	r2, r4
 8003fde:	310a      	adds	r1, #10
 8003fe0:	a801      	add	r0, sp, #4
 8003fe2:	f000 fabf 	bl	8004564 <memcpy>
    char* message = "          ";
    sendCMD(page,(uint16_t)sizeof(page));
 8003fe6:	0021      	movs	r1, r4
 8003fe8:	4668      	mov	r0, sp
 8003fea:	f7ff fddd 	bl	8003ba8 <sendCMD>
    sendCMD(col, (uint16_t)sizeof(col));
 8003fee:	0021      	movs	r1, r4
 8003ff0:	a801      	add	r0, sp, #4
 8003ff2:	f7ff fdd9 	bl	8003ba8 <sendCMD>
    sendString(message,0x00);
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	4802      	ldr	r0, [pc, #8]	; (8004004 <clearSOS+0x3c>)
 8003ffa:	f7ff fe59 	bl	8003cb0 <sendString>
}
 8003ffe:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8004000:	080045f1 	.word	0x080045f1
 8004004:	08004653 	.word	0x08004653

08004008 <user1Info>:

void user1Info(uint8_t hr, uint8_t spo2){
 8004008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800400a:	0006      	movs	r6, r0
    char selfHR [4] = {'0','0','0','\0'};
 800400c:	4f3c      	ldr	r7, [pc, #240]	; (8004100 <user1Info+0xf8>)
void user1Info(uint8_t hr, uint8_t spo2){
 800400e:	b089      	sub	sp, #36	; 0x24
    char selfHR [4] = {'0','0','0','\0'};
 8004010:	3710      	adds	r7, #16
 8004012:	ac06      	add	r4, sp, #24
 8004014:	9703      	str	r7, [sp, #12]
 8004016:	2204      	movs	r2, #4
void user1Info(uint8_t hr, uint8_t spo2){
 8004018:	000d      	movs	r5, r1
    char selfHR [4] = {'0','0','0','\0'};
 800401a:	0020      	movs	r0, r4
 800401c:	0039      	movs	r1, r7
    char selfSpo2[4] = {'0','0','0','\0'};
 800401e:	af07      	add	r7, sp, #28
    char selfHR [4] = {'0','0','0','\0'};
 8004020:	f000 faa0 	bl	8004564 <memcpy>
    char selfSpo2[4] = {'0','0','0','\0'};
 8004024:	2204      	movs	r2, #4
 8004026:	9903      	ldr	r1, [sp, #12]
 8004028:	0038      	movs	r0, r7
 800402a:	f000 fa9b 	bl	8004564 <memcpy>
    char* fix = "FIX";
    if((hr/100%10) == 0){
 800402e:	2164      	movs	r1, #100	; 0x64
 8004030:	0030      	movs	r0, r6
 8004032:	f7fc f87d 	bl	8000130 <__udivsi3>
 8004036:	b2c3      	uxtb	r3, r0
 8004038:	9303      	str	r3, [sp, #12]

        selfHR[2] = (hr%10)+'0';
 800403a:	210a      	movs	r1, #10
 800403c:	0030      	movs	r0, r6
    if((hr/100%10) == 0){
 800403e:	2b00      	cmp	r3, #0
 8004040:	d13c      	bne.n	80040bc <user1Info+0xb4>
        selfHR[2] = (hr%10)+'0';
 8004042:	f7fc f8fb 	bl	800023c <__aeabi_uidivmod>
 8004046:	3130      	adds	r1, #48	; 0x30
 8004048:	70a1      	strb	r1, [r4, #2]
        selfHR[1] = (hr/10%10)+'0';
 800404a:	0030      	movs	r0, r6
 800404c:	210a      	movs	r1, #10
 800404e:	f7fc f86f 	bl	8000130 <__udivsi3>
 8004052:	210a      	movs	r1, #10
 8004054:	b2c0      	uxtb	r0, r0
 8004056:	f7fc f8f1 	bl	800023c <__aeabi_uidivmod>
        selfHR[0] = ' ';
 800405a:	2320      	movs	r3, #32
        selfHR[1] = (hr/10%10)+'0';
 800405c:	3130      	adds	r1, #48	; 0x30
 800405e:	7061      	strb	r1, [r4, #1]

        selfHR[2] = (hr%10)+'0';
        selfHR[1] = (hr/10%10)+'0';
        selfHR[0] = (hr/100%10)+'0';
    }
    if((spo2/100%10) == 0){
 8004060:	2164      	movs	r1, #100	; 0x64
 8004062:	0028      	movs	r0, r5
        selfHR[0] = (hr/100%10)+'0';
 8004064:	7023      	strb	r3, [r4, #0]
    if((spo2/100%10) == 0){
 8004066:	f7fc f863 	bl	8000130 <__udivsi3>
 800406a:	b2c6      	uxtb	r6, r0

        selfSpo2[2] = (spo2%10)+'0';
 800406c:	210a      	movs	r1, #10
 800406e:	0028      	movs	r0, r5
    if((spo2/100%10) == 0){
 8004070:	2e00      	cmp	r6, #0
 8004072:	d134      	bne.n	80040de <user1Info+0xd6>
        selfSpo2[2] = (spo2%10)+'0';
 8004074:	f7fc f8e2 	bl	800023c <__aeabi_uidivmod>
 8004078:	3130      	adds	r1, #48	; 0x30
 800407a:	70b9      	strb	r1, [r7, #2]
        selfSpo2[1] = (spo2/10%10)+'0';
 800407c:	0028      	movs	r0, r5
 800407e:	210a      	movs	r1, #10
 8004080:	f7fc f856 	bl	8000130 <__udivsi3>
 8004084:	210a      	movs	r1, #10
 8004086:	b2c0      	uxtb	r0, r0
 8004088:	f7fc f8d8 	bl	800023c <__aeabi_uidivmod>
        selfSpo2[0] = ' ';
 800408c:	2320      	movs	r3, #32
        selfSpo2[1] = (spo2/10%10)+'0';
 800408e:	3130      	adds	r1, #48	; 0x30
 8004090:	7079      	strb	r1, [r7, #1]
        selfSpo2[0] = ' ';
 8004092:	703b      	strb	r3, [r7, #0]
        selfSpo2[2] = (spo2%10)+'0';
        selfSpo2[1] = (spo2/10%10)+'0';
        selfSpo2[0] = (spo2/100%10)+'0';
    }

    if(!isSelfSetup)
 8004094:	4d1b      	ldr	r5, [pc, #108]	; (8004104 <user1Info+0xfc>)
 8004096:	782b      	ldrb	r3, [r5, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d103      	bne.n	80040a4 <user1Info+0x9c>
    {
    	setupScreen();
 800409c:	f7ff fe74 	bl	8003d88 <setupScreen>
    	isSelfSetup = 1;
 80040a0:	2301      	movs	r3, #1
 80040a2:	702b      	strb	r3, [r5, #0]
    }

    char user[1] = {'1'};
 80040a4:	2231      	movs	r2, #49	; 0x31
 80040a6:	ab05      	add	r3, sp, #20
 80040a8:	701a      	strb	r2, [r3, #0]
    updateScreen(selfHR, selfSpo2, fix, fix, user);
 80040aa:	4a17      	ldr	r2, [pc, #92]	; (8004108 <user1Info+0x100>)
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	0039      	movs	r1, r7
 80040b0:	0013      	movs	r3, r2
 80040b2:	0020      	movs	r0, r4
 80040b4:	f7ff fec8 	bl	8003e48 <updateScreen>
}
 80040b8:	b009      	add	sp, #36	; 0x24
 80040ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
        selfHR[2] = (hr%10)+'0';
 80040bc:	f7fc f8be 	bl	800023c <__aeabi_uidivmod>
 80040c0:	3130      	adds	r1, #48	; 0x30
 80040c2:	70a1      	strb	r1, [r4, #2]
        selfHR[1] = (hr/10%10)+'0';
 80040c4:	0030      	movs	r0, r6
 80040c6:	210a      	movs	r1, #10
 80040c8:	f7fc f832 	bl	8000130 <__udivsi3>
 80040cc:	210a      	movs	r1, #10
 80040ce:	b2c0      	uxtb	r0, r0
 80040d0:	f7fc f8b4 	bl	800023c <__aeabi_uidivmod>
        selfHR[0] = (hr/100%10)+'0';
 80040d4:	9b03      	ldr	r3, [sp, #12]
        selfHR[1] = (hr/10%10)+'0';
 80040d6:	3130      	adds	r1, #48	; 0x30
 80040d8:	7061      	strb	r1, [r4, #1]
        selfHR[0] = (hr/100%10)+'0';
 80040da:	3330      	adds	r3, #48	; 0x30
 80040dc:	e7c0      	b.n	8004060 <user1Info+0x58>
        selfSpo2[2] = (spo2%10)+'0';
 80040de:	f7fc f8ad 	bl	800023c <__aeabi_uidivmod>
 80040e2:	3130      	adds	r1, #48	; 0x30
 80040e4:	70b9      	strb	r1, [r7, #2]
        selfSpo2[1] = (spo2/10%10)+'0';
 80040e6:	0028      	movs	r0, r5
 80040e8:	210a      	movs	r1, #10
 80040ea:	f7fc f821 	bl	8000130 <__udivsi3>
 80040ee:	210a      	movs	r1, #10
 80040f0:	b2c0      	uxtb	r0, r0
 80040f2:	f7fc f8a3 	bl	800023c <__aeabi_uidivmod>
        selfSpo2[0] = (spo2/100%10)+'0';
 80040f6:	3630      	adds	r6, #48	; 0x30
        selfSpo2[1] = (spo2/10%10)+'0';
 80040f8:	3130      	adds	r1, #48	; 0x30
 80040fa:	7079      	strb	r1, [r7, #1]
        selfSpo2[0] = (spo2/100%10)+'0';
 80040fc:	703e      	strb	r6, [r7, #0]
 80040fe:	e7c9      	b.n	8004094 <user1Info+0x8c>
 8004100:	080045f1 	.word	0x080045f1
 8004104:	20000624 	.word	0x20000624
 8004108:	08004676 	.word	0x08004676

0800410c <displayActiveHR>:

void displayActiveHR(void)
{
 800410c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint8_t page[] = {0x22, 0x07,0x07};
 800410e:	4d0d      	ldr	r5, [pc, #52]	; (8004144 <displayActiveHR+0x38>)
 8004110:	2403      	movs	r4, #3
 8004112:	0029      	movs	r1, r5
 8004114:	0022      	movs	r2, r4
 8004116:	3114      	adds	r1, #20
 8004118:	4668      	mov	r0, sp
 800411a:	f000 fa23 	bl	8004564 <memcpy>
	uint8_t col[]= {0x21, 0x79, 0x7F};
 800411e:	0029      	movs	r1, r5
 8004120:	0022      	movs	r2, r4
 8004122:	3117      	adds	r1, #23
 8004124:	a801      	add	r0, sp, #4
 8004126:	f000 fa1d 	bl	8004564 <memcpy>

	sendCMD(page,(uint16_t)sizeof(page));
 800412a:	0021      	movs	r1, r4
 800412c:	4668      	mov	r0, sp
 800412e:	f7ff fd3b 	bl	8003ba8 <sendCMD>
	sendCMD(col, (uint16_t)sizeof(col));
 8004132:	0021      	movs	r1, r4
 8004134:	a801      	add	r0, sp, #4
 8004136:	f7ff fd37 	bl	8003ba8 <sendCMD>
	char* message = ".";
	sendString(message,0x00);
 800413a:	2100      	movs	r1, #0
 800413c:	4802      	ldr	r0, [pc, #8]	; (8004148 <displayActiveHR+0x3c>)
 800413e:	f7ff fdb7 	bl	8003cb0 <sendString>
}
 8004142:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8004144:	080045f1 	.word	0x080045f1
 8004148:	08004625 	.word	0x08004625

0800414c <removeActiveHR>:

void removeActiveHR(void)
{
 800414c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint8_t page[] = {0x22, 0x07,0x07};
 800414e:	4d0d      	ldr	r5, [pc, #52]	; (8004184 <removeActiveHR+0x38>)
 8004150:	2403      	movs	r4, #3
 8004152:	0029      	movs	r1, r5
 8004154:	0022      	movs	r2, r4
 8004156:	3114      	adds	r1, #20
 8004158:	4668      	mov	r0, sp
 800415a:	f000 fa03 	bl	8004564 <memcpy>
	uint8_t col[]= {0x21, 0x79, 0x7F};
 800415e:	0029      	movs	r1, r5
 8004160:	0022      	movs	r2, r4
 8004162:	3117      	adds	r1, #23
 8004164:	a801      	add	r0, sp, #4
 8004166:	f000 f9fd 	bl	8004564 <memcpy>

	sendCMD(page,(uint16_t)sizeof(page));
 800416a:	0021      	movs	r1, r4
 800416c:	4668      	mov	r0, sp
 800416e:	f7ff fd1b 	bl	8003ba8 <sendCMD>
	sendCMD(col, (uint16_t)sizeof(col));
 8004172:	0021      	movs	r1, r4
 8004174:	a801      	add	r0, sp, #4
 8004176:	f7ff fd17 	bl	8003ba8 <sendCMD>
	char* message = " ";
	sendString(message,0x00);
 800417a:	2100      	movs	r1, #0
 800417c:	4802      	ldr	r0, [pc, #8]	; (8004188 <removeActiveHR+0x3c>)
 800417e:	f7ff fd97 	bl	8003cb0 <sendString>
}
 8004182:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8004184:	080045f1 	.word	0x080045f1
 8004188:	0800465c 	.word	0x0800465c

0800418c <parse_packet>:
uint8_t device_number = '1';
uint8_t user_set[] = "User Data Set!\r\n";
extern uint8_t NAME_RECEIVED;
extern uint8_t LORA_RECEIVED;

void parse_packet(uint8_t* buffer) {
 800418c:	b5f0      	push	{r4, r5, r6, r7, lr}
    if(buffer[2] != device_number) return;
 800418e:	4b23      	ldr	r3, [pc, #140]	; (800421c <parse_packet+0x90>)
 8004190:	7882      	ldrb	r2, [r0, #2]
 8004192:	781b      	ldrb	r3, [r3, #0]
void parse_packet(uint8_t* buffer) {
 8004194:	b08b      	sub	sp, #44	; 0x2c
 8004196:	0004      	movs	r4, r0
    if(buffer[2] != device_number) return;
 8004198:	429a      	cmp	r2, r3
 800419a:	d13d      	bne.n	8004218 <parse_packet+0x8c>

    if(buffer[0] == 'z') { //User Packet
 800419c:	7803      	ldrb	r3, [r0, #0]
 800419e:	2b7a      	cmp	r3, #122	; 0x7a
 80041a0:	d10a      	bne.n	80041b8 <parse_packet+0x2c>
        char userName[15];
        memcpy(&userName, &buffer[4], 15);
 80041a2:	1d01      	adds	r1, r0, #4
 80041a4:	220f      	movs	r2, #15
 80041a6:	a806      	add	r0, sp, #24
 80041a8:	f000 f9dc 	bl	8004564 <memcpy>
        setUserName(userName);
 80041ac:	a806      	add	r0, sp, #24
 80041ae:	f7ff fecb 	bl	8003f48 <setUserName>
        NAME_RECEIVED = 1;
 80041b2:	2201      	movs	r2, #1
 80041b4:	4b1a      	ldr	r3, [pc, #104]	; (8004220 <parse_packet+0x94>)
 80041b6:	701a      	strb	r2, [r3, #0]
        //sendPacket(user_set, sizeof(user_set));
    }
    
    if(buffer[0] == 'x') { //Info Packet
 80041b8:	7823      	ldrb	r3, [r4, #0]
 80041ba:	2b78      	cmp	r3, #120	; 0x78
 80041bc:	d12c      	bne.n	8004218 <parse_packet+0x8c>
        char hr[4];
        char spo2[4];
        char distance[5];
        char direction[3];
        hr[3] = '\0';
 80041be:	2300      	movs	r3, #0
        spo2[3] = '\0';
        distance[4] = '\0';
        direction[2] = '\0';
 80041c0:	466a      	mov	r2, sp
        hr[3] = '\0';
 80041c2:	ad04      	add	r5, sp, #16
        spo2[3] = '\0';
 80041c4:	af05      	add	r7, sp, #20
        distance[4] = '\0';
 80041c6:	ae06      	add	r6, sp, #24
        direction[2] = '\0';
 80041c8:	7393      	strb	r3, [r2, #14]
        hr[3] = '\0';
 80041ca:	70eb      	strb	r3, [r5, #3]
        spo2[3] = '\0';
 80041cc:	70fb      	strb	r3, [r7, #3]
        distance[4] = '\0';
 80041ce:	7133      	strb	r3, [r6, #4]
        char user[1];
        user[0] = '2';
 80041d0:	3332      	adds	r3, #50	; 0x32
 80041d2:	7213      	strb	r3, [r2, #8]
        memcpy(&hr, &buffer[4], 3);
 80041d4:	1d21      	adds	r1, r4, #4
 80041d6:	2203      	movs	r2, #3
 80041d8:	0028      	movs	r0, r5
 80041da:	f000 f9c3 	bl	8004564 <memcpy>
        memcpy(&spo2, &buffer[8], 3);
 80041de:	0021      	movs	r1, r4
 80041e0:	2203      	movs	r2, #3
 80041e2:	3108      	adds	r1, #8
 80041e4:	0038      	movs	r0, r7
 80041e6:	f000 f9bd 	bl	8004564 <memcpy>
        memcpy(&distance, &buffer[12], 4);
 80041ea:	0021      	movs	r1, r4
 80041ec:	2204      	movs	r2, #4
 80041ee:	310c      	adds	r1, #12
 80041f0:	0030      	movs	r0, r6
 80041f2:	f000 f9b7 	bl	8004564 <memcpy>
        memcpy(&direction, &buffer[17], 2);
 80041f6:	0021      	movs	r1, r4
 80041f8:	2202      	movs	r2, #2
 80041fa:	3111      	adds	r1, #17
 80041fc:	a803      	add	r0, sp, #12
 80041fe:	f000 f9b1 	bl	8004564 <memcpy>
        updateScreen(hr, spo2, distance, direction, user);
 8004202:	ab02      	add	r3, sp, #8
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	0032      	movs	r2, r6
 8004208:	ab03      	add	r3, sp, #12
 800420a:	0039      	movs	r1, r7
 800420c:	0028      	movs	r0, r5
 800420e:	f7ff fe1b 	bl	8003e48 <updateScreen>
        LORA_RECEIVED = 1;
 8004212:	2201      	movs	r2, #1
 8004214:	4b03      	ldr	r3, [pc, #12]	; (8004224 <parse_packet+0x98>)
 8004216:	701a      	strb	r2, [r3, #0]
    }
}
 8004218:	b00b      	add	sp, #44	; 0x2c
 800421a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800421c:	20000562 	.word	0x20000562
 8004220:	2000058e 	.word	0x2000058e
 8004224:	2000058d 	.word	0x2000058d

08004228 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004228:	2201      	movs	r2, #1
 800422a:	4b05      	ldr	r3, [pc, #20]	; (8004240 <HAL_MspInit+0x18>)
 800422c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800422e:	430a      	orrs	r2, r1
 8004230:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004232:	2280      	movs	r2, #128	; 0x80
 8004234:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004236:	0552      	lsls	r2, r2, #21
 8004238:	430a      	orrs	r2, r1
 800423a:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800423c:	4770      	bx	lr
 800423e:	46c0      	nop			; (mov r8, r8)
 8004240:	40021000 	.word	0x40021000

08004244 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004244:	b510      	push	{r4, lr}
 8004246:	0004      	movs	r4, r0
 8004248:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800424a:	2214      	movs	r2, #20
 800424c:	2100      	movs	r1, #0
 800424e:	a801      	add	r0, sp, #4
 8004250:	f000 f991 	bl	8004576 <memset>
  if(hi2c->Instance==I2C1)
 8004254:	4b10      	ldr	r3, [pc, #64]	; (8004298 <HAL_I2C_MspInit+0x54>)
 8004256:	6822      	ldr	r2, [r4, #0]
 8004258:	429a      	cmp	r2, r3
 800425a:	d11a      	bne.n	8004292 <HAL_I2C_MspInit+0x4e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800425c:	2102      	movs	r1, #2
 800425e:	4c0f      	ldr	r4, [pc, #60]	; (800429c <HAL_I2C_MspInit+0x58>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004260:	480f      	ldr	r0, [pc, #60]	; (80042a0 <HAL_I2C_MspInit+0x5c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004262:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004264:	430a      	orrs	r2, r1
 8004266:	62e2      	str	r2, [r4, #44]	; 0x2c
 8004268:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800426a:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800426c:	400b      	ands	r3, r1
 800426e:	9300      	str	r3, [sp, #0]
 8004270:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004272:	23c0      	movs	r3, #192	; 0xc0
 8004274:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004276:	3bae      	subs	r3, #174	; 0xae
 8004278:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800427a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800427c:	3b11      	subs	r3, #17
 800427e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004280:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8004282:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004284:	f7fc fb66 	bl	8000954 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004288:	2380      	movs	r3, #128	; 0x80
 800428a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800428c:	039b      	lsls	r3, r3, #14
 800428e:	4313      	orrs	r3, r2
 8004290:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004292:	b006      	add	sp, #24
 8004294:	bd10      	pop	{r4, pc}
 8004296:	46c0      	nop			; (mov r8, r8)
 8004298:	40005400 	.word	0x40005400
 800429c:	40021000 	.word	0x40021000
 80042a0:	50000400 	.word	0x50000400

080042a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80042a4:	b510      	push	{r4, lr}
 80042a6:	0004      	movs	r4, r0
 80042a8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042aa:	2214      	movs	r2, #20
 80042ac:	2100      	movs	r1, #0
 80042ae:	a803      	add	r0, sp, #12
 80042b0:	f000 f961 	bl	8004576 <memset>
  if(hspi->Instance==SPI1)
 80042b4:	6823      	ldr	r3, [r4, #0]
 80042b6:	4a1c      	ldr	r2, [pc, #112]	; (8004328 <HAL_SPI_MspInit+0x84>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d11a      	bne.n	80042f2 <HAL_SPI_MspInit+0x4e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80042bc:	2280      	movs	r2, #128	; 0x80
 80042be:	4b1b      	ldr	r3, [pc, #108]	; (800432c <HAL_SPI_MspInit+0x88>)
 80042c0:	0152      	lsls	r2, r2, #5
 80042c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042c4:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 80042c6:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042c8:	2101      	movs	r1, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 80042ca:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042ce:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042d0:	430a      	orrs	r2, r1
 80042d2:	62da      	str	r2, [r3, #44]	; 0x2c
 80042d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d6:	400b      	ands	r3, r1
 80042d8:	9301      	str	r3, [sp, #4]
 80042da:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80042dc:	23e0      	movs	r3, #224	; 0xe0
 80042de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042e0:	3bde      	subs	r3, #222	; 0xde
 80042e2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042e4:	185b      	adds	r3, r3, r1
 80042e6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042e8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042ea:	f7fc fb33 	bl	8000954 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80042ee:	b008      	add	sp, #32
 80042f0:	bd10      	pop	{r4, pc}
  else if(hspi->Instance==SPI2)
 80042f2:	4a0f      	ldr	r2, [pc, #60]	; (8004330 <HAL_SPI_MspInit+0x8c>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d1fa      	bne.n	80042ee <HAL_SPI_MspInit+0x4a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80042f8:	2280      	movs	r2, #128	; 0x80
 80042fa:	4b0c      	ldr	r3, [pc, #48]	; (800432c <HAL_SPI_MspInit+0x88>)
 80042fc:	01d2      	lsls	r2, r2, #7
 80042fe:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004300:	480c      	ldr	r0, [pc, #48]	; (8004334 <HAL_SPI_MspInit+0x90>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004302:	430a      	orrs	r2, r1
 8004304:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004306:	2202      	movs	r2, #2
 8004308:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800430a:	4311      	orrs	r1, r2
 800430c:	62d9      	str	r1, [r3, #44]	; 0x2c
 800430e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004310:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004312:	4013      	ands	r3, r2
 8004314:	9302      	str	r3, [sp, #8]
 8004316:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004318:	23a0      	movs	r3, #160	; 0xa0
 800431a:	021b      	lsls	r3, r3, #8
 800431c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800431e:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004320:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004322:	9306      	str	r3, [sp, #24]
 8004324:	e7e1      	b.n	80042ea <HAL_SPI_MspInit+0x46>
 8004326:	46c0      	nop			; (mov r8, r8)
 8004328:	40013000 	.word	0x40013000
 800432c:	40021000 	.word	0x40021000
 8004330:	40003800 	.word	0x40003800
 8004334:	50000400 	.word	0x50000400

08004338 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8004338:	2380      	movs	r3, #128	; 0x80
 800433a:	6802      	ldr	r2, [r0, #0]
{
 800433c:	b510      	push	{r4, lr}
  if(htim_base->Instance==TIM2)
 800433e:	05db      	lsls	r3, r3, #23
 8004340:	429a      	cmp	r2, r3
 8004342:	d10c      	bne.n	800435e <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004344:	2301      	movs	r3, #1
 8004346:	4a06      	ldr	r2, [pc, #24]	; (8004360 <HAL_TIM_Base_MspInit+0x28>)
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004348:	200f      	movs	r0, #15
    __HAL_RCC_TIM2_CLK_ENABLE();
 800434a:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800434c:	430b      	orrs	r3, r1
 800434e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004350:	2200      	movs	r2, #0
 8004352:	0011      	movs	r1, r2
 8004354:	f7fc f9b6 	bl	80006c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004358:	200f      	movs	r0, #15
 800435a:	f7fc f9e3 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800435e:	bd10      	pop	{r4, pc}
 8004360:	40021000 	.word	0x40021000

08004364 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004364:	b570      	push	{r4, r5, r6, lr}
 8004366:	0005      	movs	r5, r0
 8004368:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800436a:	2214      	movs	r2, #20
 800436c:	2100      	movs	r1, #0
 800436e:	a801      	add	r0, sp, #4
 8004370:	f000 f901 	bl	8004576 <memset>
  if(huart->Instance==USART1)
 8004374:	4b1f      	ldr	r3, [pc, #124]	; (80043f4 <HAL_UART_MspInit+0x90>)
 8004376:	682a      	ldr	r2, [r5, #0]
 8004378:	429a      	cmp	r2, r3
 800437a:	d139      	bne.n	80043f0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800437c:	2280      	movs	r2, #128	; 0x80
 800437e:	4b1e      	ldr	r3, [pc, #120]	; (80043f8 <HAL_UART_MspInit+0x94>)
 8004380:	01d2      	lsls	r2, r2, #7
 8004382:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004384:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART1_CLK_ENABLE();
 8004386:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004388:	2101      	movs	r1, #1
    __HAL_RCC_USART1_CLK_ENABLE();
 800438a:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800438c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800438e:	2603      	movs	r6, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004390:	430a      	orrs	r2, r1
 8004392:	62da      	str	r2, [r3, #44]	; 0x2c
 8004394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004396:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004398:	400b      	ands	r3, r1
 800439a:	9300      	str	r3, [sp, #0]
 800439c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800439e:	23c0      	movs	r3, #192	; 0xc0
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043a4:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043a6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043a8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80043aa:	18db      	adds	r3, r3, r3
 80043ac:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043ae:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043b0:	f7fc fad0 	bl	8000954 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80043b4:	4c11      	ldr	r4, [pc, #68]	; (80043fc <HAL_UART_MspInit+0x98>)
 80043b6:	4b12      	ldr	r3, [pc, #72]	; (8004400 <HAL_UART_MspInit+0x9c>)
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043b8:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80043ba:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043bc:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80043be:	0020      	movs	r0, r4
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 80043c0:	6066      	str	r6, [r4, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043c2:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043c4:	60e3      	str	r3, [r4, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043c6:	6122      	str	r2, [r4, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043c8:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043ca:	61a3      	str	r3, [r4, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80043cc:	61e3      	str	r3, [r4, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80043ce:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80043d0:	f7fc f9cc 	bl	800076c <HAL_DMA_Init>
 80043d4:	2800      	cmp	r0, #0
 80043d6:	d001      	beq.n	80043dc <HAL_UART_MspInit+0x78>
    {
      Error_Handler();
 80043d8:	f7ff fbe4 	bl	8003ba4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80043dc:	2200      	movs	r2, #0
 80043de:	201b      	movs	r0, #27
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80043e0:	66ec      	str	r4, [r5, #108]	; 0x6c
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80043e2:	0011      	movs	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80043e4:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80043e6:	f7fc f96d 	bl	80006c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80043ea:	201b      	movs	r0, #27
 80043ec:	f7fc f99a 	bl	8000724 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80043f0:	b006      	add	sp, #24
 80043f2:	bd70      	pop	{r4, r5, r6, pc}
 80043f4:	40013800 	.word	0x40013800
 80043f8:	40021000 	.word	0x40021000
 80043fc:	20000750 	.word	0x20000750
 8004400:	40020030 	.word	0x40020030

08004404 <NMI_Handler>:
 8004404:	4770      	bx	lr

08004406 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004406:	e7fe      	b.n	8004406 <HardFault_Handler>

08004408 <SVC_Handler>:
 8004408:	4770      	bx	lr

0800440a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800440a:	4770      	bx	lr

0800440c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800440c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800440e:	f7fc f93b 	bl	8000688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004412:	bd10      	pop	{r4, pc}

08004414 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8004414:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004416:	2002      	movs	r0, #2
 8004418:	f7fc fb5e 	bl	8000ad8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800441c:	bd10      	pop	{r4, pc}

0800441e <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800441e:	2080      	movs	r0, #128	; 0x80
{
 8004420:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004422:	0040      	lsls	r0, r0, #1
 8004424:	f7fc fb58 	bl	8000ad8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8004428:	2080      	movs	r0, #128	; 0x80
 800442a:	0080      	lsls	r0, r0, #2
 800442c:	f7fc fb54 	bl	8000ad8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */
  HAL_GPIO_EXTI_IRQHandler(HR_MFIO_Pin);
 8004430:	2080      	movs	r0, #128	; 0x80
 8004432:	0200      	lsls	r0, r0, #8
 8004434:	f7fc fb50 	bl	8000ad8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8004438:	bd10      	pop	{r4, pc}
	...

0800443c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 800443c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800443e:	4802      	ldr	r0, [pc, #8]	; (8004448 <DMA1_Channel2_3_IRQHandler+0xc>)
 8004440:	f7fc fa3c 	bl	80008bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004444:	bd10      	pop	{r4, pc}
 8004446:	46c0      	nop			; (mov r8, r8)
 8004448:	20000750 	.word	0x20000750

0800444c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800444c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800444e:	4802      	ldr	r0, [pc, #8]	; (8004458 <TIM2_IRQHandler+0xc>)
 8004450:	f7fd fee0 	bl	8002214 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004454:	bd10      	pop	{r4, pc}
 8004456:	46c0      	nop			; (mov r8, r8)
 8004458:	200008d8 	.word	0x200008d8

0800445c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800445c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800445e:	4802      	ldr	r0, [pc, #8]	; (8004468 <USART1_IRQHandler+0xc>)
 8004460:	f7fe f83a 	bl	80024d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004464:	bd10      	pop	{r4, pc}
 8004466:	46c0      	nop			; (mov r8, r8)
 8004468:	20000798 	.word	0x20000798

0800446c <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 800446c:	2280      	movs	r2, #128	; 0x80
 800446e:	4b10      	ldr	r3, [pc, #64]	; (80044b0 <SystemInit+0x44>)
 8004470:	0052      	lsls	r2, r2, #1
 8004472:	6819      	ldr	r1, [r3, #0]
 8004474:	430a      	orrs	r2, r1
 8004476:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	490e      	ldr	r1, [pc, #56]	; (80044b4 <SystemInit+0x48>)
 800447c:	400a      	ands	r2, r1
 800447e:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	490d      	ldr	r1, [pc, #52]	; (80044b8 <SystemInit+0x4c>)
 8004484:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004486:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8004488:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800448a:	689a      	ldr	r2, [r3, #8]
 800448c:	438a      	bics	r2, r1
 800448e:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	490a      	ldr	r1, [pc, #40]	; (80044bc <SystemInit+0x50>)
 8004494:	400a      	ands	r2, r1
 8004496:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	4909      	ldr	r1, [pc, #36]	; (80044c0 <SystemInit+0x54>)
 800449c:	400a      	ands	r2, r1
 800449e:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80044a0:	2200      	movs	r2, #0
 80044a2:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80044a4:	2280      	movs	r2, #128	; 0x80
 80044a6:	4b07      	ldr	r3, [pc, #28]	; (80044c4 <SystemInit+0x58>)
 80044a8:	0512      	lsls	r2, r2, #20
 80044aa:	609a      	str	r2, [r3, #8]
#endif
}
 80044ac:	4770      	bx	lr
 80044ae:	46c0      	nop			; (mov r8, r8)
 80044b0:	40021000 	.word	0x40021000
 80044b4:	88ff400c 	.word	0x88ff400c
 80044b8:	fef6fff6 	.word	0xfef6fff6
 80044bc:	fffbffff 	.word	0xfffbffff
 80044c0:	ff02ffff 	.word	0xff02ffff
 80044c4:	e000ed00 	.word	0xe000ed00

080044c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80044c8:	480d      	ldr	r0, [pc, #52]	; (8004500 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80044ca:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80044cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80044ce:	e003      	b.n	80044d8 <LoopCopyDataInit>

080044d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80044d0:	4b0c      	ldr	r3, [pc, #48]	; (8004504 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 80044d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80044d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80044d6:	3104      	adds	r1, #4

080044d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80044d8:	480b      	ldr	r0, [pc, #44]	; (8004508 <LoopForever+0xa>)
  ldr  r3, =_edata
 80044da:	4b0c      	ldr	r3, [pc, #48]	; (800450c <LoopForever+0xe>)
  adds  r2, r0, r1
 80044dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80044de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80044e0:	d3f6      	bcc.n	80044d0 <CopyDataInit>
  ldr  r2, =_sbss
 80044e2:	4a0b      	ldr	r2, [pc, #44]	; (8004510 <LoopForever+0x12>)
  b  LoopFillZerobss
 80044e4:	e002      	b.n	80044ec <LoopFillZerobss>

080044e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80044e6:	2300      	movs	r3, #0
  str  r3, [r2]
 80044e8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044ea:	3204      	adds	r2, #4

080044ec <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 80044ec:	4b09      	ldr	r3, [pc, #36]	; (8004514 <LoopForever+0x16>)
  cmp  r2, r3
 80044ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80044f0:	d3f9      	bcc.n	80044e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80044f2:	f7ff ffbb 	bl	800446c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80044f6:	f000 f811 	bl	800451c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044fa:	f7ff f865 	bl	80035c8 <main>

080044fe <LoopForever>:

LoopForever:
    b LoopForever
 80044fe:	e7fe      	b.n	80044fe <LoopForever>
  ldr   r0, =_estack
 8004500:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8004504:	080046ac 	.word	0x080046ac
  ldr  r0, =_sdata
 8004508:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800450c:	20000568 	.word	0x20000568
  ldr  r2, =_sbss
 8004510:	20000568 	.word	0x20000568
  ldr  r3, = _ebss
 8004514:	20000918 	.word	0x20000918

08004518 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004518:	e7fe      	b.n	8004518 <ADC1_COMP_IRQHandler>
	...

0800451c <__libc_init_array>:
 800451c:	b570      	push	{r4, r5, r6, lr}
 800451e:	2600      	movs	r6, #0
 8004520:	4d0c      	ldr	r5, [pc, #48]	; (8004554 <__libc_init_array+0x38>)
 8004522:	4c0d      	ldr	r4, [pc, #52]	; (8004558 <__libc_init_array+0x3c>)
 8004524:	1b64      	subs	r4, r4, r5
 8004526:	10a4      	asrs	r4, r4, #2
 8004528:	42a6      	cmp	r6, r4
 800452a:	d109      	bne.n	8004540 <__libc_init_array+0x24>
 800452c:	2600      	movs	r6, #0
 800452e:	f000 f83f 	bl	80045b0 <_init>
 8004532:	4d0a      	ldr	r5, [pc, #40]	; (800455c <__libc_init_array+0x40>)
 8004534:	4c0a      	ldr	r4, [pc, #40]	; (8004560 <__libc_init_array+0x44>)
 8004536:	1b64      	subs	r4, r4, r5
 8004538:	10a4      	asrs	r4, r4, #2
 800453a:	42a6      	cmp	r6, r4
 800453c:	d105      	bne.n	800454a <__libc_init_array+0x2e>
 800453e:	bd70      	pop	{r4, r5, r6, pc}
 8004540:	00b3      	lsls	r3, r6, #2
 8004542:	58eb      	ldr	r3, [r5, r3]
 8004544:	4798      	blx	r3
 8004546:	3601      	adds	r6, #1
 8004548:	e7ee      	b.n	8004528 <__libc_init_array+0xc>
 800454a:	00b3      	lsls	r3, r6, #2
 800454c:	58eb      	ldr	r3, [r5, r3]
 800454e:	4798      	blx	r3
 8004550:	3601      	adds	r6, #1
 8004552:	e7f2      	b.n	800453a <__libc_init_array+0x1e>
 8004554:	080046a4 	.word	0x080046a4
 8004558:	080046a4 	.word	0x080046a4
 800455c:	080046a4 	.word	0x080046a4
 8004560:	080046a8 	.word	0x080046a8

08004564 <memcpy>:
 8004564:	2300      	movs	r3, #0
 8004566:	b510      	push	{r4, lr}
 8004568:	429a      	cmp	r2, r3
 800456a:	d100      	bne.n	800456e <memcpy+0xa>
 800456c:	bd10      	pop	{r4, pc}
 800456e:	5ccc      	ldrb	r4, [r1, r3]
 8004570:	54c4      	strb	r4, [r0, r3]
 8004572:	3301      	adds	r3, #1
 8004574:	e7f8      	b.n	8004568 <memcpy+0x4>

08004576 <memset>:
 8004576:	0003      	movs	r3, r0
 8004578:	1882      	adds	r2, r0, r2
 800457a:	4293      	cmp	r3, r2
 800457c:	d100      	bne.n	8004580 <memset+0xa>
 800457e:	4770      	bx	lr
 8004580:	7019      	strb	r1, [r3, #0]
 8004582:	3301      	adds	r3, #1
 8004584:	e7f9      	b.n	800457a <memset+0x4>

08004586 <strcat>:
 8004586:	0002      	movs	r2, r0
 8004588:	b510      	push	{r4, lr}
 800458a:	7813      	ldrb	r3, [r2, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d105      	bne.n	800459c <strcat+0x16>
 8004590:	5ccc      	ldrb	r4, [r1, r3]
 8004592:	54d4      	strb	r4, [r2, r3]
 8004594:	3301      	adds	r3, #1
 8004596:	2c00      	cmp	r4, #0
 8004598:	d1fa      	bne.n	8004590 <strcat+0xa>
 800459a:	bd10      	pop	{r4, pc}
 800459c:	3201      	adds	r2, #1
 800459e:	e7f4      	b.n	800458a <strcat+0x4>

080045a0 <strcpy>:
 80045a0:	1c03      	adds	r3, r0, #0
 80045a2:	780a      	ldrb	r2, [r1, #0]
 80045a4:	3101      	adds	r1, #1
 80045a6:	701a      	strb	r2, [r3, #0]
 80045a8:	3301      	adds	r3, #1
 80045aa:	2a00      	cmp	r2, #0
 80045ac:	d1f9      	bne.n	80045a2 <strcpy+0x2>
 80045ae:	4770      	bx	lr

080045b0 <_init>:
 80045b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045b2:	46c0      	nop			; (mov r8, r8)
 80045b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045b6:	bc08      	pop	{r3}
 80045b8:	469e      	mov	lr, r3
 80045ba:	4770      	bx	lr

080045bc <_fini>:
 80045bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045be:	46c0      	nop			; (mov r8, r8)
 80045c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045c2:	bc08      	pop	{r3}
 80045c4:	469e      	mov	lr, r3
 80045c6:	4770      	bx	lr
