# EX-5-Simulation-of-DAC-R-2R-LADDER-NETWORK-USING-LTSPICE
## 5.SIMULATION OF DAC CONVERTER ( R-2R NETWORK)  USING LT- SPICE
            
**DATE:**  


## AIM  : To simulate the performance of R-2R  circuits using LT- SPICE                

---

## PROCEDURE:
1.Double click on LT- SPICE  icon
2.New schematic window open
3.Pick and paste the required component from the library and draw the circuit diagram .
4.Complete the connection.
5.Save the file by giving file name.
6.Click on the run option ->click advanced open ->select Ac analysis->enter the amplitude-> time delay stop time value.
7.Click on the run option ->simulationwindow opens->place the probe ->output graph is obtained
---

## CIRCUIT DIAGRAM
![WhatsApp Image 2025-11-29 at 07 51 26_f0af898d](https://github.com/user-attachments/assets/4d05dc63-c5dc-4704-bb10-f1cc9928370c)

---
## MODEL GRAPH
<img width="488" height="427" alt="image" src="https://github.com/user-attachments/assets/9c8388ab-fc82-4d9a-86ea-1327b148596b" />
<img width="1092" height="380" alt="Screenshot 2025-11-29 075228" src="https://github.com/user-attachments/assets/466d5680-bdf7-443b-ad90-43e98b699591" />

![WhatsApp Image 2025-11-29 at 07 52 00_400d1d02](https://github.com/user-attachments/assets/57db8e01-0664-4880-aa26-5619de64d649)


---
## OUT PUT WAVEFORM AND DISCUSSION 

<img width="1056" height="642" alt="Screenshot 2025-11-29 075256" src="https://github.com/user-attachments/assets/6821f0c7-f41d-46ac-98dc-7bb231c93b46" />

---
##RESULT:
![WhatsApp Image 2025-11-29 at 07 52 17_2daa402c](https://github.com/user-attachments/assets/666917cc-9833-416a-a956-0f1d08eceaf2)

