{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573593523616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573593523616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 18:18:43 2019 " "Processing started: Tue Nov 12 18:18:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573593523616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573593523616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalho -c trabalho " "Command: quartus_map --read_settings_files=on --write_settings_files=off trabalho -c trabalho" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573593523616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1573593524044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch " "Found design unit 1: Comparador-arch" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593524450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593524450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593524450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/remainder/remainder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/remainder/remainder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 remainder-arch " "Found design unit 1: remainder-arch" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593524453 ""} { "Info" "ISGN_ENTITY_NAME" "1 remainder " "Found entity 1: remainder" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593524453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593524453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/registrador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/registrador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arch " "Found design unit 1: contador-arch" {  } { { "../Registrador/contador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Registrador/contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593524456 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "../Registrador/contador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Registrador/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593524456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593524456 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../Mux/mux.vhd " "Entity \"mux\" obtained from \"../Mux/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1573593524459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/mux/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/mux/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch " "Found design unit 1: mux-arch" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593524460 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Mux/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593524460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593524460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/somador 16 bits/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/somador 16 bits/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch " "Found design unit 1: somador-arch" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593524463 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593524463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593524463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trabalho.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trabalho-arch " "Found design unit 1: trabalho-arch" {  } { { "trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593524466 ""} { "Info" "ISGN_ENTITY_NAME" "1 trabalho " "Found entity 1: trabalho" {  } { { "trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593524466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593524466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_trabalho.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_trabalho.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_trabalho-teste " "Found design unit 1: tb_trabalho-teste" {  } { { "tb_trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/tb_trabalho.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573593524469 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_trabalho " "Found entity 1: tb_trabalho" {  } { { "tb_trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/tb_trabalho.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593524469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593524469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trabalho " "Elaborating entity \"trabalho\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1573593524535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:instancia_mux " "Elaborating entity \"mux\" for hierarchy \"mux:instancia_mux\"" {  } { { "trabalho.vhd" "instancia_mux" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573593524562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:instancia_contador " "Elaborating entity \"contador\" for hierarchy \"contador:instancia_contador\"" {  } { { "trabalho.vhd" "instancia_contador" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573593524570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder remainder:instancia_remainder " "Elaborating entity \"remainder\" for hierarchy \"remainder:instancia_remainder\"" {  } { { "trabalho.vhd" "instancia_remainder" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573593524580 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y remainder.vhd(13) " "VHDL Signal Declaration warning at remainder.vhd(13): used explicit default value for signal \"Y\" because signal was never assigned a value" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1573593524581 "|trabalho|remainder:instancia_remainder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador:instancia_comparador " "Elaborating entity \"Comparador\" for hierarchy \"Comparador:instancia_comparador\"" {  } { { "trabalho.vhd" "instancia_comparador" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573593524588 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y Comparador.vhd(13) " "VHDL Signal Declaration warning at Comparador.vhd(13): used explicit default value for signal \"Y\" because signal was never assigned a value" {  } { { "../Comparador/Comparador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Comparador/Comparador.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1573593524588 "|trabalho|Comparador:instancia_comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:instancia_incrementador " "Elaborating entity \"somador\" for hierarchy \"somador:instancia_incrementador\"" {  } { { "trabalho.vhd" "instancia_incrementador" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/trabalho.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573593524596 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y somador.vhd(13) " "VHDL Signal Declaration warning at somador.vhd(13): used explicit default value for signal \"Y\" because signal was never assigned a value" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Somador 16 bits/somador.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1573593524596 "|trabalho|somador:instancia_incrementador"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "remainder:instancia_remainder\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"remainder:instancia_remainder\|Mod0\"" {  } { { "../Remainder/remainder.vhd" "Mod0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1573593524774 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1573593524774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "remainder:instancia_remainder\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"remainder:instancia_remainder\|lpm_divide:Mod0\"" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1573593525058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "remainder:instancia_remainder\|lpm_divide:Mod0 " "Instantiated megafunction \"remainder:instancia_remainder\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1573593525058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1573593525058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1573593525058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1573593525058 ""}  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Remainder/remainder.vhd" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1573593525058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_68m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_68m " "Found entity 1: lpm_divide_68m" {  } { { "db/lpm_divide_68m.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/db/lpm_divide_68m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593525128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593525128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593525160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593525160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593525208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593525208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593525443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593525443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/Trabalho/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573593525502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573593525502 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1573593526393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1573593526393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "392 " "Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1573593526429 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1573593526429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "353 " "Implemented 353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1573593526429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1573593526429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573593526455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 18:18:46 2019 " "Processing ended: Tue Nov 12 18:18:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573593526455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573593526455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573593526455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573593526455 ""}
