############################################################################
## BEE2 DDR2 memory controller constraints
############################################################################

  #####   #####  ### #   ### #    #####  ## ##
 #     # #     #  # # #   # # #  #     #  ##  #
 #       #     #  # # #   # # #  #     #  #   #
 #       #     #  # # #   # # #  #     #  #   #
 #     # #     #  # # #   # # #  #     #  #   #
  #####   #####  ## # ## ## # ##  #####  ### ###

############################################################################
# DCM, MACRO and BUFG  Constraints
############################################################################
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/clk_dcm0/DCM_INST1"                                   LOC="DCM_X3Y0";
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/clk_dcm0/BUFG_CLK0/u1"                                LOC="BUFGMUX6P";
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/clk_dcm0/BUFG_CLK90/u1"                               LOC="BUFGMUX7S";
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/clk_dcm0/clk0dcm"                                     MAXDELAY = 450 ps;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/clk_dcm0/clk90dcm"                                    MAXDELAY = 450 ps;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/clk_dcm0/clk0d2inv"                                   MAXDELAY = 755 ps;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/clk_dcm0/clk90d2inv"                                  MAXDELAY = 755 ps;
############################################################################
# Calibration Circuit Constraints
############################################################################
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/phclk_bufg"                                  LOC = "BUFGMUX0P";
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0"                                             AREA_GROUP=gp1;
AREA_GROUP "gp1"                                                                                      RANGE = SLICE_X100Y0:SLICE_X123Y11;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/cal_dcm"                                     LOC = "DCM_X2Y0";
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/cal_clkd2"                                   LOC = "SLICE_X120Y0";
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/cal_phClkd2"                                 LOC = "SLICE_X120Y3";
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/hxSampReg0"                                  LOC = "SLICE_X122Y0";
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/cal_suClkd2"                                 LOC = "SLICE_X120Y4";
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/cal_suPhClkd2"                               LOC = "SLICE_X122Y5";
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/phSampReg0"                                  LOC = "SLICE_X122Y4";
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/seltap(4)"                                   S;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/delay1"                           KEEP;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/delay2"                           KEEP;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/delay3"                           KEEP;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/delay4"                           KEEP;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/delay5"                           KEEP;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/one"                              LOC = SLICE_X122Y2;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/one"                              BEL = F;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/two"                              LOC = SLICE_X122Y3;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/two"                              BEL = F;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/three"                            LOC = SLICE_X122Y3;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/three"                            BEL = G;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/four"                             LOC = SLICE_X123Y2;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/four"                             BEL = F;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/five"                             LOC = SLICE_X123Y2;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/five"                             BEL = G;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/six"                              LOC = SLICE_X123Y3;
INST "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/ckt_to_cal/six"                              BEL = G;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/clkdiv2"                                     MAXDELAY = 600 ps;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/phclkdiv2"                                   MAXDELAY = 600 ps;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/suclkdiv2"                                   MAXDELAY = 600 ps;
NET  "ddr2_controller_0/ddr2_controller_0/infrastructure_top0/cal_top0/suphclkdiv2"                                 MAXDELAY = 700 ps;


 #####    #####  ##   ## ##   ##            #   
  #   #     #     #   #   #   #           ###   
  #    #    #     ## ##   ## ##             #   
  #    #    #     ## ##   ## ##             #   
  #    #    #     # # #   # # #             #   
  #    #    #     # # #   # # #             #   
  #    #    #     #   #   #   #             #   
  #   #     #     #   #   #   #             #   
 #####    #####  ### ### ### ###          ##### 

# Memory controller constraints on DDR DIMM 1

############################################################################
# I/O STANDARDS
############################################################################
# SSTL18_II for input or output signals
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<*>                                                          IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dqs<*>                                                         IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dm<*>                                                          IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_clk*                                                           IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_clk*b                                                          IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<*>                                                     IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_ba<*>                                                          IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_rasb                                                           IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_casb                                                           IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_web                                                            IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_csb<*>                                                         IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_cke                                                            IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_ODT<*>                                                         IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_rst_dqs_div_in                                                 IOSTANDARD = SSTL18_II;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_rst_dqs_div_out                                                IOSTANDARD = SSTL18_II;
############################################################################
# IO Signals Registering Constraints
############################################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/*iob_address*                               IOB = TRUE;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/*iob_ba*                                    IOB = TRUE;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/iob_rasb                                    IOB = TRUE;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/iob_casb                                    IOB = TRUE;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/iob_web                                     IOB = TRUE;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/iob_csb0                                    IOB = TRUE;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/iob_csb1                                    IOB = TRUE;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/iob_ODT0                                    IOB = TRUE;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/iob_ODT1                                    IOB = TRUE;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/iob_cke                                     IOB = TRUE;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/iobs0/controller_iobs0/iob_rst_dqs_div_out                         IOB = TRUE;
############################################################################
# Control Signals Registering Location
############################################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_cke_int                                            LOC = SLICE_X128Y167;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_csb_int<0>                                         LOC = SLICE_X128Y135;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_csb_int<1>                                         LOC = SLICE_X128Y127;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_force_nop_int<0>                                   LOC = SLICE_X128Y134;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_force_nop_int<1>                                   LOC = SLICE_X128Y126;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<13>                                    LOC = SLICE_X128Y122;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<12>                                    LOC = SLICE_X127Y123;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<11>                                    LOC = SLICE_X127Y122;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<10>                                    LOC = SLICE_X127Y121;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<9>                                     LOC = SLICE_X127Y120;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<8>                                     LOC = SLICE_X128Y119;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<7>                                     LOC = SLICE_X127Y111;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<6>                                     LOC = SLICE_X127Y119;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<5>                                     LOC = SLICE_X127Y118;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<4>                                     LOC = SLICE_X128Y114;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<3>                                     LOC = SLICE_X127Y115;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<2>                                     LOC = SLICE_X127Y114;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<1>                                     LOC = SLICE_X127Y113;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_address_int<0>                                     LOC = SLICE_X127Y112;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_ba_int<1>                                          LOC = SLICE_X127Y110;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_ba_int<0>                                          LOC = SLICE_X127Y109;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_cmd<2>                                             LOC = SLICE_X127Y108;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_cmd<1>                                             LOC = SLICE_X128Y106;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_cmd<0>                                             LOC = SLICE_X127Y107;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/controller0/ddr_rst_dqs_div_out_int                                LOC = SLICE_X128Y118;
############################################################################
# Pin Location Constraints for Clock,Masks, Address, and Controls
############################################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_clk0b                                                          LOC = W3;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_clk0                                                           LOC = W4;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_clk1b                                                          LOC = Y3;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_clk1                                                           LOC = Y4;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_clk2b                                                          LOC = AA3;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_clk2                                                           LOC = AA4;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dm<0>                                                          LOC = F7;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dm<1>                                                          LOC = G4;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dm<2>                                                          LOC = K1;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dm<3>                                                          LOC = M8;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dm<4>                                                          LOC = P8;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dm<5>                                                          LOC = R3;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dm<6>                                                          LOC = T3;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dm<7>                                                          LOC = U2;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dm<8>                                                          LOC = N6;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_cke                                                            LOC = M2;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_ODT<1>                                                         LOC = T6;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_ODT<0>                                                         LOC = P1;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_csb<1>                                                         LOC = V7;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_csb<0>                                                         LOC = U5;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<13>                                                    LOC = V2;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<12>                                                    LOC = W9;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<11>                                                    LOC = W10;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<10>                                                    LOC = W7;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<9>                                                     LOC = W8;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<8>                                                     LOC = W5;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<7>                                                     LOC = Y11;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<6>                                                     LOC = W11;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<5>                                                     LOC = W12;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<4>                                                     LOC = W2;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<3>                                                     LOC = Y9;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<2>                                                     LOC = Y10;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<1>                                                     LOC = Y6;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_address<0>                                                     LOC = Y7;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_ba<1>                                                          LOC = Y12;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_ba<0>                                                          LOC = AA9;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_rasb                                                           LOC = AA10;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_web                                                            LOC = AA7;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_casb                                                           LOC = AA12;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_rst_dqs_div_in                                                 LOC = N1;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_rst_dqs_div_out                                                LOC = W6;
#########################################################################
# MAXDELAY constraints for the data path
#########################################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/fbit_0(*)                                    MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/fbit_1(*)                                    MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/fbit_2(*)                                    MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/fbit_3(*)                                    MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/fifo_*_wr_addr*                                         MAXDELAY = 3000ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/fifo_*_rd_addr*                                         MAXDELAY = 3000ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/transfer_done_*                                         MAXDELAY = 1500ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/ddr_dq(*)                                               MAXDELAY = 400ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/ddr_dqs_int_delay_in*                                   MAXDELAY = 651ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay?_col?/delay?            MAXDELAY = 57ps;

########################################################################
# rst_dqs logic constraints
########################################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/ddr_rst_dqs_div_in                                                 MAXDELAY = 430ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delayed               MAXDELAY = 1500ps;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/one            LOC = SLICE_X162Y156;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/one            BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/two            LOC = SLICE_X162Y157;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/two            BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/three          LOC = SLICE_X162Y157;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/three          BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/four           LOC = SLICE_X163Y156;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/four           BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/five           LOC = SLICE_X163Y156;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/five           BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/six            LOC = SLICE_X163Y157;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/six            BEL = G;
#############################################################
##  constraints for bit no_dpin, 0
#############################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div0/col0                LOC = SLICE_X163Y204;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div0/col1                LOC = SLICE_X161Y204;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col0(0)                                         MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col1(0)                                         MAXDELAY = 1200ps;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0   LOC = SLICE_X161Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0   BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90  LOC = SLICE_X163Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90  LOC = SLICE_X163Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90  BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180 LOC = SLICE_X160Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270 LOC = SLICE_X162Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270 LOC = SLICE_X162Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270 BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0        LOC = SLICE_X162Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270 LOC = SLICE_X159Y203;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270 LOC = SLICE_X159Y203;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270 BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90  LOC = SLICE_X159Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90  LOC = SLICE_X159Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90  BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1        LOC = SLICE_X159Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2        LOC = SLICE_X159Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2        BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90  LOC = SLICE_X158Y203;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270 LOC = SLICE_X158Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3        LOC = SLICE_X158Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 0
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<0>                                                          LOC = D3;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit0                            RLOC_ORIGIN = X160Y202;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit0                            RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit0                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit0                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit2                            RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit2                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit2                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit1                            RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit1                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit1                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit3                            RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit3                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit3                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
#############################################################
##  constraints for bit ddr2_dq, 1
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<1>                                                          LOC = E3;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit0                            RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit0                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit0                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit2                            RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit2                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit2                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit1                            RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit1                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit1                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit3                            RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit3                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit3                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
#############################################################
##  constraints for bit ddr2_dq, 2
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<2>                                                          LOC = D1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit0                            RLOC_ORIGIN = X160Y200;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit0                            RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit0                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit0                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit2                            RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit2                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit2                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit1                            RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit1                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit1                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit3                            RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit3                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit3                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
#############################################################
##  constraints for bit ddr2_dq, 3
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<3>                                                          LOC = D2;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit0                            RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit0                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit0                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit2                            RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit2                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit2                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit1                            RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit1                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit1                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit3                            RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit3                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit3                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
#############################################################
##  constraints for bit ddr2_dqs, 0
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dqs<0>                                                         LOC = E2;
## LUT location constraints for col 0
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/one               LOC = SLICE_X162Y198;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/two               LOC = SLICE_X162Y199;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/three             LOC = SLICE_X162Y199;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/four              LOC = SLICE_X163Y198;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/five              LOC = SLICE_X163Y198;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/six               LOC = SLICE_X163Y199;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/six               BEL = G;
## LUT location constraints for col 1
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/one               LOC = SLICE_X160Y198;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/two               LOC = SLICE_X160Y199;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/three             LOC = SLICE_X160Y199;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/four              LOC = SLICE_X161Y198;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/five              LOC = SLICE_X161Y198;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/six               LOC = SLICE_X161Y199;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 4
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<4>                                                          LOC = F4;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit0                            RLOC_ORIGIN = X160Y198;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit0                            RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit0                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit0                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit2                            RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit2                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit2                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit1                            RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit1                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit1                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit3                            RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit3                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit3                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
#############################################################
##  constraints for bit ddr2_dq, 5
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<5>                                                          LOC = F3;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit0                            RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit0                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit0                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit2                            RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit2                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit2                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit1                            RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit1                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit1                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit3                            RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit3                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit3                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
#############################################################
##  constraints for bit ddr2_dq, 6
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<6>                                                          LOC = F1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit0                            RLOC_ORIGIN = X160Y196;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit0                            RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit0                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit0                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit2                            RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit2                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit2                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit1                            RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit1                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit1                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit3                            RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit3                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit3                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
#############################################################
##  constraints for bit ddr2_dq, 7
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<7>                                                          LOC = F2;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit0                            RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit0                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit0                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit2                            RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit2                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit2                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit1                            RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit1                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit1                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit3                            RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit3                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit3                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
#############################################################
##  constraints for bit no_dpin, 1
#############################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div1/col0                LOC = SLICE_X163Y196;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div1/col1                LOC = SLICE_X161Y196;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col0(1)                                         MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col1(1)                                         MAXDELAY = 1200ps;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0   LOC = SLICE_X161Y194;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0   BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90  LOC = SLICE_X163Y194;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90  LOC = SLICE_X163Y194;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90  BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180 LOC = SLICE_X160Y196;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270 LOC = SLICE_X162Y196;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270 LOC = SLICE_X162Y196;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270 BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0        LOC = SLICE_X162Y196;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270 LOC = SLICE_X159Y195;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270 LOC = SLICE_X159Y195;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270 BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90  LOC = SLICE_X159Y194;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90  LOC = SLICE_X159Y194;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90  BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1        LOC = SLICE_X159Y194;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2        LOC = SLICE_X159Y194;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2        BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90  LOC = SLICE_X158Y195;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270 LOC = SLICE_X158Y194;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3        LOC = SLICE_X158Y194;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 8
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<8>                                                          LOC = G2;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit0                            RLOC_ORIGIN = X160Y194;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit0                            RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit0                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit0                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit2                            RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit2                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit2                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit1                            RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit1                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit1                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit3                            RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit3                            BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit3                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
#############################################################
##  constraints for bit ddr2_dq, 9
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<9>                                                          LOC = G1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit0                            RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit0                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit0                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit2                            RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit2                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit2                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit1                            RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit1                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit1                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit3                            RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit3                            BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit3                            U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
#############################################################
##  constraints for bit ddr2_dq, 10
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<10>                                                         LOC = G5;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit0                           RLOC_ORIGIN = X160Y192;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
#############################################################
##  constraints for bit ddr2_dq, 11
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<11>                                                         LOC = H6;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
#############################################################
##  constraints for bit ddr2_dqs, 1
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dqs<1>                                                         LOC = H5;
## LUT location constraints for col 0
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/one               LOC = SLICE_X162Y190;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/two               LOC = SLICE_X162Y191;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/three             LOC = SLICE_X162Y191;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/four              LOC = SLICE_X163Y190;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/five              LOC = SLICE_X163Y190;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/six               LOC = SLICE_X163Y191;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/six               BEL = G;
## LUT location constraints for col 1
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/one               LOC = SLICE_X160Y190;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/two               LOC = SLICE_X160Y191;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/three             LOC = SLICE_X160Y191;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/four              LOC = SLICE_X161Y190;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/five              LOC = SLICE_X161Y190;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/six               LOC = SLICE_X161Y191;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 12
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<12>                                                         LOC = H3;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit0                           RLOC_ORIGIN = X160Y190;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
#############################################################
##  constraints for bit ddr2_dq, 13
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<13>                                                         LOC = H2;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
#############################################################
##  constraints for bit ddr2_dq, 14
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<14>                                                         LOC = H7;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit0                           RLOC_ORIGIN = X160Y188;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
#############################################################
##  constraints for bit ddr2_dq, 15
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<15>                                                         LOC = J8;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
#############################################################
##  constraints for bit no_dpin, 2
#############################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div2/col0                LOC = SLICE_X163Y180;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div2/col1                LOC = SLICE_X161Y180;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col0(2)                                         MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col1(2)                                         MAXDELAY = 1200ps;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0   LOC = SLICE_X161Y178;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0   BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90  LOC = SLICE_X163Y178;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90  LOC = SLICE_X163Y178;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90  BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180 LOC = SLICE_X160Y180;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270 LOC = SLICE_X162Y180;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270 LOC = SLICE_X162Y180;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270 BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0        LOC = SLICE_X162Y180;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270 LOC = SLICE_X159Y179;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270 LOC = SLICE_X159Y179;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270 BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90  LOC = SLICE_X159Y178;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90  LOC = SLICE_X159Y178;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90  BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1        LOC = SLICE_X159Y178;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2        LOC = SLICE_X159Y178;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2        BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90  LOC = SLICE_X158Y179;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270 LOC = SLICE_X158Y178;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3        LOC = SLICE_X158Y178;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 16
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<16>                                                         LOC = L8;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit0                           RLOC_ORIGIN = X160Y178;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
#############################################################
##  constraints for bit ddr2_dq, 17
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<17>                                                         LOC = L9;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
#############################################################
##  constraints for bit ddr2_dq, 18
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<18>                                                         LOC = L6;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit0                           RLOC_ORIGIN = X160Y176;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
#############################################################
##  constraints for bit ddr2_dq, 19
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<19>                                                         LOC = L7;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
#############################################################
##  constraints for bit ddr2_dqs, 2
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dqs<2>                                                         LOC = L3;
## LUT location constraints for col 0
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/one               LOC = SLICE_X162Y174;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/two               LOC = SLICE_X162Y175;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/three             LOC = SLICE_X162Y175;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/four              LOC = SLICE_X163Y174;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/five              LOC = SLICE_X163Y174;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/six               LOC = SLICE_X163Y175;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/six               BEL = G;
## LUT location constraints for col 1
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/one               LOC = SLICE_X160Y174;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/two               LOC = SLICE_X160Y175;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/three             LOC = SLICE_X160Y175;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/four              LOC = SLICE_X161Y174;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/five              LOC = SLICE_X161Y174;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/six               LOC = SLICE_X161Y175;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 20
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<20>                                                         LOC = L5;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit0                           RLOC_ORIGIN = X160Y174;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
#############################################################
##  constraints for bit ddr2_dq, 21
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<21>                                                         LOC = L4;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
#############################################################
##  constraints for bit ddr2_dq, 22
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<22>                                                         LOC = L1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit0                           RLOC_ORIGIN = X160Y172;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
#############################################################
##  constraints for bit ddr2_dq, 23
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<23>                                                         LOC = L2;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
#############################################################
##  constraints for bit no_dpin, 3
#############################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div3/col0                LOC = SLICE_X163Y172;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div3/col1                LOC = SLICE_X161Y172;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col0(3)                                         MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col1(3)                                         MAXDELAY = 1200ps;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0   LOC = SLICE_X161Y170;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0   BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90  LOC = SLICE_X163Y170;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90  LOC = SLICE_X163Y170;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90  BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180 LOC = SLICE_X160Y172;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270 LOC = SLICE_X162Y172;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270 LOC = SLICE_X162Y172;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270 BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0        LOC = SLICE_X162Y172;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270 LOC = SLICE_X159Y171;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270 LOC = SLICE_X159Y171;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270 BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90  LOC = SLICE_X159Y170;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90  LOC = SLICE_X159Y170;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90  BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1        LOC = SLICE_X159Y170;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2        LOC = SLICE_X159Y170;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2        BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90  LOC = SLICE_X158Y171;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270 LOC = SLICE_X158Y170;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3        LOC = SLICE_X158Y170;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 24
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<24>                                                         LOC = M11;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit0                           RLOC_ORIGIN = X160Y170;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
#############################################################
##  constraints for bit ddr2_dq, 25
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<25>                                                         LOC = M12;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
#############################################################
##  constraints for bit ddr2_dq, 26
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<26>                                                         LOC = M9;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit0                           RLOC_ORIGIN = X160Y168;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
#############################################################
##  constraints for bit ddr2_dq, 27
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<27>                                                         LOC = M10;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
#############################################################
##  constraints for bit ddr2_dqs, 3
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dqs<3>                                                         LOC = M3;
## LUT location constraints for col 0
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/one               LOC = SLICE_X162Y166;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/two               LOC = SLICE_X162Y167;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/three             LOC = SLICE_X162Y167;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/four              LOC = SLICE_X163Y166;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/five              LOC = SLICE_X163Y166;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/six               LOC = SLICE_X163Y167;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/six               BEL = G;
## LUT location constraints for col 1
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/one               LOC = SLICE_X160Y166;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/two               LOC = SLICE_X160Y167;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/three             LOC = SLICE_X160Y167;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/four              LOC = SLICE_X161Y166;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/five              LOC = SLICE_X161Y166;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/six               LOC = SLICE_X161Y167;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 28
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<28>                                                         LOC = M4;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit0                           RLOC_ORIGIN = X160Y166;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
#############################################################
##  constraints for bit ddr2_dq, 29
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<29>                                                         LOC = M5;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
#############################################################
##  constraints for bit ddr2_dq, 30
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<30>                                                         LOC = N7;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit0                           RLOC_ORIGIN = X160Y164;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
#############################################################
##  constraints for bit ddr2_dq, 31
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<31>                                                         LOC = N8;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
#############################################################
##  constraints for bit no_dpin, 8
#############################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div8/col0                LOC = SLICE_X163Y164;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div8/col1                LOC = SLICE_X161Y164;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col0(8)                                         MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col1(8)                                         MAXDELAY = 1200ps;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk0   LOC = SLICE_X161Y162;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk0   BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk90  LOC = SLICE_X163Y162;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst90  LOC = SLICE_X163Y162;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst90  BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk180 LOC = SLICE_X160Y164;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk180 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk270 LOC = SLICE_X162Y164;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst270 LOC = SLICE_X162Y164;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst270 BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0        LOC = SLICE_X162Y164;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk270 LOC = SLICE_X159Y163;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk270 LOC = SLICE_X159Y163;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk270 BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk90  LOC = SLICE_X159Y162;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk90  LOC = SLICE_X159Y162;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk90  BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1        LOC = SLICE_X159Y162;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2        LOC = SLICE_X159Y162;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2        BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk90  LOC = SLICE_X158Y163;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk270 LOC = SLICE_X158Y162;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3        LOC = SLICE_X158Y162;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 64
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<64>                                                         LOC = N9;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit0                           RLOC_ORIGIN = X160Y162;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
#############################################################
##  constraints for bit ddr2_dq, 65
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<65>                                                         LOC = N10;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
#############################################################
##  constraints for bit ddr2_dq, 66
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<66>                                                         LOC = N3;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit0                           RLOC_ORIGIN = X160Y160;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
#############################################################
##  constraints for bit ddr2_dq, 67
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<67>                                                         LOC = N4;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
#############################################################
##  constraints for bit ddr2_dqs, 8
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dqs<8>                                                         LOC = N2;
## LUT location constraints for col 0
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/one               LOC = SLICE_X162Y158;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/two               LOC = SLICE_X162Y159;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/three             LOC = SLICE_X162Y159;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/four              LOC = SLICE_X163Y158;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/five              LOC = SLICE_X163Y158;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/six               LOC = SLICE_X163Y159;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/six               BEL = G;
## LUT location constraints for col 1
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/one               LOC = SLICE_X160Y158;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/two               LOC = SLICE_X160Y159;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/three             LOC = SLICE_X160Y159;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/four              LOC = SLICE_X161Y158;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/five              LOC = SLICE_X161Y158;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/six               LOC = SLICE_X161Y159;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 68
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<68>                                                         LOC = N11;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit0                           RLOC_ORIGIN = X160Y158;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
#############################################################
##  constraints for bit ddr2_dq, 69
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<69>                                                         LOC = N12;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
#############################################################
##  constraints for bit ddr2_dq, 70
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<70>                                                         LOC = P9;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit0                           RLOC_ORIGIN = X160Y156;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
#############################################################
##  constraints for bit ddr2_dq, 71
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<71>                                                         LOC = P10;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
#############################################################
##  constraints for bit no_dpin, 4
#############################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div4/col0                LOC = SLICE_X163Y156;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div4/col1                LOC = SLICE_X161Y156;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col0(4)                                         MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col1(4)                                         MAXDELAY = 1200ps;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk0   LOC = SLICE_X161Y154;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk0   BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk90  LOC = SLICE_X162Y154;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst90  LOC = SLICE_X162Y154;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst90  BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk180 LOC = SLICE_X160Y156;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk180 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk270 LOC = SLICE_X162Y156;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst270 LOC = SLICE_X162Y156;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst270 BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0        LOC = SLICE_X163Y157;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk270 LOC = SLICE_X159Y155;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk270 LOC = SLICE_X159Y155;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk270 BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk90  LOC = SLICE_X159Y154;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk90  LOC = SLICE_X159Y154;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk90  BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1        LOC = SLICE_X159Y154;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2        LOC = SLICE_X159Y154;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2        BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk90  LOC = SLICE_X158Y155;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk270 LOC = SLICE_X158Y154;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3        LOC = SLICE_X158Y154;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 32
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<32>                                                         LOC = P11;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit0                           RLOC_ORIGIN = X160Y154;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
#############################################################
##  constraints for bit ddr2_dq, 33
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<33>                                                         LOC = P12;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
#############################################################
##  constraints for bit ddr2_dq, 34
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<34>                                                         LOC = P5;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit0                           RLOC_ORIGIN = X160Y152;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
#############################################################
##  constraints for bit ddr2_dq, 35
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<35>                                                         LOC = P6;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
#############################################################
##  constraints for bit ddr2_dqs, 4
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dqs<4>                                                         LOC = P2;
## LUT location constraints for col 0
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/one               LOC = SLICE_X162Y150;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/two               LOC = SLICE_X162Y151;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/three             LOC = SLICE_X162Y151;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/four              LOC = SLICE_X163Y150;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/five              LOC = SLICE_X163Y150;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/six               LOC = SLICE_X163Y151;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/six               BEL = G;
## LUT location constraints for col 1
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/one               LOC = SLICE_X160Y150;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/two               LOC = SLICE_X160Y151;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/three             LOC = SLICE_X160Y151;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/four              LOC = SLICE_X161Y150;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/five              LOC = SLICE_X161Y150;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/six               LOC = SLICE_X161Y151;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 36
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<36>                                                         LOC = R9;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit0                           RLOC_ORIGIN = X160Y150;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
#############################################################
##  constraints for bit ddr2_dq, 37
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<37>                                                         LOC = R10;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
#############################################################
##  constraints for bit ddr2_dq, 38
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<38>                                                         LOC = R5;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit0                           RLOC_ORIGIN = X160Y148;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
#############################################################
##  constraints for bit ddr2_dq, 39
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<39>                                                         LOC = R6;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
#############################################################
##  constraints for bit no_dpin, 5
#############################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div5/col0                LOC = SLICE_X163Y148;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div5/col1                LOC = SLICE_X161Y148;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col0(5)                                         MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col1(5)                                         MAXDELAY = 1200ps;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk0   LOC = SLICE_X161Y146;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk0   BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk90  LOC = SLICE_X163Y146;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst90  LOC = SLICE_X163Y146;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst90  BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk180 LOC = SLICE_X160Y148;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk180 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk270 LOC = SLICE_X162Y148;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst270 LOC = SLICE_X162Y148;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst270 BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0        LOC = SLICE_X162Y148;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk270 LOC = SLICE_X159Y147;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk270 LOC = SLICE_X159Y147;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk270 BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk90  LOC = SLICE_X159Y146;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk90  LOC = SLICE_X159Y146;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk90  BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1        LOC = SLICE_X159Y146;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2        LOC = SLICE_X159Y146;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2        BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk90  LOC = SLICE_X158Y147;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk270 LOC = SLICE_X158Y146;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3        LOC = SLICE_X158Y146;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 40
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<40>                                                         LOC = R1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit0                           RLOC_ORIGIN = X160Y146;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
#############################################################
##  constraints for bit ddr2_dq, 41
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<41>                                                         LOC = R2;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
#############################################################
##  constraints for bit ddr2_dq, 42
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<42>                                                         LOC = R11;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit0                           RLOC_ORIGIN = X160Y144;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
#############################################################
##  constraints for bit ddr2_dq, 43
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<43>                                                         LOC = R12;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
#############################################################
##  constraints for bit ddr2_dqs, 5
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dqs<5>                                                         LOC = T7;
## LUT location constraints for col 0
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/one               LOC = SLICE_X162Y142;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/two               LOC = SLICE_X162Y143;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/three             LOC = SLICE_X162Y143;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/four              LOC = SLICE_X163Y142;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/five              LOC = SLICE_X163Y142;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/six               LOC = SLICE_X163Y143;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/six               BEL = G;
## LUT location constraints for col 1
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/one               LOC = SLICE_X160Y142;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/two               LOC = SLICE_X160Y143;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/three             LOC = SLICE_X160Y143;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/four              LOC = SLICE_X161Y142;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/five              LOC = SLICE_X161Y142;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/six               LOC = SLICE_X161Y143;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 44
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<44>                                                         LOC = T8;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit0                           RLOC_ORIGIN = X160Y142;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
#############################################################
##  constraints for bit ddr2_dq, 45
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<45>                                                         LOC = R8;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
#############################################################
##  constraints for bit ddr2_dq, 46
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<46>                                                         LOC = T4;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit0                           RLOC_ORIGIN = X160Y140;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
#############################################################
##  constraints for bit ddr2_dq, 47
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<47>                                                         LOC = T5;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
#############################################################
##  constraints for bit no_dpin, 6
#############################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div6/col0                LOC = SLICE_X163Y140;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div6/col1                LOC = SLICE_X161Y140;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col0(6)                                         MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col1(6)                                         MAXDELAY = 1200ps;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk0   LOC = SLICE_X161Y138;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk0   BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk90  LOC = SLICE_X163Y138;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst90  LOC = SLICE_X163Y138;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst90  BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk180 LOC = SLICE_X160Y140;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk180 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk270 LOC = SLICE_X162Y140;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst270 LOC = SLICE_X162Y140;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst270 BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0        LOC = SLICE_X162Y140;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk270 LOC = SLICE_X159Y139;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk270 LOC = SLICE_X159Y139;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk270 BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk90  LOC = SLICE_X159Y138;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk90  LOC = SLICE_X159Y138;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk90  BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1        LOC = SLICE_X159Y138;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2        LOC = SLICE_X159Y138;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2        BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk90  LOC = SLICE_X158Y139;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk270 LOC = SLICE_X158Y138;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3        LOC = SLICE_X158Y138;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 48
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<48>                                                         LOC = T10;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit0                           RLOC_ORIGIN = X160Y138;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
#############################################################
##  constraints for bit ddr2_dq, 49
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<49>                                                         LOC = T11;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
#############################################################
##  constraints for bit ddr2_dq, 50
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<50>                                                         LOC = U7;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit0                           RLOC_ORIGIN = X160Y136;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
#############################################################
##  constraints for bit ddr2_dq, 51
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<51>                                                         LOC = U8;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
#############################################################
##  constraints for bit ddr2_dqs, 6
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dqs<6>                                                         LOC = U6;
## LUT location constraints for col 0
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/one               LOC = SLICE_X162Y134;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/two               LOC = SLICE_X162Y135;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/three             LOC = SLICE_X162Y135;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/four              LOC = SLICE_X163Y134;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/five              LOC = SLICE_X163Y134;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/six               LOC = SLICE_X163Y135;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/six               BEL = G;
## LUT location constraints for col 1
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/one               LOC = SLICE_X160Y134;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/two               LOC = SLICE_X160Y135;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/three             LOC = SLICE_X160Y135;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/four              LOC = SLICE_X161Y134;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/five              LOC = SLICE_X161Y134;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/six               LOC = SLICE_X161Y135;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 52
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<52>                                                         LOC = U9;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit0                           RLOC_ORIGIN = X160Y134;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
#############################################################
##  constraints for bit ddr2_dq, 53
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<53>                                                         LOC = U10;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
#############################################################
##  constraints for bit ddr2_dq, 54
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<54>                                                         LOC = U3;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit0                           RLOC_ORIGIN = X160Y132;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
#############################################################
##  constraints for bit ddr2_dq, 55
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<55>                                                         LOC = U4;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
#############################################################
##  constraints for bit no_dpin, 7
#############################################################
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div7/col0                LOC = SLICE_X163Y132;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div7/col1                LOC = SLICE_X161Y132;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col0(7)                                         MAXDELAY = 1200ps;
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/dqs_div_col1(7)                                         MAXDELAY = 1200ps;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk0   LOC = SLICE_X161Y130;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk0   BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk90  LOC = SLICE_X163Y130;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst90  LOC = SLICE_X163Y130;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst90  BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk180 LOC = SLICE_X160Y132;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk180 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk270 LOC = SLICE_X162Y132;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst270 LOC = SLICE_X162Y132;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst270 BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0        LOC = SLICE_X162Y132;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk270 LOC = SLICE_X159Y131;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk270 LOC = SLICE_X159Y131;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk270 BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk90  LOC = SLICE_X159Y130;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk90  LOC = SLICE_X159Y130;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk90  BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1        LOC = SLICE_X159Y130;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1        BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2        LOC = SLICE_X159Y130;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2        BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk90  LOC = SLICE_X158Y131;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk90  BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk270 LOC = SLICE_X158Y130;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk270 BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3        LOC = SLICE_X158Y130;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 56
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<56>                                                         LOC = T12;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit0                           RLOC_ORIGIN = X160Y130;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
#############################################################
##  constraints for bit ddr2_dq, 57
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<57>                                                         LOC = U12;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
#############################################################
##  constraints for bit ddr2_dq, 58
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<58>                                                         LOC = V10;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit0                           RLOC_ORIGIN = X160Y128;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
#############################################################
##  constraints for bit ddr2_dq, 59
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<59>                                                         LOC = V11;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
#############################################################
##  constraints for bit ddr2_dqs, 7
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dqs<7>                                                         LOC = V8;
## LUT location constraints for col 0
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/one               LOC = SLICE_X162Y126;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/two               LOC = SLICE_X162Y127;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/three             LOC = SLICE_X162Y127;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/four              LOC = SLICE_X163Y126;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/five              LOC = SLICE_X163Y126;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/six               LOC = SLICE_X163Y127;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/six               BEL = G;
## LUT location constraints for col 1
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/one               LOC = SLICE_X160Y126;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/one               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/two               LOC = SLICE_X160Y127;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/two               BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/three             LOC = SLICE_X160Y127;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/three             BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/four              LOC = SLICE_X161Y126;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/four              BEL = F;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/five              LOC = SLICE_X161Y126;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/five              BEL = G;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/six               LOC = SLICE_X161Y127;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 60
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<60>                                                         LOC = U11;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit0                           RLOC_ORIGIN = X160Y126;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
#############################################################
##  constraints for bit ddr2_dq, 61
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<61>                                                         LOC = V12;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
#############################################################
##  constraints for bit ddr2_dq, 62
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<62>                                                         LOC = V4;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit0                           RLOC_ORIGIN = X160Y124;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit0                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit2                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit1                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit3                           BEL = FFY;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
#############################################################
##  constraints for bit ddr2_dq, 63
#############################################################
NET  ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/pad_dq<63>                                                         LOC = V5;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit0                           RLOC = X0Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit0                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit0                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit2                           RLOC = X1Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit2                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit2                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit1                           RLOC = X3Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit1                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit1                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit3                           RLOC = X2Y1;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit3                           BEL = FFX;
INST ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit3                           U_SET = ddr2_controller_0/ddr2_controller_0/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;

