<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="MicroP_for_legv8" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/adder - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/adder - Sixty_Four_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/adder - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/adder - Sixty_Four_Bit_Adder/a2 - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/adder - Sixty_Four_Bit_Adder/a3 - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/adder - Sixty_Four_Bit_Adder/a4 - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/subtractor - Sixty_Four_Bit_Subtractor/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a1 - Four_Bit_Adder/a2 - one_bit_full_adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/subtractor - Sixty_Four_Bit_Subtractor/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a1 - Four_Bit_Adder/a3 - one_bit_full_adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/subtractor - Sixty_Four_Bit_Subtractor/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a1 - Four_Bit_Adder/a4 - one_bit_full_adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/subtractor - Sixty_Four_Bit_Subtractor/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a2 - Four_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/subtractor - Sixty_Four_Bit_Subtractor/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a3 - Four_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/subtractor - Sixty_Four_Bit_Subtractor/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a4 - Four_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/subtractor - Sixty_Four_Bit_Subtractor/sub - Sixty_Four_Bit_Adder/a2 - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/subtractor - Sixty_Four_Bit_Subtractor/sub - Sixty_Four_Bit_Adder/a3 - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|ALU.v/subtractor - Sixty_Four_Bit_Subtractor/sub - Sixty_Four_Bit_Adder/a4 - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/Adder1_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder1_32bit_adder.v/adder - Adder2_32bit_adder</ClosedNode>
         <ClosedNode>/Adder1_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder1_32bit_adder.v/adder - Adder2_32bit_adder/a1 - Sixteen_Bit_Adder/a1 - Four_Bit_Adder/a2 - one_bit_full_adder</ClosedNode>
         <ClosedNode>/Adder1_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder1_32bit_adder.v/adder - Adder2_32bit_adder/a1 - Sixteen_Bit_Adder/a1 - Four_Bit_Adder/a3 - one_bit_full_adder</ClosedNode>
         <ClosedNode>/Adder1_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder1_32bit_adder.v/adder - Adder2_32bit_adder/a1 - Sixteen_Bit_Adder/a1 - Four_Bit_Adder/a4 - one_bit_full_adder</ClosedNode>
         <ClosedNode>/Adder1_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder1_32bit_adder.v/adder - Adder2_32bit_adder/a1 - Sixteen_Bit_Adder/a2 - Four_Bit_Adder</ClosedNode>
         <ClosedNode>/Adder1_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder1_32bit_adder.v/adder - Adder2_32bit_adder/a1 - Sixteen_Bit_Adder/a3 - Four_Bit_Adder</ClosedNode>
         <ClosedNode>/Adder1_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder1_32bit_adder.v/adder - Adder2_32bit_adder/a1 - Sixteen_Bit_Adder/a4 - Four_Bit_Adder</ClosedNode>
         <ClosedNode>/Adder1_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder1_32bit_adder.v/adder - Adder2_32bit_adder/a2 - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/Adder2_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder2_32bit_adder.v</ClosedNode>
         <ClosedNode>/Four_Bit_Adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Four_Bit_Adder.v/a1 - one_bit_full_adder</ClosedNode>
         <ClosedNode>/MAIN_DATA_PATH C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|MAIN_DATA_PATH.v</ClosedNode>
         <ClosedNode>/Sixty_Four_Bit_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Sixty_Four_Bit_Subtractor.v</ClosedNode>
         <ClosedNode>/Sixty_Four_Bit_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Sixty_Four_Bit_Subtractor.v/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a1 - Four_Bit_Adder/a2 - one_bit_full_adder</ClosedNode>
         <ClosedNode>/Sixty_Four_Bit_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Sixty_Four_Bit_Subtractor.v/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a1 - Four_Bit_Adder/a3 - one_bit_full_adder</ClosedNode>
         <ClosedNode>/Sixty_Four_Bit_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Sixty_Four_Bit_Subtractor.v/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a1 - Four_Bit_Adder/a4 - one_bit_full_adder</ClosedNode>
         <ClosedNode>/Sixty_Four_Bit_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Sixty_Four_Bit_Subtractor.v/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a2 - Four_Bit_Adder</ClosedNode>
         <ClosedNode>/Sixty_Four_Bit_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Sixty_Four_Bit_Subtractor.v/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a3 - Four_Bit_Adder</ClosedNode>
         <ClosedNode>/Sixty_Four_Bit_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Sixty_Four_Bit_Subtractor.v/sub - Sixty_Four_Bit_Adder/a1 - Sixteen_Bit_Adder/a4 - Four_Bit_Adder</ClosedNode>
         <ClosedNode>/Sixty_Four_Bit_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Sixty_Four_Bit_Subtractor.v/sub - Sixty_Four_Bit_Adder/a2 - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/Sixty_Four_Bit_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Sixty_Four_Bit_Subtractor.v/sub - Sixty_Four_Bit_Adder/a3 - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/Sixty_Four_Bit_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Sixty_Four_Bit_Subtractor.v/sub - Sixty_Four_Bit_Adder/a4 - Sixteen_Bit_Adder</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Controller (C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Controller.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >5</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000205000000020000000000000000000000000200000064ffffffff000000810000000300000002000002050000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>Controller (C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Controller.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000187000000010000000100000000000000000000000064ffffffff000000810000000000000001000001870000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000000000000000100000000000000000000000000000000000002f2000000040101000100000000000000000000000064ffffffff000000810000000000000004000000420000000100000000000000240000000100000000000000660000000100000000000002260000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>half_adder.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000154000000010000000100000000000000000000000064ffffffff000000810000000000000001000001540000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff000000000000000200000158000000ab01000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Adder1_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder1_32bit_adder.v</ClosedNode>
         <ClosedNode>/Adder2_32bit_adder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|Adder2_32bit_adder.v</ClosedNode>
         <ClosedNode>/COMBO_PC_IR_Contr_ADDER1_Mux1 C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|COMBO_PC_IR_Contr_ADDER1_Mux1.v/uut4 - Adder1_32bit_adder</ClosedNode>
         <ClosedNode>/COMBO_PC_IR_Contr_ADDER1_Mux1 C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|COMBO_PC_IR_Contr_ADDER1_Mux1.v/uut6 - Adder2_32bit_adder</ClosedNode>
         <ClosedNode>/COMBO_PC_Instruction C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|COMBO_PC_Instruction.v</ClosedNode>
         <ClosedNode>/COMBO_PC_InstructionReg_Controller C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|COMBO_PC_InstructionReg_Controller.v</ClosedNode>
         <ClosedNode>/One_Bit_Full_Adder_Test C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|One_Bit_Full_Adder_Test.v</ClosedNode>
         <ClosedNode>/TB_16BitAdder C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_16BitAdder.v</ClosedNode>
         <ClosedNode>/TB_32Bit_Divider C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_32Bit_Divider.v</ClosedNode>
         <ClosedNode>/TB_32bit_Multiplier C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_32bit_Multiplier.v</ClosedNode>
         <ClosedNode>/TB_64Bi_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_64Bi_Subtractor.v</ClosedNode>
         <ClosedNode>/TB_64Bi_Subtractor C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_64Bi_Subtractor.v/uut - Sixty_Four_Bit_Subtractor/sub - Sixty_Four_Bit_Adder</ClosedNode>
         <ClosedNode>/TB_64bit_RegisterFile C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_64bit_RegisterFile.v</ClosedNode>
         <ClosedNode>/TB_ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_ALU.v</ClosedNode>
         <ClosedNode>/TB_ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_ALU.v/uut - ALU</ClosedNode>
         <ClosedNode>/TB_ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_ALU.v/uut - ALU/adder - Sixteen_Bit_Adder</ClosedNode>
         <ClosedNode>/TB_ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_ALU.v/uut - ALU/adder - Sixty_Four_Bit_Adder</ClosedNode>
         <ClosedNode>/TB_ALU C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_ALU.v/uut - ALU/subtractor - Sixty_Four_Bit_Subtractor</ClosedNode>
         <ClosedNode>/TB_Adder1_32bits C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_Adder1_32bits.v</ClosedNode>
         <ClosedNode>/TB_Adder2_32bits C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_Adder2_32bits.v</ClosedNode>
         <ClosedNode>/TB_Controller C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_Controller.v</ClosedNode>
         <ClosedNode>/TB_Data_Memory C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_Data_Memory.v</ClosedNode>
         <ClosedNode>/TB_Instruction_Memory C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_Instruction_Memory.v</ClosedNode>
         <ClosedNode>/TB_MUX1 C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_MUX1.v</ClosedNode>
         <ClosedNode>/TB_Mux2 C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_Mux2.v</ClosedNode>
         <ClosedNode>/TB_Program_Counter C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_Program_Counter.v</ClosedNode>
         <ClosedNode>/TB_Sign_Extender C:|Users|tuf22191|Projects|Github_Repos|Building_Microprocessor_Verilog|MicroP_for_legv8|TB_Sign_Extender.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>COMBO_PC_IR_Contr_ADDER1_Mux1 (C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_PC_IR_Contr_ADDER1_Mux1.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >1</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000002020000000100000001000000640000020b000000020000000000000000000000000200000064ffffffff0000008100000003000000020000020b0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>COMBO_PC_IR_Contr_ADDER1_Mux1 (C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_PC_IR_Contr_ADDER1_Mux1.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000154000000010000000100000000000000000000000064ffffffff000000810000000000000001000001540000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000154000000010000000100000000000000000000000064ffffffff000000810000000000000001000001540000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" />
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
</Project>
