[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/HighLow/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/HighLow/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<276> s<275> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
n<> u<7> t<Endmodule> p<8> l<2:1> el<2:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
n<> u<9> t<Description> p<275> c<8> s<274> l<1:1> el<2:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<4:1> el<4:7>
n<top> u<11> t<StringConst> p<14> s<13> l<4:8> el<4:11>
n<> u<12> t<Port> p<13> l<4:13> el<4:13>
n<> u<13> t<List_of_ports> p<14> c<12> l<4:12> el<4:14>
n<> u<14> t<Module_nonansi_header> p<273> c<10> s<41> l<4:1> el<4:15>
n<2> u<15> t<IntConst> p<16> l<6:14> el<6:15>
n<> u<16> t<Primary_literal> p<17> c<15> l<6:14> el<6:15>
n<> u<17> t<Constant_primary> p<18> c<16> l<6:14> el<6:15>
n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<6:14> el<6:15>
n<1> u<19> t<IntConst> p<20> l<6:16> el<6:17>
n<> u<20> t<Primary_literal> p<21> c<19> l<6:16> el<6:17>
n<> u<21> t<Constant_primary> p<22> c<20> l<6:16> el<6:17>
n<> u<22> t<Constant_expression> p<23> c<21> l<6:16> el<6:17>
n<> u<23> t<Constant_range> p<24> c<18> l<6:14> el<6:17>
n<> u<24> t<Packed_dimension> p<25> c<23> l<6:13> el<6:18>
n<> u<25> t<Data_type_or_implicit> p<35> c<24> s<34> l<6:13> el<6:18>
n<a> u<26> t<StringConst> p<33> s<32> l<6:19> el<6:20>
n<10> u<27> t<IntConst> p<28> l<6:23> el<6:25>
n<> u<28> t<Primary_literal> p<29> c<27> l<6:23> el<6:25>
n<> u<29> t<Constant_primary> p<30> c<28> l<6:23> el<6:25>
n<> u<30> t<Constant_expression> p<31> c<29> l<6:23> el<6:25>
n<> u<31> t<Constant_mintypmax_expression> p<32> c<30> l<6:23> el<6:25>
n<> u<32> t<Constant_param_expression> p<33> c<31> l<6:23> el<6:25>
n<> u<33> t<Param_assignment> p<34> c<26> l<6:19> el<6:25>
n<> u<34> t<List_of_param_assignments> p<35> c<33> l<6:19> el<6:25>
n<> u<35> t<Parameter_declaration> p<36> c<25> l<6:3> el<6:25>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<6:3> el<6:26>
n<> u<37> t<Module_or_generate_item_declaration> p<38> c<36> l<6:3> el<6:26>
n<> u<38> t<Module_common_item> p<39> c<37> l<6:3> el<6:26>
n<> u<39> t<Module_or_generate_item> p<40> c<38> l<6:3> el<6:26>
n<> u<40> t<Non_port_module_item> p<41> c<39> l<6:3> el<6:26>
n<> u<41> t<Module_item> p<273> c<40> s<64> l<6:3> el<6:26>
n<> u<42> t<Data_type_or_implicit> p<58> s<57> l<7:14> el<7:14>
n<high> u<43> t<StringConst> p<56> s<55> l<7:14> el<7:18>
n<> u<44> t<Dollar_keyword> p<51> s<45> l<7:21> el<7:22>
n<high> u<45> t<StringConst> p<51> s<50> l<7:22> el<7:26>
n<a> u<46> t<StringConst> p<47> l<7:27> el<7:28>
n<> u<47> t<Primary_literal> p<48> c<46> l<7:27> el<7:28>
n<> u<48> t<Primary> p<49> c<47> l<7:27> el<7:28>
n<> u<49> t<Expression> p<50> c<48> l<7:27> el<7:28>
n<> u<50> t<List_of_arguments> p<51> c<49> l<7:27> el<7:28>
n<> u<51> t<Subroutine_call> p<52> c<44> l<7:21> el<7:29>
n<> u<52> t<Constant_primary> p<53> c<51> l<7:21> el<7:29>
n<> u<53> t<Constant_expression> p<54> c<52> l<7:21> el<7:29>
n<> u<54> t<Constant_mintypmax_expression> p<55> c<53> l<7:21> el<7:29>
n<> u<55> t<Constant_param_expression> p<56> c<54> l<7:21> el<7:29>
n<> u<56> t<Param_assignment> p<57> c<43> l<7:14> el<7:29>
n<> u<57> t<List_of_param_assignments> p<58> c<56> l<7:14> el<7:29>
n<> u<58> t<Parameter_declaration> p<59> c<42> l<7:3> el<7:29>
n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<7:3> el<7:30>
n<> u<60> t<Module_or_generate_item_declaration> p<61> c<59> l<7:3> el<7:30>
n<> u<61> t<Module_common_item> p<62> c<60> l<7:3> el<7:30>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<7:3> el<7:30>
n<> u<63> t<Non_port_module_item> p<64> c<62> l<7:3> el<7:30>
n<> u<64> t<Module_item> p<273> c<63> s<87> l<7:3> el<7:30>
n<> u<65> t<Data_type_or_implicit> p<81> s<80> l<8:14> el<8:14>
n<low> u<66> t<StringConst> p<79> s<78> l<8:14> el<8:17>
n<> u<67> t<Dollar_keyword> p<74> s<68> l<8:20> el<8:21>
n<low> u<68> t<StringConst> p<74> s<73> l<8:21> el<8:24>
n<a> u<69> t<StringConst> p<70> l<8:25> el<8:26>
n<> u<70> t<Primary_literal> p<71> c<69> l<8:25> el<8:26>
n<> u<71> t<Primary> p<72> c<70> l<8:25> el<8:26>
n<> u<72> t<Expression> p<73> c<71> l<8:25> el<8:26>
n<> u<73> t<List_of_arguments> p<74> c<72> l<8:25> el<8:26>
n<> u<74> t<Subroutine_call> p<75> c<67> l<8:20> el<8:27>
n<> u<75> t<Constant_primary> p<76> c<74> l<8:20> el<8:27>
n<> u<76> t<Constant_expression> p<77> c<75> l<8:20> el<8:27>
n<> u<77> t<Constant_mintypmax_expression> p<78> c<76> l<8:20> el<8:27>
n<> u<78> t<Constant_param_expression> p<79> c<77> l<8:20> el<8:27>
n<> u<79> t<Param_assignment> p<80> c<66> l<8:14> el<8:27>
n<> u<80> t<List_of_param_assignments> p<81> c<79> l<8:14> el<8:27>
n<> u<81> t<Parameter_declaration> p<82> c<65> l<8:3> el<8:27>
n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<8:3> el<8:28>
n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<8:3> el<8:28>
n<> u<84> t<Module_common_item> p<85> c<83> l<8:3> el<8:28>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<8:3> el<8:28>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<8:3> el<8:28>
n<> u<87> t<Module_item> p<273> c<86> s<110> l<8:3> el<8:28>
n<> u<88> t<Data_type_or_implicit> p<104> s<103> l<9:14> el<9:14>
n<left> u<89> t<StringConst> p<102> s<101> l<9:14> el<9:18>
n<> u<90> t<Dollar_keyword> p<97> s<91> l<9:21> el<9:22>
n<left> u<91> t<StringConst> p<97> s<96> l<9:22> el<9:26>
n<a> u<92> t<StringConst> p<93> l<9:27> el<9:28>
n<> u<93> t<Primary_literal> p<94> c<92> l<9:27> el<9:28>
n<> u<94> t<Primary> p<95> c<93> l<9:27> el<9:28>
n<> u<95> t<Expression> p<96> c<94> l<9:27> el<9:28>
n<> u<96> t<List_of_arguments> p<97> c<95> l<9:27> el<9:28>
n<> u<97> t<Subroutine_call> p<98> c<90> l<9:21> el<9:29>
n<> u<98> t<Constant_primary> p<99> c<97> l<9:21> el<9:29>
n<> u<99> t<Constant_expression> p<100> c<98> l<9:21> el<9:29>
n<> u<100> t<Constant_mintypmax_expression> p<101> c<99> l<9:21> el<9:29>
n<> u<101> t<Constant_param_expression> p<102> c<100> l<9:21> el<9:29>
n<> u<102> t<Param_assignment> p<103> c<89> l<9:14> el<9:29>
n<> u<103> t<List_of_param_assignments> p<104> c<102> l<9:14> el<9:29>
n<> u<104> t<Parameter_declaration> p<105> c<88> l<9:3> el<9:29>
n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<9:3> el<9:30>
n<> u<106> t<Module_or_generate_item_declaration> p<107> c<105> l<9:3> el<9:30>
n<> u<107> t<Module_common_item> p<108> c<106> l<9:3> el<9:30>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<9:3> el<9:30>
n<> u<109> t<Non_port_module_item> p<110> c<108> l<9:3> el<9:30>
n<> u<110> t<Module_item> p<273> c<109> s<133> l<9:3> el<9:30>
n<> u<111> t<Data_type_or_implicit> p<127> s<126> l<10:14> el<10:14>
n<right> u<112> t<StringConst> p<125> s<124> l<10:14> el<10:19>
n<> u<113> t<Dollar_keyword> p<120> s<114> l<10:22> el<10:23>
n<right> u<114> t<StringConst> p<120> s<119> l<10:23> el<10:28>
n<a> u<115> t<StringConst> p<116> l<10:29> el<10:30>
n<> u<116> t<Primary_literal> p<117> c<115> l<10:29> el<10:30>
n<> u<117> t<Primary> p<118> c<116> l<10:29> el<10:30>
n<> u<118> t<Expression> p<119> c<117> l<10:29> el<10:30>
n<> u<119> t<List_of_arguments> p<120> c<118> l<10:29> el<10:30>
n<> u<120> t<Subroutine_call> p<121> c<113> l<10:22> el<10:31>
n<> u<121> t<Constant_primary> p<122> c<120> l<10:22> el<10:31>
n<> u<122> t<Constant_expression> p<123> c<121> l<10:22> el<10:31>
n<> u<123> t<Constant_mintypmax_expression> p<124> c<122> l<10:22> el<10:31>
n<> u<124> t<Constant_param_expression> p<125> c<123> l<10:22> el<10:31>
n<> u<125> t<Param_assignment> p<126> c<112> l<10:14> el<10:31>
n<> u<126> t<List_of_param_assignments> p<127> c<125> l<10:14> el<10:31>
n<> u<127> t<Parameter_declaration> p<128> c<111> l<10:3> el<10:31>
n<> u<128> t<Package_or_generate_item_declaration> p<129> c<127> l<10:3> el<10:32>
n<> u<129> t<Module_or_generate_item_declaration> p<130> c<128> l<10:3> el<10:32>
n<> u<130> t<Module_common_item> p<131> c<129> l<10:3> el<10:32>
n<> u<131> t<Module_or_generate_item> p<132> c<130> l<10:3> el<10:32>
n<> u<132> t<Non_port_module_item> p<133> c<131> l<10:3> el<10:32>
n<> u<133> t<Module_item> p<273> c<132> s<155> l<10:3> el<10:32>
n<ccc> u<134> t<StringConst> p<135> l<12:10> el<12:13>
n<> u<135> t<Ps_or_hierarchical_identifier> p<138> c<134> s<137> l<12:10> el<12:13>
n<> u<136> t<Constant_bit_select> p<137> l<12:14> el<12:14>
n<> u<137> t<Constant_select> p<138> c<136> l<12:14> el<12:14>
n<> u<138> t<Net_lvalue> p<149> c<135> s<148> l<12:10> el<12:13>
n<> u<139> t<Dollar_keyword> p<146> s<140> l<12:16> el<12:17>
n<high> u<140> t<StringConst> p<146> s<145> l<12:17> el<12:21>
n<a> u<141> t<StringConst> p<142> l<12:22> el<12:23>
n<> u<142> t<Primary_literal> p<143> c<141> l<12:22> el<12:23>
n<> u<143> t<Primary> p<144> c<142> l<12:22> el<12:23>
n<> u<144> t<Expression> p<145> c<143> l<12:22> el<12:23>
n<> u<145> t<List_of_arguments> p<146> c<144> l<12:22> el<12:23>
n<> u<146> t<Complex_func_call> p<147> c<139> l<12:16> el<12:24>
n<> u<147> t<Primary> p<148> c<146> l<12:16> el<12:24>
n<> u<148> t<Expression> p<149> c<147> l<12:16> el<12:24>
n<> u<149> t<Net_assignment> p<150> c<138> l<12:10> el<12:24>
n<> u<150> t<List_of_net_assignments> p<151> c<149> l<12:10> el<12:24>
n<> u<151> t<Continuous_assign> p<152> c<150> l<12:3> el<12:25>
n<> u<152> t<Module_common_item> p<153> c<151> l<12:3> el<12:25>
n<> u<153> t<Module_or_generate_item> p<154> c<152> l<12:3> el<12:25>
n<> u<154> t<Non_port_module_item> p<155> c<153> l<12:3> el<12:25>
n<> u<155> t<Module_item> p<273> c<154> s<184> l<12:3> el<12:25>
n<high> u<156> t<StringConst> p<157> l<14:7> el<14:11>
n<> u<157> t<Primary_literal> p<158> c<156> l<14:7> el<14:11>
n<> u<158> t<Constant_primary> p<159> c<157> l<14:7> el<14:11>
n<> u<159> t<Constant_expression> p<165> c<158> s<164> l<14:7> el<14:11>
n<2> u<160> t<IntConst> p<161> l<14:15> el<14:16>
n<> u<161> t<Primary_literal> p<162> c<160> l<14:15> el<14:16>
n<> u<162> t<Constant_primary> p<163> c<161> l<14:15> el<14:16>
n<> u<163> t<Constant_expression> p<165> c<162> l<14:15> el<14:16>
n<> u<164> t<BinOp_Equiv> p<165> s<163> l<14:12> el<14:14>
n<> u<165> t<Constant_expression> p<179> c<159> s<177> l<14:7> el<14:16>
n<GOOD> u<166> t<StringConst> p<172> s<171> l<15:5> el<15:9>
n<good1> u<167> t<StringConst> p<168> l<15:10> el<15:15>
n<> u<168> t<Name_of_instance> p<171> c<167> s<170> l<15:10> el<15:15>
n<> u<169> t<Ordered_port_connection> p<170> l<15:16> el<15:16>
n<> u<170> t<List_of_port_connections> p<171> c<169> l<15:16> el<15:16>
n<> u<171> t<Hierarchical_instance> p<172> c<168> l<15:10> el<15:17>
n<> u<172> t<Module_instantiation> p<173> c<166> l<15:5> el<15:18>
n<> u<173> t<Module_or_generate_item> p<174> c<172> l<15:5> el<15:18>
n<> u<174> t<Generate_item> p<176> c<173> s<175> l<15:5> el<15:18>
n<> u<175> t<End> p<176> l<16:3> el<16:6>
n<> u<176> t<Generate_begin_end_block> p<177> c<174> l<14:18> el<16:6>
n<> u<177> t<Generate_item> p<179> c<176> l<14:18> el<16:6>
n<> u<178> t<IF> p<179> s<165> l<14:3> el<14:5>
n<> u<179> t<If_generate_construct> p<180> c<178> l<14:3> el<16:6>
n<> u<180> t<Conditional_generate_construct> p<181> c<179> l<14:3> el<16:6>
n<> u<181> t<Module_common_item> p<182> c<180> l<14:3> el<16:6>
n<> u<182> t<Module_or_generate_item> p<183> c<181> l<14:3> el<16:6>
n<> u<183> t<Non_port_module_item> p<184> c<182> l<14:3> el<16:6>
n<> u<184> t<Module_item> p<273> c<183> s<213> l<14:3> el<16:6>
n<low> u<185> t<StringConst> p<186> l<17:7> el<17:10>
n<> u<186> t<Primary_literal> p<187> c<185> l<17:7> el<17:10>
n<> u<187> t<Constant_primary> p<188> c<186> l<17:7> el<17:10>
n<> u<188> t<Constant_expression> p<194> c<187> s<193> l<17:7> el<17:10>
n<1> u<189> t<IntConst> p<190> l<17:14> el<17:15>
n<> u<190> t<Primary_literal> p<191> c<189> l<17:14> el<17:15>
n<> u<191> t<Constant_primary> p<192> c<190> l<17:14> el<17:15>
n<> u<192> t<Constant_expression> p<194> c<191> l<17:14> el<17:15>
n<> u<193> t<BinOp_Equiv> p<194> s<192> l<17:11> el<17:13>
n<> u<194> t<Constant_expression> p<208> c<188> s<206> l<17:7> el<17:15>
n<GOOD> u<195> t<StringConst> p<201> s<200> l<18:5> el<18:9>
n<good2> u<196> t<StringConst> p<197> l<18:10> el<18:15>
n<> u<197> t<Name_of_instance> p<200> c<196> s<199> l<18:10> el<18:15>
n<> u<198> t<Ordered_port_connection> p<199> l<18:16> el<18:16>
n<> u<199> t<List_of_port_connections> p<200> c<198> l<18:16> el<18:16>
n<> u<200> t<Hierarchical_instance> p<201> c<197> l<18:10> el<18:17>
n<> u<201> t<Module_instantiation> p<202> c<195> l<18:5> el<18:18>
n<> u<202> t<Module_or_generate_item> p<203> c<201> l<18:5> el<18:18>
n<> u<203> t<Generate_item> p<205> c<202> s<204> l<18:5> el<18:18>
n<> u<204> t<End> p<205> l<19:3> el<19:6>
n<> u<205> t<Generate_begin_end_block> p<206> c<203> l<17:17> el<19:6>
n<> u<206> t<Generate_item> p<208> c<205> l<17:17> el<19:6>
n<> u<207> t<IF> p<208> s<194> l<17:3> el<17:5>
n<> u<208> t<If_generate_construct> p<209> c<207> l<17:3> el<19:6>
n<> u<209> t<Conditional_generate_construct> p<210> c<208> l<17:3> el<19:6>
n<> u<210> t<Module_common_item> p<211> c<209> l<17:3> el<19:6>
n<> u<211> t<Module_or_generate_item> p<212> c<210> l<17:3> el<19:6>
n<> u<212> t<Non_port_module_item> p<213> c<211> l<17:3> el<19:6>
n<> u<213> t<Module_item> p<273> c<212> s<242> l<17:3> el<19:6>
n<left> u<214> t<StringConst> p<215> l<20:7> el<20:11>
n<> u<215> t<Primary_literal> p<216> c<214> l<20:7> el<20:11>
n<> u<216> t<Constant_primary> p<217> c<215> l<20:7> el<20:11>
n<> u<217> t<Constant_expression> p<223> c<216> s<222> l<20:7> el<20:11>
n<2> u<218> t<IntConst> p<219> l<20:15> el<20:16>
n<> u<219> t<Primary_literal> p<220> c<218> l<20:15> el<20:16>
n<> u<220> t<Constant_primary> p<221> c<219> l<20:15> el<20:16>
n<> u<221> t<Constant_expression> p<223> c<220> l<20:15> el<20:16>
n<> u<222> t<BinOp_Equiv> p<223> s<221> l<20:12> el<20:14>
n<> u<223> t<Constant_expression> p<237> c<217> s<235> l<20:7> el<20:16>
n<GOOD> u<224> t<StringConst> p<230> s<229> l<21:5> el<21:9>
n<good3> u<225> t<StringConst> p<226> l<21:10> el<21:15>
n<> u<226> t<Name_of_instance> p<229> c<225> s<228> l<21:10> el<21:15>
n<> u<227> t<Ordered_port_connection> p<228> l<21:16> el<21:16>
n<> u<228> t<List_of_port_connections> p<229> c<227> l<21:16> el<21:16>
n<> u<229> t<Hierarchical_instance> p<230> c<226> l<21:10> el<21:17>
n<> u<230> t<Module_instantiation> p<231> c<224> l<21:5> el<21:18>
n<> u<231> t<Module_or_generate_item> p<232> c<230> l<21:5> el<21:18>
n<> u<232> t<Generate_item> p<234> c<231> s<233> l<21:5> el<21:18>
n<> u<233> t<End> p<234> l<22:3> el<22:6>
n<> u<234> t<Generate_begin_end_block> p<235> c<232> l<20:18> el<22:6>
n<> u<235> t<Generate_item> p<237> c<234> l<20:18> el<22:6>
n<> u<236> t<IF> p<237> s<223> l<20:3> el<20:5>
n<> u<237> t<If_generate_construct> p<238> c<236> l<20:3> el<22:6>
n<> u<238> t<Conditional_generate_construct> p<239> c<237> l<20:3> el<22:6>
n<> u<239> t<Module_common_item> p<240> c<238> l<20:3> el<22:6>
n<> u<240> t<Module_or_generate_item> p<241> c<239> l<20:3> el<22:6>
n<> u<241> t<Non_port_module_item> p<242> c<240> l<20:3> el<22:6>
n<> u<242> t<Module_item> p<273> c<241> s<271> l<20:3> el<22:6>
n<right> u<243> t<StringConst> p<244> l<23:7> el<23:12>
n<> u<244> t<Primary_literal> p<245> c<243> l<23:7> el<23:12>
n<> u<245> t<Constant_primary> p<246> c<244> l<23:7> el<23:12>
n<> u<246> t<Constant_expression> p<252> c<245> s<251> l<23:7> el<23:12>
n<1> u<247> t<IntConst> p<248> l<23:16> el<23:17>
n<> u<248> t<Primary_literal> p<249> c<247> l<23:16> el<23:17>
n<> u<249> t<Constant_primary> p<250> c<248> l<23:16> el<23:17>
n<> u<250> t<Constant_expression> p<252> c<249> l<23:16> el<23:17>
n<> u<251> t<BinOp_Equiv> p<252> s<250> l<23:13> el<23:15>
n<> u<252> t<Constant_expression> p<266> c<246> s<264> l<23:7> el<23:17>
n<GOOD> u<253> t<StringConst> p<259> s<258> l<24:5> el<24:9>
n<good4> u<254> t<StringConst> p<255> l<24:10> el<24:15>
n<> u<255> t<Name_of_instance> p<258> c<254> s<257> l<24:10> el<24:15>
n<> u<256> t<Ordered_port_connection> p<257> l<24:16> el<24:16>
n<> u<257> t<List_of_port_connections> p<258> c<256> l<24:16> el<24:16>
n<> u<258> t<Hierarchical_instance> p<259> c<255> l<24:10> el<24:17>
n<> u<259> t<Module_instantiation> p<260> c<253> l<24:5> el<24:18>
n<> u<260> t<Module_or_generate_item> p<261> c<259> l<24:5> el<24:18>
n<> u<261> t<Generate_item> p<263> c<260> s<262> l<24:5> el<24:18>
n<> u<262> t<End> p<263> l<25:3> el<25:6>
n<> u<263> t<Generate_begin_end_block> p<264> c<261> l<23:19> el<25:6>
n<> u<264> t<Generate_item> p<266> c<263> l<23:19> el<25:6>
n<> u<265> t<IF> p<266> s<252> l<23:3> el<23:5>
n<> u<266> t<If_generate_construct> p<267> c<265> l<23:3> el<25:6>
n<> u<267> t<Conditional_generate_construct> p<268> c<266> l<23:3> el<25:6>
n<> u<268> t<Module_common_item> p<269> c<267> l<23:3> el<25:6>
n<> u<269> t<Module_or_generate_item> p<270> c<268> l<23:3> el<25:6>
n<> u<270> t<Non_port_module_item> p<271> c<269> l<23:3> el<25:6>
n<> u<271> t<Module_item> p<273> c<270> s<272> l<23:3> el<25:6>
n<> u<272> t<Endmodule> p<273> l<26:1> el<26:10>
n<> u<273> t<Module_declaration> p<274> c<14> l<4:1> el<26:10>
n<> u<274> t<Description> p<275> c<273> l<4:1> el<26:10>
n<> u<275> t<Source_text> p<276> c<9> l<1:1> el<26:10>
n<> u<276> t<Top_level_rule> c<1> l<1:1> el<27:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HighLow/dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/HighLow/dut.sv:4:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/HighLow/dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/HighLow/dut.sv:4:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/HighLow/dut.sv:15:5: Compile generate block "work@top.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/HighLow/dut.sv:18:5: Compile generate block "work@top.genblk2".

[INF:CP0335] ${SURELOG_DIR}/tests/HighLow/dut.sv:21:5: Compile generate block "work@top.genblk3".

[INF:CP0335] ${SURELOG_DIR}/tests/HighLow/dut.sv:24:5: Compile generate block "work@top.genblk4".

[NTE:EL0503] ${SURELOG_DIR}/tests/HighLow/dut.sv:4:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  4
constant                                              32
cont_assign                                            2
design                                                 1
gen_if                                                 4
gen_scope                                              8
gen_scope_array                                        8
int_typespec                                           1
logic_net                                              1
logic_typespec                                         1
module_inst                                           11
operation                                              8
param_assign                                          10
parameter                                             10
range                                                  2
ref_module                                             8
ref_obj                                               21
ref_typespec                                          13
sys_func_call                                         10
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  4
constant                                              32
cont_assign                                            3
design                                                 1
gen_if                                                 4
gen_scope                                             12
gen_scope_array                                       12
int_typespec                                           1
logic_net                                              1
logic_typespec                                         1
module_inst                                           15
operation                                              8
param_assign                                          10
parameter                                             10
range                                                  2
ref_module                                             8
ref_obj                                               22
ref_typespec                                          13
sys_func_call                                         10
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HighLow/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/HighLow/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/HighLow/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.a), line:6:19, endln:6:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_parameter: (work@top.a), line:6:19, endln:6:20
      |vpiFullName:work@top.a
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:18
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiParameter:
  \_parameter: (work@top.high), line:7:14, endln:7:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:high
    |vpiFullName:work@top.high
  |vpiParameter:
  \_parameter: (work@top.low), line:8:14, endln:8:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:low
    |vpiFullName:work@top.low
  |vpiParameter:
  \_parameter: (work@top.left), line:9:14, endln:9:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:left
    |vpiFullName:work@top.left
  |vpiParameter:
  \_parameter: (work@top.right), line:10:14, endln:10:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:right
    |vpiFullName:work@top.right
  |vpiParamAssign:
  \_param_assign: , line:6:19, endln:6:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:23, endln:6:25
      |vpiParent:
      \_param_assign: , line:6:19, endln:6:25
      |vpiDecompile:2
      |vpiSize:2
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:6:23, endln:6:25
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:6:13, endln:6:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.a), line:6:19, endln:6:20
  |vpiParamAssign:
  \_param_assign: , line:7:14, endln:7:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($high), line:7:21, endln:7:29
      |vpiParent:
      \_param_assign: , line:7:14, endln:7:29
      |vpiArgument:
      \_ref_obj: (work@top.a), line:7:27, endln:7:28
        |vpiParent:
        \_sys_func_call: ($high), line:7:21, endln:7:29
        |vpiName:a
        |vpiFullName:work@top.a
      |vpiName:$high
    |vpiLhs:
    \_parameter: (work@top.high), line:7:14, endln:7:18
  |vpiParamAssign:
  \_param_assign: , line:8:14, endln:8:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($low), line:8:20, endln:8:27
      |vpiParent:
      \_param_assign: , line:8:14, endln:8:27
      |vpiArgument:
      \_ref_obj: (work@top.a), line:8:25, endln:8:26
        |vpiParent:
        \_sys_func_call: ($low), line:8:20, endln:8:27
        |vpiName:a
        |vpiFullName:work@top.a
      |vpiName:$low
    |vpiLhs:
    \_parameter: (work@top.low), line:8:14, endln:8:17
  |vpiParamAssign:
  \_param_assign: , line:9:14, endln:9:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($left), line:9:21, endln:9:29
      |vpiParent:
      \_param_assign: , line:9:14, endln:9:29
      |vpiArgument:
      \_ref_obj: (work@top.a), line:9:27, endln:9:28
        |vpiParent:
        \_sys_func_call: ($left), line:9:21, endln:9:29
        |vpiName:a
        |vpiFullName:work@top.a
      |vpiName:$left
    |vpiLhs:
    \_parameter: (work@top.left), line:9:14, endln:9:18
  |vpiParamAssign:
  \_param_assign: , line:10:14, endln:10:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($right), line:10:22, endln:10:31
      |vpiParent:
      \_param_assign: , line:10:14, endln:10:31
      |vpiArgument:
      \_ref_obj: (work@top.a), line:10:29, endln:10:30
        |vpiParent:
        \_sys_func_call: ($right), line:10:22, endln:10:31
        |vpiName:a
        |vpiFullName:work@top.a
      |vpiName:$right
    |vpiLhs:
    \_parameter: (work@top.right), line:10:14, endln:10:19
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.ccc), line:12:10, endln:12:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:ccc
    |vpiFullName:work@top.ccc
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_sys_func_call: ($high), line:12:16, endln:12:24
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:24
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_sys_func_call: ($high), line:12:16, endln:12:24
        |vpiFullName:work@top
      |vpiArgument:
      \_ref_obj: (work@top.a), line:12:22, endln:12:23
        |vpiParent:
        \_sys_func_call: ($high), line:12:16, endln:12:24
        |vpiName:a
        |vpiFullName:work@top.a
      |vpiName:$high
    |vpiLhs:
    \_ref_obj: (work@top.ccc), line:12:10, endln:12:13
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:24
      |vpiName:ccc
      |vpiFullName:work@top.ccc
      |vpiActual:
      \_logic_net: (work@top.ccc), line:12:10, endln:12:13
  |vpiGenStmt:
  \_gen_if: , line:14:3, endln:14:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiCondition:
    \_operation: , line:14:7, endln:14:16
      |vpiParent:
      \_gen_if: , line:14:3, endln:14:5
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.high), line:14:7, endln:14:11
        |vpiParent:
        \_operation: , line:14:7, endln:14:16
        |vpiName:high
        |vpiFullName:work@top.high
      |vpiOperand:
      \_constant: , line:14:15, endln:14:16
        |vpiParent:
        \_operation: , line:14:7, endln:14:16
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:14:3, endln:14:5
      |vpiFullName:work@top
      |vpiStmt:
      \_ref_module: work@GOOD (good1), line:15:10, endln:15:15
        |vpiParent:
        \_begin: (work@top)
        |vpiName:good1
        |vpiDefName:work@GOOD
  |vpiGenStmt:
  \_gen_if: , line:17:3, endln:17:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiCondition:
    \_operation: , line:17:7, endln:17:15
      |vpiParent:
      \_gen_if: , line:17:3, endln:17:5
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.low), line:17:7, endln:17:10
        |vpiParent:
        \_operation: , line:17:7, endln:17:15
        |vpiName:low
        |vpiFullName:work@top.low
      |vpiOperand:
      \_constant: , line:17:14, endln:17:15
        |vpiParent:
        \_operation: , line:17:7, endln:17:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:17:3, endln:17:5
      |vpiFullName:work@top
      |vpiStmt:
      \_ref_module: work@GOOD (good2), line:18:10, endln:18:15
        |vpiParent:
        \_begin: (work@top)
        |vpiName:good2
        |vpiDefName:work@GOOD
  |vpiGenStmt:
  \_gen_if: , line:20:3, endln:20:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiCondition:
    \_operation: , line:20:7, endln:20:16
      |vpiParent:
      \_gen_if: , line:20:3, endln:20:5
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.left), line:20:7, endln:20:11
        |vpiParent:
        \_operation: , line:20:7, endln:20:16
        |vpiName:left
        |vpiFullName:work@top.left
      |vpiOperand:
      \_constant: , line:20:15, endln:20:16
        |vpiParent:
        \_operation: , line:20:7, endln:20:16
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:20:3, endln:20:5
      |vpiFullName:work@top
      |vpiStmt:
      \_ref_module: work@GOOD (good3), line:21:10, endln:21:15
        |vpiParent:
        \_begin: (work@top)
        |vpiName:good3
        |vpiDefName:work@GOOD
  |vpiGenStmt:
  \_gen_if: , line:23:3, endln:23:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiCondition:
    \_operation: , line:23:7, endln:23:17
      |vpiParent:
      \_gen_if: , line:23:3, endln:23:5
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.right), line:23:7, endln:23:12
        |vpiParent:
        \_operation: , line:23:7, endln:23:17
        |vpiName:right
        |vpiFullName:work@top.right
      |vpiOperand:
      \_constant: , line:23:16, endln:23:17
        |vpiParent:
        \_operation: , line:23:7, endln:23:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:23:3, endln:23:5
      |vpiFullName:work@top
      |vpiStmt:
      \_ref_module: work@GOOD (good4), line:24:10, endln:24:15
        |vpiParent:
        \_begin: (work@top)
        |vpiName:good4
        |vpiDefName:work@GOOD
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.a), line:6:19, endln:6:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_parameter: (work@top.a), line:6:19, endln:6:20
      |vpiFullName:work@top.a
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:18
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiParameter:
  \_parameter: (work@top.high), line:7:14, endln:7:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:high
    |vpiFullName:work@top.high
  |vpiParameter:
  \_parameter: (work@top.low), line:8:14, endln:8:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:low
    |vpiFullName:work@top.low
  |vpiParameter:
  \_parameter: (work@top.left), line:9:14, endln:9:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:left
    |vpiFullName:work@top.left
  |vpiParameter:
  \_parameter: (work@top.right), line:10:14, endln:10:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:right
    |vpiFullName:work@top.right
  |vpiParamAssign:
  \_param_assign: , line:6:19, endln:6:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:23, endln:6:25
      |vpiParent:
      \_param_assign: , line:6:19, endln:6:25
      |vpiDecompile:2
      |vpiSize:2
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:6:23, endln:6:25
        |vpiFullName:work@top
        |vpiActual:
        \_logic_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.a), line:6:19, endln:6:20
  |vpiParamAssign:
  \_param_assign: , line:7:14, endln:7:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:14, endln:6:15
      |vpiParent:
      \_range: , line:6:13, endln:6:18
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.high), line:7:14, endln:7:18
  |vpiParamAssign:
  \_param_assign: , line:8:14, endln:8:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:16, endln:6:17
      |vpiParent:
      \_range: , line:6:13, endln:6:18
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.low), line:8:14, endln:8:17
  |vpiParamAssign:
  \_param_assign: , line:9:14, endln:9:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:14, endln:6:15
    |vpiLhs:
    \_parameter: (work@top.left), line:9:14, endln:9:18
  |vpiParamAssign:
  \_param_assign: , line:10:14, endln:10:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: , line:6:16, endln:6:17
    |vpiLhs:
    \_parameter: (work@top.right), line:10:14, endln:10:19
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:15:5, endln:15:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), line:15:5, endln:15:18
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:15:5, endln:15:18
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module_inst: work@GOOD (work@top.genblk1.good1), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:15:5, endln:15:18
        |vpiParent:
        \_gen_scope: (work@top.genblk1), line:15:5, endln:15:18
        |vpiName:good1
        |vpiFullName:work@top.genblk1.good1
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/HighLow/dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk2), line:18:5, endln:18:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
    |vpiGenScope:
    \_gen_scope: (work@top.genblk2), line:18:5, endln:18:18
      |vpiParent:
      \_gen_scope_array: (work@top.genblk2), line:18:5, endln:18:18
      |vpiFullName:work@top.genblk2
      |vpiModule:
      \_module_inst: work@GOOD (work@top.genblk2.good2), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:18:5, endln:18:18
        |vpiParent:
        \_gen_scope: (work@top.genblk2), line:18:5, endln:18:18
        |vpiName:good2
        |vpiFullName:work@top.genblk2.good2
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/HighLow/dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk3), line:21:5, endln:21:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:genblk3
    |vpiFullName:work@top.genblk3
    |vpiGenScope:
    \_gen_scope: (work@top.genblk3), line:21:5, endln:21:18
      |vpiParent:
      \_gen_scope_array: (work@top.genblk3), line:21:5, endln:21:18
      |vpiFullName:work@top.genblk3
      |vpiModule:
      \_module_inst: work@GOOD (work@top.genblk3.good3), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:21:5, endln:21:18
        |vpiParent:
        \_gen_scope: (work@top.genblk3), line:21:5, endln:21:18
        |vpiName:good3
        |vpiFullName:work@top.genblk3.good3
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/HighLow/dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk4), line:24:5, endln:24:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiName:genblk4
    |vpiFullName:work@top.genblk4
    |vpiGenScope:
    \_gen_scope: (work@top.genblk4), line:24:5, endln:24:18
      |vpiParent:
      \_gen_scope_array: (work@top.genblk4), line:24:5, endln:24:18
      |vpiFullName:work@top.genblk4
      |vpiModule:
      \_module_inst: work@GOOD (work@top.genblk4.good4), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:24:5, endln:24:18
        |vpiParent:
        \_gen_scope: (work@top.genblk4), line:24:5, endln:24:18
        |vpiName:good4
        |vpiFullName:work@top.genblk4.good4
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/HighLow/dut.sv
        |vpiDefLineNo:1
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
    |vpiRhs:
    \_constant: 
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:24
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.ccc), line:12:10, endln:12:13
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:24
      |vpiName:ccc
      |vpiFullName:work@top.ccc
      |vpiActual:
      \_logic_net: (work@top.ccc), line:12:10, endln:12:13
\_weaklyReferenced:
\_range: , line:6:13, endln:6:18
  |vpiParent:
  \_int_typespec: , line:6:13, endln:6:18
  |vpiLeftRange:
  \_constant: , line:6:14, endln:6:15
  |vpiRightRange:
  \_constant: , line:6:16, endln:6:17
\_int_typespec: , line:6:13, endln:6:18
  |vpiParent:
  \_parameter: (work@top.a), line:6:19, endln:6:20
  |vpiRange:
  \_range: , line:6:13, endln:6:18
\_logic_typespec: 
  |vpiRange:
  \_range: 
    |vpiParent:
    \_logic_typespec: 
    |vpiLeftRange:
    \_constant: 
      |UINT:2
    |vpiRightRange:
    \_constant: 
      |UINT:1
\_cont_assign: , line:12:10, endln:12:24
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/HighLow/dut.sv, line:4:1, endln:26:10
  |vpiRhs:
  \_constant: 
  |vpiLhs:
  \_ref_obj: (work@top.ccc), line:12:10, endln:12:13
    |vpiParent:
    \_cont_assign: , line:12:10, endln:12:24
    |vpiName:ccc
    |vpiFullName:work@top.ccc
    |vpiActual:
    \_logic_net: (work@top.ccc), line:12:10, endln:12:13
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/HighLow/dut.sv | ${SURELOG_DIR}/build/regression/HighLow/roundtrip/dut_000.sv | 13 | 26 |