Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 17 12:57:01 2019
| Host         : Engineer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RS232top_control_sets_placed.rpt
| Design       : RS232top
| Device       : xc7a200t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            4 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              37 |           14 |
| No           | Yes                   | No                     |              12 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |           12 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------+------------------+----------------+
|          Clock Signal          |                                                     Enable Signal                                                     |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------+------------------+----------------+
|  Clock_generator/inst/clk_out1 | Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Transmitter/reset |                2 |              8 |
|  Clock_generator/inst/clk_out1 | Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | Transmitter/reset |                3 |              8 |
|  Clock_generator/inst/clk_out1 | Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Transmitter/reset |                2 |              8 |
|  Clock_generator/inst/clk_out1 | Transmitter/E[0]                                                                                                      | Transmitter/reset |                2 |              8 |
|  Clock_generator/inst/clk_out1 | Transmitter/s_TX_dataCount_0                                                                                          | Transmitter/reset |               10 |             32 |
|  Clock_generator/inst/clk_out1 |                                                                                                                       | Transmitter/reset |               16 |             49 |
+--------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------+------------------+----------------+


