|processor
clock => clk.IN10
reset => rst.IN2
morse => morse.IN1
ASCII_out[0] <= regfile:rf.port10
ASCII_out[1] <= regfile:rf.port10
ASCII_out[2] <= regfile:rf.port10
ASCII_out[3] <= regfile:rf.port10
ASCII_out[4] <= regfile:rf.port10
ASCII_out[5] <= regfile:rf.port10
ASCII_out[6] <= regfile:rf.port10
ASCII_out[7] <= regfile:rf.port10
ASCII_out[8] <= regfile:rf.port10
ASCII_out[9] <= regfile:rf.port10
ASCII_out[10] <= regfile:rf.port10
ASCII_out[11] <= regfile:rf.port10
ASCII_out[12] <= regfile:rf.port10
ASCII_out[13] <= regfile:rf.port10
ASCII_out[14] <= regfile:rf.port10
ASCII_out[15] <= regfile:rf.port10
ASCII_out[16] <= regfile:rf.port10
ASCII_out[17] <= regfile:rf.port10
ASCII_out[18] <= regfile:rf.port10
ASCII_out[19] <= regfile:rf.port10
ASCII_out[20] <= regfile:rf.port10
ASCII_out[21] <= regfile:rf.port10
ASCII_out[22] <= regfile:rf.port10
ASCII_out[23] <= regfile:rf.port10
ASCII_out[24] <= regfile:rf.port10
ASCII_out[25] <= regfile:rf.port10
ASCII_out[26] <= regfile:rf.port10
ASCII_out[27] <= regfile:rf.port10
ASCII_out[28] <= regfile:rf.port10
ASCII_out[29] <= regfile:rf.port10
ASCII_out[30] <= regfile:rf.port10
ASCII_out[31] <= regfile:rf.port10
decode_end <= regfile:rf.port10


|processor|pc_reg:cur_next_pc
clk => clk.IN1
nrst => nrst.IN1
PC_in[0] => PC_in[0].IN1
PC_in[1] => PC_in[1].IN1
PC_in[2] => PC_in[2].IN1
PC_in[3] => PC_in[3].IN1
PC_in[4] => PC_in[4].IN1
PC_in[5] => PC_in[5].IN1
PC_in[6] => PC_in[6].IN1
PC_in[7] => PC_in[7].IN1
PC_in[8] => PC_in[8].IN1
PC_in[9] => PC_in[9].IN1
PC_in[10] => PC_in[10].IN1
PC_in[11] => PC_in[11].IN1
PC_in[12] => PC_in[12].IN1
PC_in[13] => PC_in[13].IN1
PC_in[14] => PC_in[14].IN1
PC_in[15] => PC_in[15].IN1
PC_in[16] => PC_in[16].IN1
PC_in[17] => PC_in[17].IN1
PC_in[18] => PC_in[18].IN1
PC_in[19] => PC_in[19].IN1
PC_in[20] => PC_in[20].IN1
PC_in[21] => PC_in[21].IN1
PC_in[22] => PC_in[22].IN1
PC_in[23] => PC_in[23].IN1
PC_in[24] => PC_in[24].IN1
PC_in[25] => PC_in[25].IN1
PC_in[26] => PC_in[26].IN1
PC_in[27] => PC_in[27].IN1
PC_in[28] => PC_in[28].IN1
PC_in[29] => PC_in[29].IN1
PC_in[30] => PC_in[30].IN1
PC_in[31] => PC_in[31].IN1
PC_out[0] <= reg_n:reg_for_pc.port4
PC_out[1] <= reg_n:reg_for_pc.port4
PC_out[2] <= reg_n:reg_for_pc.port4
PC_out[3] <= reg_n:reg_for_pc.port4
PC_out[4] <= reg_n:reg_for_pc.port4
PC_out[5] <= reg_n:reg_for_pc.port4
PC_out[6] <= reg_n:reg_for_pc.port4
PC_out[7] <= reg_n:reg_for_pc.port4
PC_out[8] <= reg_n:reg_for_pc.port4
PC_out[9] <= reg_n:reg_for_pc.port4
PC_out[10] <= reg_n:reg_for_pc.port4
PC_out[11] <= reg_n:reg_for_pc.port4
PC_out[12] <= reg_n:reg_for_pc.port4
PC_out[13] <= reg_n:reg_for_pc.port4
PC_out[14] <= reg_n:reg_for_pc.port4
PC_out[15] <= reg_n:reg_for_pc.port4
PC_out[16] <= reg_n:reg_for_pc.port4
PC_out[17] <= reg_n:reg_for_pc.port4
PC_out[18] <= reg_n:reg_for_pc.port4
PC_out[19] <= reg_n:reg_for_pc.port4
PC_out[20] <= reg_n:reg_for_pc.port4
PC_out[21] <= reg_n:reg_for_pc.port4
PC_out[22] <= reg_n:reg_for_pc.port4
PC_out[23] <= reg_n:reg_for_pc.port4
PC_out[24] <= reg_n:reg_for_pc.port4
PC_out[25] <= reg_n:reg_for_pc.port4
PC_out[26] <= reg_n:reg_for_pc.port4
PC_out[27] <= reg_n:reg_for_pc.port4
PC_out[28] <= reg_n:reg_for_pc.port4
PC_out[29] <= reg_n:reg_for_pc.port4
PC_out[30] <= reg_n:reg_for_pc.port4
PC_out[31] <= reg_n:reg_for_pc.port4
data_dependency => _.IN1


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|imem:myimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|processor|imem:myimem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ehc1:auto_generated.address_a[0]
address_a[1] => altsyncram_ehc1:auto_generated.address_a[1]
address_a[2] => altsyncram_ehc1:auto_generated.address_a[2]
address_a[3] => altsyncram_ehc1:auto_generated.address_a[3]
address_a[4] => altsyncram_ehc1:auto_generated.address_a[4]
address_a[5] => altsyncram_ehc1:auto_generated.address_a[5]
address_a[6] => altsyncram_ehc1:auto_generated.address_a[6]
address_a[7] => altsyncram_ehc1:auto_generated.address_a[7]
address_a[8] => altsyncram_ehc1:auto_generated.address_a[8]
address_a[9] => altsyncram_ehc1:auto_generated.address_a[9]
address_a[10] => altsyncram_ehc1:auto_generated.address_a[10]
address_a[11] => altsyncram_ehc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ehc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ehc1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ehc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ehc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ehc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ehc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ehc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ehc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ehc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ehc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ehc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ehc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ehc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ehc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ehc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ehc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ehc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ehc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ehc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ehc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ehc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ehc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ehc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ehc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ehc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ehc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ehc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ehc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ehc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ehc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ehc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ehc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ehc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ehc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|processor|morse_rec:my_morse_rec
clk => clk.IN2
sig_in => sig_in.IN2
reset => rst.IN1
reset => sig_ct[0].ACLR
reset => sig_ct[1].ACLR
reset => sig_ct[2].ACLR
reset => state.10_585.ACLR
reset => state.00_607.PRESET
reset => state.01_596.ACLR
reset => man_WE.ACLR
reset => man_rst.ACLR
reset => _.IN1
reset => _.IN1
reset => _.IN1
reset => _.IN1
reset => _.IN1
reset => _.IN1
reset => _.IN1
m_end <= <VCC>
value[0] <= reg_n:loopi1[0].a_reg_32.port4
value[1] <= reg_n:loopi1[0].a_reg_32.port4
value[2] <= reg_n:loopi1[0].a_reg_32.port4
value[3] <= reg_n:loopi1[0].a_reg_32.port4
value[4] <= reg_n:loopi1[0].a_reg_32.port4
value[5] <= reg_n:loopi1[0].a_reg_32.port4
value[6] <= reg_n:loopi1[0].a_reg_32.port4
value[7] <= reg_n:loopi1[0].a_reg_32.port4
value[8] <= reg_n:loopi1[0].a_reg_32.port4
value[9] <= reg_n:loopi1[0].a_reg_32.port4
value[10] <= reg_n:loopi1[0].a_reg_32.port4
value[11] <= reg_n:loopi1[0].a_reg_32.port4
value[12] <= reg_n:loopi1[0].a_reg_32.port4
value[13] <= reg_n:loopi1[0].a_reg_32.port4
value[14] <= reg_n:loopi1[0].a_reg_32.port4
value[15] <= reg_n:loopi1[0].a_reg_32.port4
value[16] <= reg_n:loopi1[0].a_reg_32.port4
value[17] <= reg_n:loopi1[0].a_reg_32.port4
value[18] <= reg_n:loopi1[0].a_reg_32.port4
value[19] <= reg_n:loopi1[0].a_reg_32.port4
value[20] <= reg_n:loopi1[0].a_reg_32.port4
value[21] <= reg_n:loopi1[0].a_reg_32.port4
value[22] <= reg_n:loopi1[0].a_reg_32.port4
value[23] <= reg_n:loopi1[0].a_reg_32.port4
value[24] <= reg_n:loopi1[0].a_reg_32.port4
value[25] <= reg_n:loopi1[0].a_reg_32.port4
value[26] <= reg_n:loopi1[0].a_reg_32.port4
value[27] <= reg_n:loopi1[0].a_reg_32.port4
value[28] <= reg_n:loopi1[0].a_reg_32.port4
value[29] <= reg_n:loopi1[0].a_reg_32.port4
value[30] <= reg_n:loopi1[0].a_reg_32.port4
value[31] <= reg_n:loopi1[0].a_reg_32.port4
value[32] <= reg_n:loopi1[1].a_reg_32.port4
value[33] <= reg_n:loopi1[1].a_reg_32.port4
value[34] <= reg_n:loopi1[1].a_reg_32.port4
value[35] <= reg_n:loopi1[1].a_reg_32.port4
value[36] <= reg_n:loopi1[1].a_reg_32.port4
value[37] <= reg_n:loopi1[1].a_reg_32.port4
value[38] <= reg_n:loopi1[1].a_reg_32.port4
value[39] <= reg_n:loopi1[1].a_reg_32.port4
value[40] <= reg_n:loopi1[1].a_reg_32.port4
value[41] <= reg_n:loopi1[1].a_reg_32.port4
value[42] <= reg_n:loopi1[1].a_reg_32.port4
value[43] <= reg_n:loopi1[1].a_reg_32.port4
value[44] <= reg_n:loopi1[1].a_reg_32.port4
value[45] <= reg_n:loopi1[1].a_reg_32.port4
value[46] <= reg_n:loopi1[1].a_reg_32.port4
value[47] <= reg_n:loopi1[1].a_reg_32.port4
value[48] <= reg_n:loopi1[1].a_reg_32.port4
value[49] <= reg_n:loopi1[1].a_reg_32.port4
value[50] <= reg_n:loopi1[1].a_reg_32.port4
value[51] <= reg_n:loopi1[1].a_reg_32.port4
value[52] <= reg_n:loopi1[1].a_reg_32.port4
value[53] <= reg_n:loopi1[1].a_reg_32.port4
value[54] <= reg_n:loopi1[1].a_reg_32.port4
value[55] <= reg_n:loopi1[1].a_reg_32.port4
value[56] <= reg_n:loopi1[1].a_reg_32.port4
value[57] <= reg_n:loopi1[1].a_reg_32.port4
value[58] <= reg_n:loopi1[1].a_reg_32.port4
value[59] <= reg_n:loopi1[1].a_reg_32.port4
value[60] <= reg_n:loopi1[1].a_reg_32.port4
value[61] <= reg_n:loopi1[1].a_reg_32.port4
value[62] <= reg_n:loopi1[1].a_reg_32.port4
value[63] <= reg_n:loopi1[1].a_reg_32.port4
value[64] <= reg_n:loopi1[2].a_reg_32.port4
value[65] <= reg_n:loopi1[2].a_reg_32.port4
value[66] <= reg_n:loopi1[2].a_reg_32.port4
value[67] <= reg_n:loopi1[2].a_reg_32.port4
value[68] <= reg_n:loopi1[2].a_reg_32.port4
value[69] <= reg_n:loopi1[2].a_reg_32.port4
value[70] <= reg_n:loopi1[2].a_reg_32.port4
value[71] <= reg_n:loopi1[2].a_reg_32.port4
value[72] <= reg_n:loopi1[2].a_reg_32.port4
value[73] <= reg_n:loopi1[2].a_reg_32.port4
value[74] <= reg_n:loopi1[2].a_reg_32.port4
value[75] <= reg_n:loopi1[2].a_reg_32.port4
value[76] <= reg_n:loopi1[2].a_reg_32.port4
value[77] <= reg_n:loopi1[2].a_reg_32.port4
value[78] <= reg_n:loopi1[2].a_reg_32.port4
value[79] <= reg_n:loopi1[2].a_reg_32.port4
value[80] <= reg_n:loopi1[2].a_reg_32.port4
value[81] <= reg_n:loopi1[2].a_reg_32.port4
value[82] <= reg_n:loopi1[2].a_reg_32.port4
value[83] <= reg_n:loopi1[2].a_reg_32.port4
value[84] <= reg_n:loopi1[2].a_reg_32.port4
value[85] <= reg_n:loopi1[2].a_reg_32.port4
value[86] <= reg_n:loopi1[2].a_reg_32.port4
value[87] <= reg_n:loopi1[2].a_reg_32.port4
value[88] <= reg_n:loopi1[2].a_reg_32.port4
value[89] <= reg_n:loopi1[2].a_reg_32.port4
value[90] <= reg_n:loopi1[2].a_reg_32.port4
value[91] <= reg_n:loopi1[2].a_reg_32.port4
value[92] <= reg_n:loopi1[2].a_reg_32.port4
value[93] <= reg_n:loopi1[2].a_reg_32.port4
value[94] <= reg_n:loopi1[2].a_reg_32.port4
value[95] <= reg_n:loopi1[2].a_reg_32.port4
value[96] <= reg_n:loopi1[3].a_reg_32.port4
value[97] <= reg_n:loopi1[3].a_reg_32.port4
value[98] <= reg_n:loopi1[3].a_reg_32.port4
value[99] <= reg_n:loopi1[3].a_reg_32.port4
value[100] <= reg_n:loopi1[3].a_reg_32.port4
value[101] <= reg_n:loopi1[3].a_reg_32.port4
value[102] <= reg_n:loopi1[3].a_reg_32.port4
value[103] <= reg_n:loopi1[3].a_reg_32.port4
value[104] <= reg_n:loopi1[3].a_reg_32.port4
value[105] <= reg_n:loopi1[3].a_reg_32.port4
value[106] <= reg_n:loopi1[3].a_reg_32.port4
value[107] <= reg_n:loopi1[3].a_reg_32.port4
value[108] <= reg_n:loopi1[3].a_reg_32.port4
value[109] <= reg_n:loopi1[3].a_reg_32.port4
value[110] <= reg_n:loopi1[3].a_reg_32.port4
value[111] <= reg_n:loopi1[3].a_reg_32.port4
value[112] <= reg_n:loopi1[3].a_reg_32.port4
value[113] <= reg_n:loopi1[3].a_reg_32.port4
value[114] <= reg_n:loopi1[3].a_reg_32.port4
value[115] <= reg_n:loopi1[3].a_reg_32.port4
value[116] <= reg_n:loopi1[3].a_reg_32.port4
value[117] <= reg_n:loopi1[3].a_reg_32.port4
value[118] <= reg_n:loopi1[3].a_reg_32.port4
value[119] <= reg_n:loopi1[3].a_reg_32.port4
value[120] <= reg_n:loopi1[3].a_reg_32.port4
value[121] <= reg_n:loopi1[3].a_reg_32.port4
value[122] <= reg_n:loopi1[3].a_reg_32.port4
value[123] <= reg_n:loopi1[3].a_reg_32.port4
value[124] <= reg_n:loopi1[3].a_reg_32.port4
value[125] <= reg_n:loopi1[3].a_reg_32.port4
value[126] <= reg_n:loopi1[3].a_reg_32.port4
value[127] <= reg_n:loopi1[3].a_reg_32.port4
value[128] <= reg_n:loopi1[4].a_reg_32.port4
value[129] <= reg_n:loopi1[4].a_reg_32.port4
value[130] <= reg_n:loopi1[4].a_reg_32.port4
value[131] <= reg_n:loopi1[4].a_reg_32.port4
value[132] <= reg_n:loopi1[4].a_reg_32.port4
value[133] <= reg_n:loopi1[4].a_reg_32.port4
value[134] <= reg_n:loopi1[4].a_reg_32.port4
value[135] <= reg_n:loopi1[4].a_reg_32.port4
value[136] <= reg_n:loopi1[4].a_reg_32.port4
value[137] <= reg_n:loopi1[4].a_reg_32.port4
value[138] <= reg_n:loopi1[4].a_reg_32.port4
value[139] <= reg_n:loopi1[4].a_reg_32.port4
value[140] <= reg_n:loopi1[4].a_reg_32.port4
value[141] <= reg_n:loopi1[4].a_reg_32.port4
value[142] <= reg_n:loopi1[4].a_reg_32.port4
value[143] <= reg_n:loopi1[4].a_reg_32.port4
value[144] <= reg_n:loopi1[4].a_reg_32.port4
value[145] <= reg_n:loopi1[4].a_reg_32.port4
value[146] <= reg_n:loopi1[4].a_reg_32.port4
value[147] <= reg_n:loopi1[4].a_reg_32.port4
value[148] <= reg_n:loopi1[4].a_reg_32.port4
value[149] <= reg_n:loopi1[4].a_reg_32.port4
value[150] <= reg_n:loopi1[4].a_reg_32.port4
value[151] <= reg_n:loopi1[4].a_reg_32.port4
value[152] <= reg_n:loopi1[4].a_reg_32.port4
value[153] <= reg_n:loopi1[4].a_reg_32.port4
value[154] <= reg_n:loopi1[4].a_reg_32.port4
value[155] <= reg_n:loopi1[4].a_reg_32.port4
value[156] <= reg_n:loopi1[4].a_reg_32.port4
value[157] <= reg_n:loopi1[4].a_reg_32.port4
value[158] <= reg_n:loopi1[4].a_reg_32.port4
value[159] <= reg_n:loopi1[4].a_reg_32.port4
valid <= <GND>


|processor|morse_rec:my_morse_rec|tim_counter:tc
clk => clk.IN1
reset => _.IN1
ct[0] <= reg_n:a32.port4
ct[1] <= reg_n:a32.port4
ct[2] <= reg_n:a32.port4
ct[3] <= reg_n:a32.port4
ct[4] <= reg_n:a32.port4
ct[5] <= reg_n:a32.port4
ct[6] <= reg_n:a32.port4
ct[7] <= reg_n:a32.port4
ct[8] <= reg_n:a32.port4
ct[9] <= reg_n:a32.port4
ct[10] <= reg_n:a32.port4
ct[11] <= reg_n:a32.port4
ct[12] <= reg_n:a32.port4
ct[13] <= reg_n:a32.port4
ct[14] <= reg_n:a32.port4
ct[15] <= reg_n:a32.port4
ct[16] <= reg_n:a32.port4
ct[17] <= reg_n:a32.port4
ct[18] <= reg_n:a32.port4
ct[19] <= reg_n:a32.port4
ct[20] <= reg_n:a32.port4
ct[21] <= reg_n:a32.port4
ct[22] <= reg_n:a32.port4
ct[23] <= reg_n:a32.port4
ct[24] <= reg_n:a32.port4
ct[25] <= reg_n:a32.port4
ct[26] <= reg_n:a32.port4
ct[27] <= reg_n:a32.port4
ct[28] <= reg_n:a32.port4
ct[29] <= reg_n:a32.port4
ct[30] <= reg_n:a32.port4
ct[31] <= reg_n:a32.port4


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|tim_counter:tc|reg_n:a32|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[0].a_reg_32|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[1].a_reg_32|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[2].a_reg_32|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[3].a_reg_32|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:loopi1[4].a_reg_32|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:delay_sig_in
clk => clk.IN1
nrst => nrst.IN1
en => en.IN1
D[0] => D[0].IN1
Q[0] <= mydffe:loop1[0].a_dff.q


|processor|morse_rec:my_morse_rec|reg_n:delay_sig_in|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|morse_rec:my_morse_rec|reg_n:delay_sig_in_negclk
clk => clk.IN1
nrst => nrst.IN1
en => en.IN1
D[0] => D[0].IN1
Q[0] <= mydffe:loop1[0].a_dff.q


|processor|morse_rec:my_morse_rec|reg_n:delay_sig_in_negclk|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|changed_cycle:my_changed_cycle
ctrl => state.000.DATAB
ctrl => ischanged.IN1
ctrl => ischanged.DATAB
ctrl => temp.IN0
ctrl => state.000.DATAA
clk => temp.IN1
ischanged <= ischanged$latch.DB_MAX_OUTPUT_PORT_TYPE


|processor|op_decoder:op_decoder_f_stage
opcode[0] => Equal0.IN4
opcode[0] => Equal1.IN1
opcode[0] => Equal2.IN2
opcode[0] => Equal3.IN4
opcode[0] => Equal4.IN0
opcode[0] => Equal5.IN4
opcode[0] => Equal6.IN1
opcode[0] => Equal7.IN4
opcode[0] => Equal8.IN4
opcode[0] => Equal9.IN4
opcode[0] => Equal10.IN2
opcode[0] => Equal11.IN4
opcode[1] => Equal0.IN3
opcode[1] => Equal1.IN4
opcode[1] => Equal2.IN1
opcode[1] => Equal3.IN3
opcode[1] => Equal4.IN4
opcode[1] => Equal5.IN0
opcode[1] => Equal6.IN0
opcode[1] => Equal7.IN3
opcode[1] => Equal8.IN1
opcode[1] => Equal9.IN2
opcode[1] => Equal10.IN4
opcode[1] => Equal11.IN3
opcode[2] => Equal0.IN2
opcode[2] => Equal1.IN0
opcode[2] => Equal2.IN0
opcode[2] => Equal3.IN2
opcode[2] => Equal4.IN3
opcode[2] => Equal5.IN3
opcode[2] => Equal6.IN4
opcode[2] => Equal7.IN0
opcode[2] => Equal8.IN0
opcode[2] => Equal9.IN1
opcode[2] => Equal10.IN1
opcode[2] => Equal11.IN2
opcode[3] => Equal0.IN1
opcode[3] => Equal1.IN3
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN0
opcode[3] => Equal4.IN2
opcode[3] => Equal5.IN2
opcode[3] => Equal6.IN3
opcode[3] => Equal7.IN2
opcode[3] => Equal8.IN3
opcode[3] => Equal9.IN3
opcode[3] => Equal10.IN3
opcode[3] => Equal11.IN1
opcode[4] => Equal0.IN0
opcode[4] => Equal1.IN2
opcode[4] => Equal2.IN3
opcode[4] => Equal3.IN1
opcode[4] => Equal4.IN1
opcode[4] => Equal5.IN1
opcode[4] => Equal6.IN2
opcode[4] => Equal7.IN1
opcode[4] => Equal8.IN2
opcode[4] => Equal9.IN0
opcode[4] => Equal10.IN0
opcode[4] => Equal11.IN0
decoded_instruction[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[12] <= <GND>
decoded_instruction[13] <= <GND>
decoded_instruction[14] <= <GND>
decoded_instruction[15] <= <GND>
decoded_instruction[16] <= <GND>
decoded_instruction[17] <= <GND>
decoded_instruction[18] <= <GND>
decoded_instruction[19] <= <GND>
decoded_instruction[20] <= <GND>


|processor|Adder32:add_currentPC_and_1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_currentPC_and_1|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_currentPC_and_1|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_currentPC_and_1|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_currentPC_and_1|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_currentPC_and_1|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_currentPC_and_1|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_currentPC_and_1|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_pcx_and_N
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_pcx_and_N|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_pcx_and_N|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_pcx_and_N|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_pcx_and_N|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_pcx_and_N|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_pcx_and_N|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder32:add_pcx_and_N|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0
clk => clk.IN2
nrst => nrst.IN2
PC_in[0] => PC_in[0].IN1
PC_in[1] => PC_in[1].IN1
PC_in[2] => PC_in[2].IN1
PC_in[3] => PC_in[3].IN1
PC_in[4] => PC_in[4].IN1
PC_in[5] => PC_in[5].IN1
PC_in[6] => PC_in[6].IN1
PC_in[7] => PC_in[7].IN1
PC_in[8] => PC_in[8].IN1
PC_in[9] => PC_in[9].IN1
PC_in[10] => PC_in[10].IN1
PC_in[11] => PC_in[11].IN1
PC_in[12] => PC_in[12].IN1
PC_in[13] => PC_in[13].IN1
PC_in[14] => PC_in[14].IN1
PC_in[15] => PC_in[15].IN1
PC_in[16] => PC_in[16].IN1
PC_in[17] => PC_in[17].IN1
PC_in[18] => PC_in[18].IN1
PC_in[19] => PC_in[19].IN1
PC_in[20] => PC_in[20].IN1
PC_in[21] => PC_in[21].IN1
PC_in[22] => PC_in[22].IN1
PC_in[23] => PC_in[23].IN1
PC_in[24] => PC_in[24].IN1
PC_in[25] => PC_in[25].IN1
PC_in[26] => PC_in[26].IN1
PC_in[27] => PC_in[27].IN1
PC_in[28] => PC_in[28].IN1
PC_in[29] => PC_in[29].IN1
PC_in[30] => PC_in[30].IN1
PC_in[31] => PC_in[31].IN1
PC_out[0] <= pc_reg:fd_pc.port3
PC_out[1] <= pc_reg:fd_pc.port3
PC_out[2] <= pc_reg:fd_pc.port3
PC_out[3] <= pc_reg:fd_pc.port3
PC_out[4] <= pc_reg:fd_pc.port3
PC_out[5] <= pc_reg:fd_pc.port3
PC_out[6] <= pc_reg:fd_pc.port3
PC_out[7] <= pc_reg:fd_pc.port3
PC_out[8] <= pc_reg:fd_pc.port3
PC_out[9] <= pc_reg:fd_pc.port3
PC_out[10] <= pc_reg:fd_pc.port3
PC_out[11] <= pc_reg:fd_pc.port3
PC_out[12] <= pc_reg:fd_pc.port3
PC_out[13] <= pc_reg:fd_pc.port3
PC_out[14] <= pc_reg:fd_pc.port3
PC_out[15] <= pc_reg:fd_pc.port3
PC_out[16] <= pc_reg:fd_pc.port3
PC_out[17] <= pc_reg:fd_pc.port3
PC_out[18] <= pc_reg:fd_pc.port3
PC_out[19] <= pc_reg:fd_pc.port3
PC_out[20] <= pc_reg:fd_pc.port3
PC_out[21] <= pc_reg:fd_pc.port3
PC_out[22] <= pc_reg:fd_pc.port3
PC_out[23] <= pc_reg:fd_pc.port3
PC_out[24] <= pc_reg:fd_pc.port3
PC_out[25] <= pc_reg:fd_pc.port3
PC_out[26] <= pc_reg:fd_pc.port3
PC_out[27] <= pc_reg:fd_pc.port3
PC_out[28] <= pc_reg:fd_pc.port3
PC_out[29] <= pc_reg:fd_pc.port3
PC_out[30] <= pc_reg:fd_pc.port3
PC_out[31] <= pc_reg:fd_pc.port3
instruction_in[0] => instruction_in[0].IN1
instruction_in[1] => instruction_in[1].IN1
instruction_in[2] => instruction_in[2].IN1
instruction_in[3] => instruction_in[3].IN1
instruction_in[4] => instruction_in[4].IN1
instruction_in[5] => instruction_in[5].IN1
instruction_in[6] => instruction_in[6].IN1
instruction_in[7] => instruction_in[7].IN1
instruction_in[8] => instruction_in[8].IN1
instruction_in[9] => instruction_in[9].IN1
instruction_in[10] => instruction_in[10].IN1
instruction_in[11] => instruction_in[11].IN1
instruction_in[12] => instruction_in[12].IN1
instruction_in[13] => instruction_in[13].IN1
instruction_in[14] => instruction_in[14].IN1
instruction_in[15] => instruction_in[15].IN1
instruction_in[16] => instruction_in[16].IN1
instruction_in[17] => instruction_in[17].IN1
instruction_in[18] => instruction_in[18].IN1
instruction_in[19] => instruction_in[19].IN1
instruction_in[20] => instruction_in[20].IN1
instruction_in[21] => instruction_in[21].IN1
instruction_in[22] => instruction_in[22].IN1
instruction_in[23] => instruction_in[23].IN1
instruction_in[24] => instruction_in[24].IN1
instruction_in[25] => instruction_in[25].IN1
instruction_in[26] => instruction_in[26].IN1
instruction_in[27] => instruction_in[27].IN1
instruction_in[28] => instruction_in[28].IN1
instruction_in[29] => instruction_in[29].IN1
instruction_in[30] => instruction_in[30].IN1
instruction_in[31] => instruction_in[31].IN1
instruction_out[0] <= reg_n:a32.port4
instruction_out[1] <= reg_n:a32.port4
instruction_out[2] <= reg_n:a32.port4
instruction_out[3] <= reg_n:a32.port4
instruction_out[4] <= reg_n:a32.port4
instruction_out[5] <= reg_n:a32.port4
instruction_out[6] <= reg_n:a32.port4
instruction_out[7] <= reg_n:a32.port4
instruction_out[8] <= reg_n:a32.port4
instruction_out[9] <= reg_n:a32.port4
instruction_out[10] <= reg_n:a32.port4
instruction_out[11] <= reg_n:a32.port4
instruction_out[12] <= reg_n:a32.port4
instruction_out[13] <= reg_n:a32.port4
instruction_out[14] <= reg_n:a32.port4
instruction_out[15] <= reg_n:a32.port4
instruction_out[16] <= reg_n:a32.port4
instruction_out[17] <= reg_n:a32.port4
instruction_out[18] <= reg_n:a32.port4
instruction_out[19] <= reg_n:a32.port4
instruction_out[20] <= reg_n:a32.port4
instruction_out[21] <= reg_n:a32.port4
instruction_out[22] <= reg_n:a32.port4
instruction_out[23] <= reg_n:a32.port4
instruction_out[24] <= reg_n:a32.port4
instruction_out[25] <= reg_n:a32.port4
instruction_out[26] <= reg_n:a32.port4
instruction_out[27] <= reg_n:a32.port4
instruction_out[28] <= reg_n:a32.port4
instruction_out[29] <= reg_n:a32.port4
instruction_out[30] <= reg_n:a32.port4
instruction_out[31] <= reg_n:a32.port4
data_dependency => data_dependency.IN1


|processor|fd_latch:fd_latch0|pc_reg:fd_pc
clk => clk.IN1
nrst => nrst.IN1
PC_in[0] => PC_in[0].IN1
PC_in[1] => PC_in[1].IN1
PC_in[2] => PC_in[2].IN1
PC_in[3] => PC_in[3].IN1
PC_in[4] => PC_in[4].IN1
PC_in[5] => PC_in[5].IN1
PC_in[6] => PC_in[6].IN1
PC_in[7] => PC_in[7].IN1
PC_in[8] => PC_in[8].IN1
PC_in[9] => PC_in[9].IN1
PC_in[10] => PC_in[10].IN1
PC_in[11] => PC_in[11].IN1
PC_in[12] => PC_in[12].IN1
PC_in[13] => PC_in[13].IN1
PC_in[14] => PC_in[14].IN1
PC_in[15] => PC_in[15].IN1
PC_in[16] => PC_in[16].IN1
PC_in[17] => PC_in[17].IN1
PC_in[18] => PC_in[18].IN1
PC_in[19] => PC_in[19].IN1
PC_in[20] => PC_in[20].IN1
PC_in[21] => PC_in[21].IN1
PC_in[22] => PC_in[22].IN1
PC_in[23] => PC_in[23].IN1
PC_in[24] => PC_in[24].IN1
PC_in[25] => PC_in[25].IN1
PC_in[26] => PC_in[26].IN1
PC_in[27] => PC_in[27].IN1
PC_in[28] => PC_in[28].IN1
PC_in[29] => PC_in[29].IN1
PC_in[30] => PC_in[30].IN1
PC_in[31] => PC_in[31].IN1
PC_out[0] <= reg_n:reg_for_pc.port4
PC_out[1] <= reg_n:reg_for_pc.port4
PC_out[2] <= reg_n:reg_for_pc.port4
PC_out[3] <= reg_n:reg_for_pc.port4
PC_out[4] <= reg_n:reg_for_pc.port4
PC_out[5] <= reg_n:reg_for_pc.port4
PC_out[6] <= reg_n:reg_for_pc.port4
PC_out[7] <= reg_n:reg_for_pc.port4
PC_out[8] <= reg_n:reg_for_pc.port4
PC_out[9] <= reg_n:reg_for_pc.port4
PC_out[10] <= reg_n:reg_for_pc.port4
PC_out[11] <= reg_n:reg_for_pc.port4
PC_out[12] <= reg_n:reg_for_pc.port4
PC_out[13] <= reg_n:reg_for_pc.port4
PC_out[14] <= reg_n:reg_for_pc.port4
PC_out[15] <= reg_n:reg_for_pc.port4
PC_out[16] <= reg_n:reg_for_pc.port4
PC_out[17] <= reg_n:reg_for_pc.port4
PC_out[18] <= reg_n:reg_for_pc.port4
PC_out[19] <= reg_n:reg_for_pc.port4
PC_out[20] <= reg_n:reg_for_pc.port4
PC_out[21] <= reg_n:reg_for_pc.port4
PC_out[22] <= reg_n:reg_for_pc.port4
PC_out[23] <= reg_n:reg_for_pc.port4
PC_out[24] <= reg_n:reg_for_pc.port4
PC_out[25] <= reg_n:reg_for_pc.port4
PC_out[26] <= reg_n:reg_for_pc.port4
PC_out[27] <= reg_n:reg_for_pc.port4
PC_out[28] <= reg_n:reg_for_pc.port4
PC_out[29] <= reg_n:reg_for_pc.port4
PC_out[30] <= reg_n:reg_for_pc.port4
PC_out[31] <= reg_n:reg_for_pc.port4
data_dependency => _.IN1


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|pc_reg:fd_pc|reg_n:reg_for_pc|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|fd_latch:fd_latch0|reg_n:a32|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|op_decoder:op_decoder_d_stage
opcode[0] => Equal0.IN4
opcode[0] => Equal1.IN1
opcode[0] => Equal2.IN2
opcode[0] => Equal3.IN4
opcode[0] => Equal4.IN0
opcode[0] => Equal5.IN4
opcode[0] => Equal6.IN1
opcode[0] => Equal7.IN4
opcode[0] => Equal8.IN4
opcode[0] => Equal9.IN4
opcode[0] => Equal10.IN2
opcode[0] => Equal11.IN4
opcode[1] => Equal0.IN3
opcode[1] => Equal1.IN4
opcode[1] => Equal2.IN1
opcode[1] => Equal3.IN3
opcode[1] => Equal4.IN4
opcode[1] => Equal5.IN0
opcode[1] => Equal6.IN0
opcode[1] => Equal7.IN3
opcode[1] => Equal8.IN1
opcode[1] => Equal9.IN2
opcode[1] => Equal10.IN4
opcode[1] => Equal11.IN3
opcode[2] => Equal0.IN2
opcode[2] => Equal1.IN0
opcode[2] => Equal2.IN0
opcode[2] => Equal3.IN2
opcode[2] => Equal4.IN3
opcode[2] => Equal5.IN3
opcode[2] => Equal6.IN4
opcode[2] => Equal7.IN0
opcode[2] => Equal8.IN0
opcode[2] => Equal9.IN1
opcode[2] => Equal10.IN1
opcode[2] => Equal11.IN2
opcode[3] => Equal0.IN1
opcode[3] => Equal1.IN3
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN0
opcode[3] => Equal4.IN2
opcode[3] => Equal5.IN2
opcode[3] => Equal6.IN3
opcode[3] => Equal7.IN2
opcode[3] => Equal8.IN3
opcode[3] => Equal9.IN3
opcode[3] => Equal10.IN3
opcode[3] => Equal11.IN1
opcode[4] => Equal0.IN0
opcode[4] => Equal1.IN2
opcode[4] => Equal2.IN3
opcode[4] => Equal3.IN1
opcode[4] => Equal4.IN1
opcode[4] => Equal5.IN1
opcode[4] => Equal6.IN2
opcode[4] => Equal7.IN1
opcode[4] => Equal8.IN2
opcode[4] => Equal9.IN0
opcode[4] => Equal10.IN0
opcode[4] => Equal11.IN0
decoded_instruction[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[8] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[9] <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[10] <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[11] <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
decoded_instruction[12] <= <GND>
decoded_instruction[13] <= <GND>
decoded_instruction[14] <= <GND>
decoded_instruction[15] <= <GND>
decoded_instruction[16] <= <GND>
decoded_instruction[17] <= <GND>
decoded_instruction[18] <= <GND>
decoded_instruction[19] <= <GND>
decoded_instruction[20] <= <GND>


|processor|regfile:rf
clock => clock.IN32
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_reset => ctrl_reset.IN32
ctrl_writeReg[0] => ctrl_writeReg[0].IN2
ctrl_writeReg[1] => ctrl_writeReg[1].IN2
ctrl_writeReg[2] => ctrl_writeReg[2].IN2
ctrl_writeReg[3] => ctrl_writeReg[3].IN2
ctrl_writeReg[4] => ctrl_writeReg[4].IN2
ctrl_readRegA[0] => ctrl_readRegA[0].IN1
ctrl_readRegA[1] => ctrl_readRegA[1].IN1
ctrl_readRegA[2] => ctrl_readRegA[2].IN1
ctrl_readRegA[3] => ctrl_readRegA[3].IN1
ctrl_readRegA[4] => ctrl_readRegA[4].IN1
ctrl_readRegB[0] => ctrl_readRegB[0].IN1
ctrl_readRegB[1] => ctrl_readRegB[1].IN1
ctrl_readRegB[2] => ctrl_readRegB[2].IN1
ctrl_readRegB[3] => ctrl_readRegB[3].IN1
ctrl_readRegB[4] => ctrl_readRegB[4].IN1
data_writeReg[0] => data_writeReg[0].IN31
data_writeReg[1] => data_writeReg[1].IN31
data_writeReg[2] => data_writeReg[2].IN31
data_writeReg[3] => data_writeReg[3].IN31
data_writeReg[4] => data_writeReg[4].IN31
data_writeReg[5] => data_writeReg[5].IN31
data_writeReg[6] => data_writeReg[6].IN31
data_writeReg[7] => data_writeReg[7].IN31
data_writeReg[8] => data_writeReg[8].IN31
data_writeReg[9] => data_writeReg[9].IN31
data_writeReg[10] => data_writeReg[10].IN31
data_writeReg[11] => data_writeReg[11].IN31
data_writeReg[12] => data_writeReg[12].IN31
data_writeReg[13] => data_writeReg[13].IN31
data_writeReg[14] => data_writeReg[14].IN31
data_writeReg[15] => data_writeReg[15].IN31
data_writeReg[16] => data_writeReg[16].IN31
data_writeReg[17] => data_writeReg[17].IN31
data_writeReg[18] => data_writeReg[18].IN31
data_writeReg[19] => data_writeReg[19].IN31
data_writeReg[20] => data_writeReg[20].IN31
data_writeReg[21] => data_writeReg[21].IN31
data_writeReg[22] => data_writeReg[22].IN31
data_writeReg[23] => data_writeReg[23].IN31
data_writeReg[24] => data_writeReg[24].IN31
data_writeReg[25] => data_writeReg[25].IN31
data_writeReg[26] => data_writeReg[26].IN31
data_writeReg[27] => data_writeReg[27].IN31
data_writeReg[28] => data_writeReg[28].IN31
data_writeReg[29] => data_writeReg[29].IN31
data_writeReg[30] => data_writeReg[30].IN31
data_writeReg[31] => data_writeReg[31].IN31
data_readRegA[0] <= mux:my_mux1.port0
data_readRegA[1] <= mux:my_mux1.port0
data_readRegA[2] <= mux:my_mux1.port0
data_readRegA[3] <= mux:my_mux1.port0
data_readRegA[4] <= mux:my_mux1.port0
data_readRegA[5] <= mux:my_mux1.port0
data_readRegA[6] <= mux:my_mux1.port0
data_readRegA[7] <= mux:my_mux1.port0
data_readRegA[8] <= mux:my_mux1.port0
data_readRegA[9] <= mux:my_mux1.port0
data_readRegA[10] <= mux:my_mux1.port0
data_readRegA[11] <= mux:my_mux1.port0
data_readRegA[12] <= mux:my_mux1.port0
data_readRegA[13] <= mux:my_mux1.port0
data_readRegA[14] <= mux:my_mux1.port0
data_readRegA[15] <= mux:my_mux1.port0
data_readRegA[16] <= mux:my_mux1.port0
data_readRegA[17] <= mux:my_mux1.port0
data_readRegA[18] <= mux:my_mux1.port0
data_readRegA[19] <= mux:my_mux1.port0
data_readRegA[20] <= mux:my_mux1.port0
data_readRegA[21] <= mux:my_mux1.port0
data_readRegA[22] <= mux:my_mux1.port0
data_readRegA[23] <= mux:my_mux1.port0
data_readRegA[24] <= mux:my_mux1.port0
data_readRegA[25] <= mux:my_mux1.port0
data_readRegA[26] <= mux:my_mux1.port0
data_readRegA[27] <= mux:my_mux1.port0
data_readRegA[28] <= mux:my_mux1.port0
data_readRegA[29] <= mux:my_mux1.port0
data_readRegA[30] <= mux:my_mux1.port0
data_readRegA[31] <= mux:my_mux1.port0
data_readRegB[0] <= mux:my_mux2.port0
data_readRegB[1] <= mux:my_mux2.port0
data_readRegB[2] <= mux:my_mux2.port0
data_readRegB[3] <= mux:my_mux2.port0
data_readRegB[4] <= mux:my_mux2.port0
data_readRegB[5] <= mux:my_mux2.port0
data_readRegB[6] <= mux:my_mux2.port0
data_readRegB[7] <= mux:my_mux2.port0
data_readRegB[8] <= mux:my_mux2.port0
data_readRegB[9] <= mux:my_mux2.port0
data_readRegB[10] <= mux:my_mux2.port0
data_readRegB[11] <= mux:my_mux2.port0
data_readRegB[12] <= mux:my_mux2.port0
data_readRegB[13] <= mux:my_mux2.port0
data_readRegB[14] <= mux:my_mux2.port0
data_readRegB[15] <= mux:my_mux2.port0
data_readRegB[16] <= mux:my_mux2.port0
data_readRegB[17] <= mux:my_mux2.port0
data_readRegB[18] <= mux:my_mux2.port0
data_readRegB[19] <= mux:my_mux2.port0
data_readRegB[20] <= mux:my_mux2.port0
data_readRegB[21] <= mux:my_mux2.port0
data_readRegB[22] <= mux:my_mux2.port0
data_readRegB[23] <= mux:my_mux2.port0
data_readRegB[24] <= mux:my_mux2.port0
data_readRegB[25] <= mux:my_mux2.port0
data_readRegB[26] <= mux:my_mux2.port0
data_readRegB[27] <= mux:my_mux2.port0
data_readRegB[28] <= mux:my_mux2.port0
data_readRegB[29] <= mux:my_mux2.port0
data_readRegB[30] <= mux:my_mux2.port0
data_readRegB[31] <= mux:my_mux2.port0
data_r30[0] => data_r30[0].IN1
data_r30[1] => data_r30[1].IN1
data_r30[2] => data_r30[2].IN1
data_r30[3] => data_r30[3].IN1
data_r30[4] => data_r30[4].IN1
data_r30[5] => data_r30[5].IN1
data_r30[6] => data_r30[6].IN1
data_r30[7] => data_r30[7].IN1
data_r30[8] => data_r30[8].IN1
data_r30[9] => data_r30[9].IN1
data_r30[10] => data_r30[10].IN1
data_r30[11] => data_r30[11].IN1
data_r30[12] => data_r30[12].IN1
data_r30[13] => data_r30[13].IN1
data_r30[14] => data_r30[14].IN1
data_r30[15] => data_r30[15].IN1
data_r30[16] => data_r30[16].IN1
data_r30[17] => data_r30[17].IN1
data_r30[18] => data_r30[18].IN1
data_r30[19] => data_r30[19].IN1
data_r30[20] => data_r30[20].IN1
data_r30[21] => data_r30[21].IN1
data_r30[22] => data_r30[22].IN1
data_r30[23] => data_r30[23].IN1
data_r30[24] => data_r30[24].IN1
data_r30[25] => data_r30[25].IN1
data_r30[26] => data_r30[26].IN1
data_r30[27] => data_r30[27].IN1
data_r30[28] => data_r30[28].IN1
data_r30[29] => data_r30[29].IN1
data_r30[30] => data_r30[30].IN1
data_r30[31] => data_r30[31].IN1
dataout_29[0] <= wireOut[29][0].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[1] <= wireOut[29][1].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[2] <= wireOut[29][2].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[3] <= wireOut[29][3].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[4] <= wireOut[29][4].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[5] <= wireOut[29][5].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[6] <= wireOut[29][6].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[7] <= wireOut[29][7].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[8] <= wireOut[29][8].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[9] <= wireOut[29][9].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[10] <= wireOut[29][10].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[11] <= wireOut[29][11].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[12] <= wireOut[29][12].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[13] <= wireOut[29][13].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[14] <= wireOut[29][14].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[15] <= wireOut[29][15].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[16] <= wireOut[29][16].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[17] <= wireOut[29][17].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[18] <= wireOut[29][18].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[19] <= wireOut[29][19].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[20] <= wireOut[29][20].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[21] <= wireOut[29][21].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[22] <= wireOut[29][22].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[23] <= wireOut[29][23].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[24] <= wireOut[29][24].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[25] <= wireOut[29][25].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[26] <= wireOut[29][26].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[27] <= wireOut[29][27].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[28] <= wireOut[29][28].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[29] <= wireOut[29][29].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[30] <= wireOut[29][30].DB_MAX_OUTPUT_PORT_TYPE
dataout_29[31] <= wireOut[29][31].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|decoder32bits:decodeW
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= WideAnd8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= WideAnd9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= WideAnd10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= WideAnd11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideAnd12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideAnd13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideAnd14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= WideAnd15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= WideAnd16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= WideAnd17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= WideAnd18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= WideAnd19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= WideAnd20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= WideAnd21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= WideAnd22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= WideAnd23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= WideAnd24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= WideAnd25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= WideAnd26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= WideAnd27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= WideAnd28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= WideAnd29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= WideAnd30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= WideAnd31.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd5.IN0
in[0] => WideAnd7.IN0
in[0] => WideAnd9.IN0
in[0] => WideAnd11.IN0
in[0] => WideAnd13.IN0
in[0] => WideAnd15.IN0
in[0] => WideAnd17.IN0
in[0] => WideAnd19.IN0
in[0] => WideAnd21.IN0
in[0] => WideAnd23.IN0
in[0] => WideAnd25.IN0
in[0] => WideAnd27.IN0
in[0] => WideAnd29.IN0
in[0] => WideAnd31.IN0
in[0] => WideAnd0.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd4.IN0
in[0] => WideAnd6.IN0
in[0] => WideAnd8.IN0
in[0] => WideAnd10.IN0
in[0] => WideAnd12.IN0
in[0] => WideAnd14.IN0
in[0] => WideAnd16.IN0
in[0] => WideAnd18.IN0
in[0] => WideAnd20.IN0
in[0] => WideAnd22.IN0
in[0] => WideAnd24.IN0
in[0] => WideAnd26.IN0
in[0] => WideAnd28.IN0
in[0] => WideAnd30.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd6.IN1
in[1] => WideAnd7.IN1
in[1] => WideAnd10.IN1
in[1] => WideAnd11.IN1
in[1] => WideAnd14.IN1
in[1] => WideAnd15.IN1
in[1] => WideAnd18.IN1
in[1] => WideAnd19.IN1
in[1] => WideAnd22.IN1
in[1] => WideAnd23.IN1
in[1] => WideAnd26.IN1
in[1] => WideAnd27.IN1
in[1] => WideAnd30.IN1
in[1] => WideAnd31.IN1
in[1] => WideAnd0.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd4.IN1
in[1] => WideAnd5.IN1
in[1] => WideAnd8.IN1
in[1] => WideAnd9.IN1
in[1] => WideAnd12.IN1
in[1] => WideAnd13.IN1
in[1] => WideAnd16.IN1
in[1] => WideAnd17.IN1
in[1] => WideAnd20.IN1
in[1] => WideAnd21.IN1
in[1] => WideAnd24.IN1
in[1] => WideAnd25.IN1
in[1] => WideAnd28.IN1
in[1] => WideAnd29.IN1
in[2] => WideAnd4.IN2
in[2] => WideAnd5.IN2
in[2] => WideAnd6.IN2
in[2] => WideAnd7.IN2
in[2] => WideAnd12.IN2
in[2] => WideAnd13.IN2
in[2] => WideAnd14.IN2
in[2] => WideAnd15.IN2
in[2] => WideAnd20.IN2
in[2] => WideAnd21.IN2
in[2] => WideAnd22.IN2
in[2] => WideAnd23.IN2
in[2] => WideAnd28.IN2
in[2] => WideAnd29.IN2
in[2] => WideAnd30.IN2
in[2] => WideAnd31.IN2
in[2] => WideAnd0.IN2
in[2] => WideAnd1.IN2
in[2] => WideAnd2.IN2
in[2] => WideAnd3.IN2
in[2] => WideAnd8.IN2
in[2] => WideAnd9.IN2
in[2] => WideAnd10.IN2
in[2] => WideAnd11.IN2
in[2] => WideAnd16.IN2
in[2] => WideAnd17.IN2
in[2] => WideAnd18.IN2
in[2] => WideAnd19.IN2
in[2] => WideAnd24.IN2
in[2] => WideAnd25.IN2
in[2] => WideAnd26.IN2
in[2] => WideAnd27.IN2
in[3] => WideAnd8.IN3
in[3] => WideAnd9.IN3
in[3] => WideAnd10.IN3
in[3] => WideAnd11.IN3
in[3] => WideAnd12.IN3
in[3] => WideAnd13.IN3
in[3] => WideAnd14.IN3
in[3] => WideAnd15.IN3
in[3] => WideAnd24.IN3
in[3] => WideAnd25.IN3
in[3] => WideAnd26.IN3
in[3] => WideAnd27.IN3
in[3] => WideAnd28.IN3
in[3] => WideAnd29.IN3
in[3] => WideAnd30.IN3
in[3] => WideAnd31.IN3
in[3] => WideAnd0.IN3
in[3] => WideAnd1.IN3
in[3] => WideAnd2.IN3
in[3] => WideAnd3.IN3
in[3] => WideAnd4.IN3
in[3] => WideAnd5.IN3
in[3] => WideAnd6.IN3
in[3] => WideAnd7.IN3
in[3] => WideAnd16.IN3
in[3] => WideAnd17.IN3
in[3] => WideAnd18.IN3
in[3] => WideAnd19.IN3
in[3] => WideAnd20.IN3
in[3] => WideAnd21.IN3
in[3] => WideAnd22.IN3
in[3] => WideAnd23.IN3
in[4] => WideAnd16.IN4
in[4] => WideAnd17.IN4
in[4] => WideAnd18.IN4
in[4] => WideAnd19.IN4
in[4] => WideAnd20.IN4
in[4] => WideAnd21.IN4
in[4] => WideAnd22.IN4
in[4] => WideAnd23.IN4
in[4] => WideAnd24.IN4
in[4] => WideAnd25.IN4
in[4] => WideAnd26.IN4
in[4] => WideAnd27.IN4
in[4] => WideAnd28.IN4
in[4] => WideAnd29.IN4
in[4] => WideAnd30.IN4
in[4] => WideAnd31.IN4
in[4] => WideAnd0.IN4
in[4] => WideAnd1.IN4
in[4] => WideAnd2.IN4
in[4] => WideAnd3.IN4
in[4] => WideAnd4.IN4
in[4] => WideAnd5.IN4
in[4] => WideAnd6.IN4
in[4] => WideAnd7.IN4
in[4] => WideAnd8.IN4
in[4] => WideAnd9.IN4
in[4] => WideAnd10.IN4
in[4] => WideAnd11.IN4
in[4] => WideAnd12.IN4
in[4] => WideAnd13.IN4
in[4] => WideAnd14.IN4
in[4] => WideAnd15.IN4


|processor|regfile:rf|reg32bits:loop1[0].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[0].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[1].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[2].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[3].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[4].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[5].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[6].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[7].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[8].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[9].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[10].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[11].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[12].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[13].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[14].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[15].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[16].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[17].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[18].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[19].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[20].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[21].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[22].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[23].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[24].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[25].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[26].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[27].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:loop1[28].my_reg|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg29|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg31|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|isZero:checkrstatus0
dataiszero <= <GND>
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~


|processor|regfile:rf|equal5bits:checkr30
equal <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => temp[0].IN0
in1[0] => nottemp[0].IN0
in1[1] => temp[1].IN0
in1[1] => nottemp[1].IN0
in1[2] => temp[2].IN0
in1[2] => nottemp[2].IN0
in1[3] => temp[3].IN0
in1[3] => nottemp[3].IN0
in1[4] => temp[4].IN0
in1[4] => nottemp[4].IN0
in2[0] => temp[0].IN1
in2[0] => nottemp[0].IN1
in2[1] => temp[1].IN1
in2[1] => nottemp[1].IN1
in2[2] => temp[2].IN1
in2[2] => nottemp[2].IN1
in2[3] => temp[3].IN1
in2[3] => nottemp[3].IN1
in2[4] => temp[4].IN1
in2[4] => nottemp[4].IN1


|processor|regfile:rf|reg32bits:my_reg30
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clock => clock.IN32
ctrl_reset => reset1.IN32
ctrl_writeReg => ctrl_writeReg.IN32
q[0] <= dffe1:loop1[0].my_dffe.port4
q[1] <= dffe1:loop1[1].my_dffe.port4
q[2] <= dffe1:loop1[2].my_dffe.port4
q[3] <= dffe1:loop1[3].my_dffe.port4
q[4] <= dffe1:loop1[4].my_dffe.port4
q[5] <= dffe1:loop1[5].my_dffe.port4
q[6] <= dffe1:loop1[6].my_dffe.port4
q[7] <= dffe1:loop1[7].my_dffe.port4
q[8] <= dffe1:loop1[8].my_dffe.port4
q[9] <= dffe1:loop1[9].my_dffe.port4
q[10] <= dffe1:loop1[10].my_dffe.port4
q[11] <= dffe1:loop1[11].my_dffe.port4
q[12] <= dffe1:loop1[12].my_dffe.port4
q[13] <= dffe1:loop1[13].my_dffe.port4
q[14] <= dffe1:loop1[14].my_dffe.port4
q[15] <= dffe1:loop1[15].my_dffe.port4
q[16] <= dffe1:loop1[16].my_dffe.port4
q[17] <= dffe1:loop1[17].my_dffe.port4
q[18] <= dffe1:loop1[18].my_dffe.port4
q[19] <= dffe1:loop1[19].my_dffe.port4
q[20] <= dffe1:loop1[20].my_dffe.port4
q[21] <= dffe1:loop1[21].my_dffe.port4
q[22] <= dffe1:loop1[22].my_dffe.port4
q[23] <= dffe1:loop1[23].my_dffe.port4
q[24] <= dffe1:loop1[24].my_dffe.port4
q[25] <= dffe1:loop1[25].my_dffe.port4
q[26] <= dffe1:loop1[26].my_dffe.port4
q[27] <= dffe1:loop1[27].my_dffe.port4
q[28] <= dffe1:loop1[28].my_dffe.port4
q[29] <= dffe1:loop1[29].my_dffe.port4
q[30] <= dffe1:loop1[30].my_dffe.port4
q[31] <= dffe1:loop1[31].my_dffe.port4


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[0].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[1].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[2].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[3].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[4].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[5].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[6].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[7].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[8].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[9].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[10].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[11].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[12].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[13].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[14].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[15].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[16].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[17].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[18].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[19].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[20].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[21].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[22].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[23].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[24].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[25].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[26].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[27].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[28].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[29].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[30].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|reg32bits:my_reg30|dffe1:loop1[31].my_dffe
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:rf|mux:my_mux1
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
s[0] => s[0].IN1
s[1] => s[1].IN1
s[2] => s[2].IN1
s[3] => s[3].IN1
s[4] => s[4].IN1
in0[0] => wire0[0].IN1
in0[1] => wire0[1].IN1
in0[2] => wire0[2].IN1
in0[3] => wire0[3].IN1
in0[4] => wire0[4].IN1
in0[5] => wire0[5].IN1
in0[6] => wire0[6].IN1
in0[7] => wire0[7].IN1
in0[8] => wire0[8].IN1
in0[9] => wire0[9].IN1
in0[10] => wire0[10].IN1
in0[11] => wire0[11].IN1
in0[12] => wire0[12].IN1
in0[13] => wire0[13].IN1
in0[14] => wire0[14].IN1
in0[15] => wire0[15].IN1
in0[16] => wire0[16].IN1
in0[17] => wire0[17].IN1
in0[18] => wire0[18].IN1
in0[19] => wire0[19].IN1
in0[20] => wire0[20].IN1
in0[21] => wire0[21].IN1
in0[22] => wire0[22].IN1
in0[23] => wire0[23].IN1
in0[24] => wire0[24].IN1
in0[25] => wire0[25].IN1
in0[26] => wire0[26].IN1
in0[27] => wire0[27].IN1
in0[28] => wire0[28].IN1
in0[29] => wire0[29].IN1
in0[30] => wire0[30].IN1
in0[31] => wire0[31].IN1
in1[0] => wire1[0].IN1
in1[1] => wire1[1].IN1
in1[2] => wire1[2].IN1
in1[3] => wire1[3].IN1
in1[4] => wire1[4].IN1
in1[5] => wire1[5].IN1
in1[6] => wire1[6].IN1
in1[7] => wire1[7].IN1
in1[8] => wire1[8].IN1
in1[9] => wire1[9].IN1
in1[10] => wire1[10].IN1
in1[11] => wire1[11].IN1
in1[12] => wire1[12].IN1
in1[13] => wire1[13].IN1
in1[14] => wire1[14].IN1
in1[15] => wire1[15].IN1
in1[16] => wire1[16].IN1
in1[17] => wire1[17].IN1
in1[18] => wire1[18].IN1
in1[19] => wire1[19].IN1
in1[20] => wire1[20].IN1
in1[21] => wire1[21].IN1
in1[22] => wire1[22].IN1
in1[23] => wire1[23].IN1
in1[24] => wire1[24].IN1
in1[25] => wire1[25].IN1
in1[26] => wire1[26].IN1
in1[27] => wire1[27].IN1
in1[28] => wire1[28].IN1
in1[29] => wire1[29].IN1
in1[30] => wire1[30].IN1
in1[31] => wire1[31].IN1
in2[0] => wire2[0].IN1
in2[1] => wire2[1].IN1
in2[2] => wire2[2].IN1
in2[3] => wire2[3].IN1
in2[4] => wire2[4].IN1
in2[5] => wire2[5].IN1
in2[6] => wire2[6].IN1
in2[7] => wire2[7].IN1
in2[8] => wire2[8].IN1
in2[9] => wire2[9].IN1
in2[10] => wire2[10].IN1
in2[11] => wire2[11].IN1
in2[12] => wire2[12].IN1
in2[13] => wire2[13].IN1
in2[14] => wire2[14].IN1
in2[15] => wire2[15].IN1
in2[16] => wire2[16].IN1
in2[17] => wire2[17].IN1
in2[18] => wire2[18].IN1
in2[19] => wire2[19].IN1
in2[20] => wire2[20].IN1
in2[21] => wire2[21].IN1
in2[22] => wire2[22].IN1
in2[23] => wire2[23].IN1
in2[24] => wire2[24].IN1
in2[25] => wire2[25].IN1
in2[26] => wire2[26].IN1
in2[27] => wire2[27].IN1
in2[28] => wire2[28].IN1
in2[29] => wire2[29].IN1
in2[30] => wire2[30].IN1
in2[31] => wire2[31].IN1
in3[0] => wire3[0].IN1
in3[1] => wire3[1].IN1
in3[2] => wire3[2].IN1
in3[3] => wire3[3].IN1
in3[4] => wire3[4].IN1
in3[5] => wire3[5].IN1
in3[6] => wire3[6].IN1
in3[7] => wire3[7].IN1
in3[8] => wire3[8].IN1
in3[9] => wire3[9].IN1
in3[10] => wire3[10].IN1
in3[11] => wire3[11].IN1
in3[12] => wire3[12].IN1
in3[13] => wire3[13].IN1
in3[14] => wire3[14].IN1
in3[15] => wire3[15].IN1
in3[16] => wire3[16].IN1
in3[17] => wire3[17].IN1
in3[18] => wire3[18].IN1
in3[19] => wire3[19].IN1
in3[20] => wire3[20].IN1
in3[21] => wire3[21].IN1
in3[22] => wire3[22].IN1
in3[23] => wire3[23].IN1
in3[24] => wire3[24].IN1
in3[25] => wire3[25].IN1
in3[26] => wire3[26].IN1
in3[27] => wire3[27].IN1
in3[28] => wire3[28].IN1
in3[29] => wire3[29].IN1
in3[30] => wire3[30].IN1
in3[31] => wire3[31].IN1
in4[0] => wire4[0].IN1
in4[1] => wire4[1].IN1
in4[2] => wire4[2].IN1
in4[3] => wire4[3].IN1
in4[4] => wire4[4].IN1
in4[5] => wire4[5].IN1
in4[6] => wire4[6].IN1
in4[7] => wire4[7].IN1
in4[8] => wire4[8].IN1
in4[9] => wire4[9].IN1
in4[10] => wire4[10].IN1
in4[11] => wire4[11].IN1
in4[12] => wire4[12].IN1
in4[13] => wire4[13].IN1
in4[14] => wire4[14].IN1
in4[15] => wire4[15].IN1
in4[16] => wire4[16].IN1
in4[17] => wire4[17].IN1
in4[18] => wire4[18].IN1
in4[19] => wire4[19].IN1
in4[20] => wire4[20].IN1
in4[21] => wire4[21].IN1
in4[22] => wire4[22].IN1
in4[23] => wire4[23].IN1
in4[24] => wire4[24].IN1
in4[25] => wire4[25].IN1
in4[26] => wire4[26].IN1
in4[27] => wire4[27].IN1
in4[28] => wire4[28].IN1
in4[29] => wire4[29].IN1
in4[30] => wire4[30].IN1
in4[31] => wire4[31].IN1
in5[0] => wire5[0].IN1
in5[1] => wire5[1].IN1
in5[2] => wire5[2].IN1
in5[3] => wire5[3].IN1
in5[4] => wire5[4].IN1
in5[5] => wire5[5].IN1
in5[6] => wire5[6].IN1
in5[7] => wire5[7].IN1
in5[8] => wire5[8].IN1
in5[9] => wire5[9].IN1
in5[10] => wire5[10].IN1
in5[11] => wire5[11].IN1
in5[12] => wire5[12].IN1
in5[13] => wire5[13].IN1
in5[14] => wire5[14].IN1
in5[15] => wire5[15].IN1
in5[16] => wire5[16].IN1
in5[17] => wire5[17].IN1
in5[18] => wire5[18].IN1
in5[19] => wire5[19].IN1
in5[20] => wire5[20].IN1
in5[21] => wire5[21].IN1
in5[22] => wire5[22].IN1
in5[23] => wire5[23].IN1
in5[24] => wire5[24].IN1
in5[25] => wire5[25].IN1
in5[26] => wire5[26].IN1
in5[27] => wire5[27].IN1
in5[28] => wire5[28].IN1
in5[29] => wire5[29].IN1
in5[30] => wire5[30].IN1
in5[31] => wire5[31].IN1
in6[0] => wire6[0].IN1
in6[1] => wire6[1].IN1
in6[2] => wire6[2].IN1
in6[3] => wire6[3].IN1
in6[4] => wire6[4].IN1
in6[5] => wire6[5].IN1
in6[6] => wire6[6].IN1
in6[7] => wire6[7].IN1
in6[8] => wire6[8].IN1
in6[9] => wire6[9].IN1
in6[10] => wire6[10].IN1
in6[11] => wire6[11].IN1
in6[12] => wire6[12].IN1
in6[13] => wire6[13].IN1
in6[14] => wire6[14].IN1
in6[15] => wire6[15].IN1
in6[16] => wire6[16].IN1
in6[17] => wire6[17].IN1
in6[18] => wire6[18].IN1
in6[19] => wire6[19].IN1
in6[20] => wire6[20].IN1
in6[21] => wire6[21].IN1
in6[22] => wire6[22].IN1
in6[23] => wire6[23].IN1
in6[24] => wire6[24].IN1
in6[25] => wire6[25].IN1
in6[26] => wire6[26].IN1
in6[27] => wire6[27].IN1
in6[28] => wire6[28].IN1
in6[29] => wire6[29].IN1
in6[30] => wire6[30].IN1
in6[31] => wire6[31].IN1
in7[0] => wire7[0].IN1
in7[1] => wire7[1].IN1
in7[2] => wire7[2].IN1
in7[3] => wire7[3].IN1
in7[4] => wire7[4].IN1
in7[5] => wire7[5].IN1
in7[6] => wire7[6].IN1
in7[7] => wire7[7].IN1
in7[8] => wire7[8].IN1
in7[9] => wire7[9].IN1
in7[10] => wire7[10].IN1
in7[11] => wire7[11].IN1
in7[12] => wire7[12].IN1
in7[13] => wire7[13].IN1
in7[14] => wire7[14].IN1
in7[15] => wire7[15].IN1
in7[16] => wire7[16].IN1
in7[17] => wire7[17].IN1
in7[18] => wire7[18].IN1
in7[19] => wire7[19].IN1
in7[20] => wire7[20].IN1
in7[21] => wire7[21].IN1
in7[22] => wire7[22].IN1
in7[23] => wire7[23].IN1
in7[24] => wire7[24].IN1
in7[25] => wire7[25].IN1
in7[26] => wire7[26].IN1
in7[27] => wire7[27].IN1
in7[28] => wire7[28].IN1
in7[29] => wire7[29].IN1
in7[30] => wire7[30].IN1
in7[31] => wire7[31].IN1
in8[0] => wire8[0].IN1
in8[1] => wire8[1].IN1
in8[2] => wire8[2].IN1
in8[3] => wire8[3].IN1
in8[4] => wire8[4].IN1
in8[5] => wire8[5].IN1
in8[6] => wire8[6].IN1
in8[7] => wire8[7].IN1
in8[8] => wire8[8].IN1
in8[9] => wire8[9].IN1
in8[10] => wire8[10].IN1
in8[11] => wire8[11].IN1
in8[12] => wire8[12].IN1
in8[13] => wire8[13].IN1
in8[14] => wire8[14].IN1
in8[15] => wire8[15].IN1
in8[16] => wire8[16].IN1
in8[17] => wire8[17].IN1
in8[18] => wire8[18].IN1
in8[19] => wire8[19].IN1
in8[20] => wire8[20].IN1
in8[21] => wire8[21].IN1
in8[22] => wire8[22].IN1
in8[23] => wire8[23].IN1
in8[24] => wire8[24].IN1
in8[25] => wire8[25].IN1
in8[26] => wire8[26].IN1
in8[27] => wire8[27].IN1
in8[28] => wire8[28].IN1
in8[29] => wire8[29].IN1
in8[30] => wire8[30].IN1
in8[31] => wire8[31].IN1
in9[0] => wire9[0].IN1
in9[1] => wire9[1].IN1
in9[2] => wire9[2].IN1
in9[3] => wire9[3].IN1
in9[4] => wire9[4].IN1
in9[5] => wire9[5].IN1
in9[6] => wire9[6].IN1
in9[7] => wire9[7].IN1
in9[8] => wire9[8].IN1
in9[9] => wire9[9].IN1
in9[10] => wire9[10].IN1
in9[11] => wire9[11].IN1
in9[12] => wire9[12].IN1
in9[13] => wire9[13].IN1
in9[14] => wire9[14].IN1
in9[15] => wire9[15].IN1
in9[16] => wire9[16].IN1
in9[17] => wire9[17].IN1
in9[18] => wire9[18].IN1
in9[19] => wire9[19].IN1
in9[20] => wire9[20].IN1
in9[21] => wire9[21].IN1
in9[22] => wire9[22].IN1
in9[23] => wire9[23].IN1
in9[24] => wire9[24].IN1
in9[25] => wire9[25].IN1
in9[26] => wire9[26].IN1
in9[27] => wire9[27].IN1
in9[28] => wire9[28].IN1
in9[29] => wire9[29].IN1
in9[30] => wire9[30].IN1
in9[31] => wire9[31].IN1
in10[0] => wire10[0].IN1
in10[1] => wire10[1].IN1
in10[2] => wire10[2].IN1
in10[3] => wire10[3].IN1
in10[4] => wire10[4].IN1
in10[5] => wire10[5].IN1
in10[6] => wire10[6].IN1
in10[7] => wire10[7].IN1
in10[8] => wire10[8].IN1
in10[9] => wire10[9].IN1
in10[10] => wire10[10].IN1
in10[11] => wire10[11].IN1
in10[12] => wire10[12].IN1
in10[13] => wire10[13].IN1
in10[14] => wire10[14].IN1
in10[15] => wire10[15].IN1
in10[16] => wire10[16].IN1
in10[17] => wire10[17].IN1
in10[18] => wire10[18].IN1
in10[19] => wire10[19].IN1
in10[20] => wire10[20].IN1
in10[21] => wire10[21].IN1
in10[22] => wire10[22].IN1
in10[23] => wire10[23].IN1
in10[24] => wire10[24].IN1
in10[25] => wire10[25].IN1
in10[26] => wire10[26].IN1
in10[27] => wire10[27].IN1
in10[28] => wire10[28].IN1
in10[29] => wire10[29].IN1
in10[30] => wire10[30].IN1
in10[31] => wire10[31].IN1
in11[0] => wire11[0].IN1
in11[1] => wire11[1].IN1
in11[2] => wire11[2].IN1
in11[3] => wire11[3].IN1
in11[4] => wire11[4].IN1
in11[5] => wire11[5].IN1
in11[6] => wire11[6].IN1
in11[7] => wire11[7].IN1
in11[8] => wire11[8].IN1
in11[9] => wire11[9].IN1
in11[10] => wire11[10].IN1
in11[11] => wire11[11].IN1
in11[12] => wire11[12].IN1
in11[13] => wire11[13].IN1
in11[14] => wire11[14].IN1
in11[15] => wire11[15].IN1
in11[16] => wire11[16].IN1
in11[17] => wire11[17].IN1
in11[18] => wire11[18].IN1
in11[19] => wire11[19].IN1
in11[20] => wire11[20].IN1
in11[21] => wire11[21].IN1
in11[22] => wire11[22].IN1
in11[23] => wire11[23].IN1
in11[24] => wire11[24].IN1
in11[25] => wire11[25].IN1
in11[26] => wire11[26].IN1
in11[27] => wire11[27].IN1
in11[28] => wire11[28].IN1
in11[29] => wire11[29].IN1
in11[30] => wire11[30].IN1
in11[31] => wire11[31].IN1
in12[0] => wire12[0].IN1
in12[1] => wire12[1].IN1
in12[2] => wire12[2].IN1
in12[3] => wire12[3].IN1
in12[4] => wire12[4].IN1
in12[5] => wire12[5].IN1
in12[6] => wire12[6].IN1
in12[7] => wire12[7].IN1
in12[8] => wire12[8].IN1
in12[9] => wire12[9].IN1
in12[10] => wire12[10].IN1
in12[11] => wire12[11].IN1
in12[12] => wire12[12].IN1
in12[13] => wire12[13].IN1
in12[14] => wire12[14].IN1
in12[15] => wire12[15].IN1
in12[16] => wire12[16].IN1
in12[17] => wire12[17].IN1
in12[18] => wire12[18].IN1
in12[19] => wire12[19].IN1
in12[20] => wire12[20].IN1
in12[21] => wire12[21].IN1
in12[22] => wire12[22].IN1
in12[23] => wire12[23].IN1
in12[24] => wire12[24].IN1
in12[25] => wire12[25].IN1
in12[26] => wire12[26].IN1
in12[27] => wire12[27].IN1
in12[28] => wire12[28].IN1
in12[29] => wire12[29].IN1
in12[30] => wire12[30].IN1
in12[31] => wire12[31].IN1
in13[0] => wire13[0].IN1
in13[1] => wire13[1].IN1
in13[2] => wire13[2].IN1
in13[3] => wire13[3].IN1
in13[4] => wire13[4].IN1
in13[5] => wire13[5].IN1
in13[6] => wire13[6].IN1
in13[7] => wire13[7].IN1
in13[8] => wire13[8].IN1
in13[9] => wire13[9].IN1
in13[10] => wire13[10].IN1
in13[11] => wire13[11].IN1
in13[12] => wire13[12].IN1
in13[13] => wire13[13].IN1
in13[14] => wire13[14].IN1
in13[15] => wire13[15].IN1
in13[16] => wire13[16].IN1
in13[17] => wire13[17].IN1
in13[18] => wire13[18].IN1
in13[19] => wire13[19].IN1
in13[20] => wire13[20].IN1
in13[21] => wire13[21].IN1
in13[22] => wire13[22].IN1
in13[23] => wire13[23].IN1
in13[24] => wire13[24].IN1
in13[25] => wire13[25].IN1
in13[26] => wire13[26].IN1
in13[27] => wire13[27].IN1
in13[28] => wire13[28].IN1
in13[29] => wire13[29].IN1
in13[30] => wire13[30].IN1
in13[31] => wire13[31].IN1
in14[0] => wire14[0].IN1
in14[1] => wire14[1].IN1
in14[2] => wire14[2].IN1
in14[3] => wire14[3].IN1
in14[4] => wire14[4].IN1
in14[5] => wire14[5].IN1
in14[6] => wire14[6].IN1
in14[7] => wire14[7].IN1
in14[8] => wire14[8].IN1
in14[9] => wire14[9].IN1
in14[10] => wire14[10].IN1
in14[11] => wire14[11].IN1
in14[12] => wire14[12].IN1
in14[13] => wire14[13].IN1
in14[14] => wire14[14].IN1
in14[15] => wire14[15].IN1
in14[16] => wire14[16].IN1
in14[17] => wire14[17].IN1
in14[18] => wire14[18].IN1
in14[19] => wire14[19].IN1
in14[20] => wire14[20].IN1
in14[21] => wire14[21].IN1
in14[22] => wire14[22].IN1
in14[23] => wire14[23].IN1
in14[24] => wire14[24].IN1
in14[25] => wire14[25].IN1
in14[26] => wire14[26].IN1
in14[27] => wire14[27].IN1
in14[28] => wire14[28].IN1
in14[29] => wire14[29].IN1
in14[30] => wire14[30].IN1
in14[31] => wire14[31].IN1
in15[0] => wire15[0].IN1
in15[1] => wire15[1].IN1
in15[2] => wire15[2].IN1
in15[3] => wire15[3].IN1
in15[4] => wire15[4].IN1
in15[5] => wire15[5].IN1
in15[6] => wire15[6].IN1
in15[7] => wire15[7].IN1
in15[8] => wire15[8].IN1
in15[9] => wire15[9].IN1
in15[10] => wire15[10].IN1
in15[11] => wire15[11].IN1
in15[12] => wire15[12].IN1
in15[13] => wire15[13].IN1
in15[14] => wire15[14].IN1
in15[15] => wire15[15].IN1
in15[16] => wire15[16].IN1
in15[17] => wire15[17].IN1
in15[18] => wire15[18].IN1
in15[19] => wire15[19].IN1
in15[20] => wire15[20].IN1
in15[21] => wire15[21].IN1
in15[22] => wire15[22].IN1
in15[23] => wire15[23].IN1
in15[24] => wire15[24].IN1
in15[25] => wire15[25].IN1
in15[26] => wire15[26].IN1
in15[27] => wire15[27].IN1
in15[28] => wire15[28].IN1
in15[29] => wire15[29].IN1
in15[30] => wire15[30].IN1
in15[31] => wire15[31].IN1
in16[0] => wire16[0].IN1
in16[1] => wire16[1].IN1
in16[2] => wire16[2].IN1
in16[3] => wire16[3].IN1
in16[4] => wire16[4].IN1
in16[5] => wire16[5].IN1
in16[6] => wire16[6].IN1
in16[7] => wire16[7].IN1
in16[8] => wire16[8].IN1
in16[9] => wire16[9].IN1
in16[10] => wire16[10].IN1
in16[11] => wire16[11].IN1
in16[12] => wire16[12].IN1
in16[13] => wire16[13].IN1
in16[14] => wire16[14].IN1
in16[15] => wire16[15].IN1
in16[16] => wire16[16].IN1
in16[17] => wire16[17].IN1
in16[18] => wire16[18].IN1
in16[19] => wire16[19].IN1
in16[20] => wire16[20].IN1
in16[21] => wire16[21].IN1
in16[22] => wire16[22].IN1
in16[23] => wire16[23].IN1
in16[24] => wire16[24].IN1
in16[25] => wire16[25].IN1
in16[26] => wire16[26].IN1
in16[27] => wire16[27].IN1
in16[28] => wire16[28].IN1
in16[29] => wire16[29].IN1
in16[30] => wire16[30].IN1
in16[31] => wire16[31].IN1
in17[0] => wire17[0].IN1
in17[1] => wire17[1].IN1
in17[2] => wire17[2].IN1
in17[3] => wire17[3].IN1
in17[4] => wire17[4].IN1
in17[5] => wire17[5].IN1
in17[6] => wire17[6].IN1
in17[7] => wire17[7].IN1
in17[8] => wire17[8].IN1
in17[9] => wire17[9].IN1
in17[10] => wire17[10].IN1
in17[11] => wire17[11].IN1
in17[12] => wire17[12].IN1
in17[13] => wire17[13].IN1
in17[14] => wire17[14].IN1
in17[15] => wire17[15].IN1
in17[16] => wire17[16].IN1
in17[17] => wire17[17].IN1
in17[18] => wire17[18].IN1
in17[19] => wire17[19].IN1
in17[20] => wire17[20].IN1
in17[21] => wire17[21].IN1
in17[22] => wire17[22].IN1
in17[23] => wire17[23].IN1
in17[24] => wire17[24].IN1
in17[25] => wire17[25].IN1
in17[26] => wire17[26].IN1
in17[27] => wire17[27].IN1
in17[28] => wire17[28].IN1
in17[29] => wire17[29].IN1
in17[30] => wire17[30].IN1
in17[31] => wire17[31].IN1
in18[0] => wire18[0].IN1
in18[1] => wire18[1].IN1
in18[2] => wire18[2].IN1
in18[3] => wire18[3].IN1
in18[4] => wire18[4].IN1
in18[5] => wire18[5].IN1
in18[6] => wire18[6].IN1
in18[7] => wire18[7].IN1
in18[8] => wire18[8].IN1
in18[9] => wire18[9].IN1
in18[10] => wire18[10].IN1
in18[11] => wire18[11].IN1
in18[12] => wire18[12].IN1
in18[13] => wire18[13].IN1
in18[14] => wire18[14].IN1
in18[15] => wire18[15].IN1
in18[16] => wire18[16].IN1
in18[17] => wire18[17].IN1
in18[18] => wire18[18].IN1
in18[19] => wire18[19].IN1
in18[20] => wire18[20].IN1
in18[21] => wire18[21].IN1
in18[22] => wire18[22].IN1
in18[23] => wire18[23].IN1
in18[24] => wire18[24].IN1
in18[25] => wire18[25].IN1
in18[26] => wire18[26].IN1
in18[27] => wire18[27].IN1
in18[28] => wire18[28].IN1
in18[29] => wire18[29].IN1
in18[30] => wire18[30].IN1
in18[31] => wire18[31].IN1
in19[0] => wire19[0].IN1
in19[1] => wire19[1].IN1
in19[2] => wire19[2].IN1
in19[3] => wire19[3].IN1
in19[4] => wire19[4].IN1
in19[5] => wire19[5].IN1
in19[6] => wire19[6].IN1
in19[7] => wire19[7].IN1
in19[8] => wire19[8].IN1
in19[9] => wire19[9].IN1
in19[10] => wire19[10].IN1
in19[11] => wire19[11].IN1
in19[12] => wire19[12].IN1
in19[13] => wire19[13].IN1
in19[14] => wire19[14].IN1
in19[15] => wire19[15].IN1
in19[16] => wire19[16].IN1
in19[17] => wire19[17].IN1
in19[18] => wire19[18].IN1
in19[19] => wire19[19].IN1
in19[20] => wire19[20].IN1
in19[21] => wire19[21].IN1
in19[22] => wire19[22].IN1
in19[23] => wire19[23].IN1
in19[24] => wire19[24].IN1
in19[25] => wire19[25].IN1
in19[26] => wire19[26].IN1
in19[27] => wire19[27].IN1
in19[28] => wire19[28].IN1
in19[29] => wire19[29].IN1
in19[30] => wire19[30].IN1
in19[31] => wire19[31].IN1
in20[0] => wire20[0].IN1
in20[1] => wire20[1].IN1
in20[2] => wire20[2].IN1
in20[3] => wire20[3].IN1
in20[4] => wire20[4].IN1
in20[5] => wire20[5].IN1
in20[6] => wire20[6].IN1
in20[7] => wire20[7].IN1
in20[8] => wire20[8].IN1
in20[9] => wire20[9].IN1
in20[10] => wire20[10].IN1
in20[11] => wire20[11].IN1
in20[12] => wire20[12].IN1
in20[13] => wire20[13].IN1
in20[14] => wire20[14].IN1
in20[15] => wire20[15].IN1
in20[16] => wire20[16].IN1
in20[17] => wire20[17].IN1
in20[18] => wire20[18].IN1
in20[19] => wire20[19].IN1
in20[20] => wire20[20].IN1
in20[21] => wire20[21].IN1
in20[22] => wire20[22].IN1
in20[23] => wire20[23].IN1
in20[24] => wire20[24].IN1
in20[25] => wire20[25].IN1
in20[26] => wire20[26].IN1
in20[27] => wire20[27].IN1
in20[28] => wire20[28].IN1
in20[29] => wire20[29].IN1
in20[30] => wire20[30].IN1
in20[31] => wire20[31].IN1
in21[0] => wire21[0].IN1
in21[1] => wire21[1].IN1
in21[2] => wire21[2].IN1
in21[3] => wire21[3].IN1
in21[4] => wire21[4].IN1
in21[5] => wire21[5].IN1
in21[6] => wire21[6].IN1
in21[7] => wire21[7].IN1
in21[8] => wire21[8].IN1
in21[9] => wire21[9].IN1
in21[10] => wire21[10].IN1
in21[11] => wire21[11].IN1
in21[12] => wire21[12].IN1
in21[13] => wire21[13].IN1
in21[14] => wire21[14].IN1
in21[15] => wire21[15].IN1
in21[16] => wire21[16].IN1
in21[17] => wire21[17].IN1
in21[18] => wire21[18].IN1
in21[19] => wire21[19].IN1
in21[20] => wire21[20].IN1
in21[21] => wire21[21].IN1
in21[22] => wire21[22].IN1
in21[23] => wire21[23].IN1
in21[24] => wire21[24].IN1
in21[25] => wire21[25].IN1
in21[26] => wire21[26].IN1
in21[27] => wire21[27].IN1
in21[28] => wire21[28].IN1
in21[29] => wire21[29].IN1
in21[30] => wire21[30].IN1
in21[31] => wire21[31].IN1
in22[0] => wire22[0].IN1
in22[1] => wire22[1].IN1
in22[2] => wire22[2].IN1
in22[3] => wire22[3].IN1
in22[4] => wire22[4].IN1
in22[5] => wire22[5].IN1
in22[6] => wire22[6].IN1
in22[7] => wire22[7].IN1
in22[8] => wire22[8].IN1
in22[9] => wire22[9].IN1
in22[10] => wire22[10].IN1
in22[11] => wire22[11].IN1
in22[12] => wire22[12].IN1
in22[13] => wire22[13].IN1
in22[14] => wire22[14].IN1
in22[15] => wire22[15].IN1
in22[16] => wire22[16].IN1
in22[17] => wire22[17].IN1
in22[18] => wire22[18].IN1
in22[19] => wire22[19].IN1
in22[20] => wire22[20].IN1
in22[21] => wire22[21].IN1
in22[22] => wire22[22].IN1
in22[23] => wire22[23].IN1
in22[24] => wire22[24].IN1
in22[25] => wire22[25].IN1
in22[26] => wire22[26].IN1
in22[27] => wire22[27].IN1
in22[28] => wire22[28].IN1
in22[29] => wire22[29].IN1
in22[30] => wire22[30].IN1
in22[31] => wire22[31].IN1
in23[0] => wire23[0].IN1
in23[1] => wire23[1].IN1
in23[2] => wire23[2].IN1
in23[3] => wire23[3].IN1
in23[4] => wire23[4].IN1
in23[5] => wire23[5].IN1
in23[6] => wire23[6].IN1
in23[7] => wire23[7].IN1
in23[8] => wire23[8].IN1
in23[9] => wire23[9].IN1
in23[10] => wire23[10].IN1
in23[11] => wire23[11].IN1
in23[12] => wire23[12].IN1
in23[13] => wire23[13].IN1
in23[14] => wire23[14].IN1
in23[15] => wire23[15].IN1
in23[16] => wire23[16].IN1
in23[17] => wire23[17].IN1
in23[18] => wire23[18].IN1
in23[19] => wire23[19].IN1
in23[20] => wire23[20].IN1
in23[21] => wire23[21].IN1
in23[22] => wire23[22].IN1
in23[23] => wire23[23].IN1
in23[24] => wire23[24].IN1
in23[25] => wire23[25].IN1
in23[26] => wire23[26].IN1
in23[27] => wire23[27].IN1
in23[28] => wire23[28].IN1
in23[29] => wire23[29].IN1
in23[30] => wire23[30].IN1
in23[31] => wire23[31].IN1
in24[0] => wire24[0].IN1
in24[1] => wire24[1].IN1
in24[2] => wire24[2].IN1
in24[3] => wire24[3].IN1
in24[4] => wire24[4].IN1
in24[5] => wire24[5].IN1
in24[6] => wire24[6].IN1
in24[7] => wire24[7].IN1
in24[8] => wire24[8].IN1
in24[9] => wire24[9].IN1
in24[10] => wire24[10].IN1
in24[11] => wire24[11].IN1
in24[12] => wire24[12].IN1
in24[13] => wire24[13].IN1
in24[14] => wire24[14].IN1
in24[15] => wire24[15].IN1
in24[16] => wire24[16].IN1
in24[17] => wire24[17].IN1
in24[18] => wire24[18].IN1
in24[19] => wire24[19].IN1
in24[20] => wire24[20].IN1
in24[21] => wire24[21].IN1
in24[22] => wire24[22].IN1
in24[23] => wire24[23].IN1
in24[24] => wire24[24].IN1
in24[25] => wire24[25].IN1
in24[26] => wire24[26].IN1
in24[27] => wire24[27].IN1
in24[28] => wire24[28].IN1
in24[29] => wire24[29].IN1
in24[30] => wire24[30].IN1
in24[31] => wire24[31].IN1
in25[0] => wire25[0].IN1
in25[1] => wire25[1].IN1
in25[2] => wire25[2].IN1
in25[3] => wire25[3].IN1
in25[4] => wire25[4].IN1
in25[5] => wire25[5].IN1
in25[6] => wire25[6].IN1
in25[7] => wire25[7].IN1
in25[8] => wire25[8].IN1
in25[9] => wire25[9].IN1
in25[10] => wire25[10].IN1
in25[11] => wire25[11].IN1
in25[12] => wire25[12].IN1
in25[13] => wire25[13].IN1
in25[14] => wire25[14].IN1
in25[15] => wire25[15].IN1
in25[16] => wire25[16].IN1
in25[17] => wire25[17].IN1
in25[18] => wire25[18].IN1
in25[19] => wire25[19].IN1
in25[20] => wire25[20].IN1
in25[21] => wire25[21].IN1
in25[22] => wire25[22].IN1
in25[23] => wire25[23].IN1
in25[24] => wire25[24].IN1
in25[25] => wire25[25].IN1
in25[26] => wire25[26].IN1
in25[27] => wire25[27].IN1
in25[28] => wire25[28].IN1
in25[29] => wire25[29].IN1
in25[30] => wire25[30].IN1
in25[31] => wire25[31].IN1
in26[0] => wire26[0].IN1
in26[1] => wire26[1].IN1
in26[2] => wire26[2].IN1
in26[3] => wire26[3].IN1
in26[4] => wire26[4].IN1
in26[5] => wire26[5].IN1
in26[6] => wire26[6].IN1
in26[7] => wire26[7].IN1
in26[8] => wire26[8].IN1
in26[9] => wire26[9].IN1
in26[10] => wire26[10].IN1
in26[11] => wire26[11].IN1
in26[12] => wire26[12].IN1
in26[13] => wire26[13].IN1
in26[14] => wire26[14].IN1
in26[15] => wire26[15].IN1
in26[16] => wire26[16].IN1
in26[17] => wire26[17].IN1
in26[18] => wire26[18].IN1
in26[19] => wire26[19].IN1
in26[20] => wire26[20].IN1
in26[21] => wire26[21].IN1
in26[22] => wire26[22].IN1
in26[23] => wire26[23].IN1
in26[24] => wire26[24].IN1
in26[25] => wire26[25].IN1
in26[26] => wire26[26].IN1
in26[27] => wire26[27].IN1
in26[28] => wire26[28].IN1
in26[29] => wire26[29].IN1
in26[30] => wire26[30].IN1
in26[31] => wire26[31].IN1
in27[0] => wire27[0].IN1
in27[1] => wire27[1].IN1
in27[2] => wire27[2].IN1
in27[3] => wire27[3].IN1
in27[4] => wire27[4].IN1
in27[5] => wire27[5].IN1
in27[6] => wire27[6].IN1
in27[7] => wire27[7].IN1
in27[8] => wire27[8].IN1
in27[9] => wire27[9].IN1
in27[10] => wire27[10].IN1
in27[11] => wire27[11].IN1
in27[12] => wire27[12].IN1
in27[13] => wire27[13].IN1
in27[14] => wire27[14].IN1
in27[15] => wire27[15].IN1
in27[16] => wire27[16].IN1
in27[17] => wire27[17].IN1
in27[18] => wire27[18].IN1
in27[19] => wire27[19].IN1
in27[20] => wire27[20].IN1
in27[21] => wire27[21].IN1
in27[22] => wire27[22].IN1
in27[23] => wire27[23].IN1
in27[24] => wire27[24].IN1
in27[25] => wire27[25].IN1
in27[26] => wire27[26].IN1
in27[27] => wire27[27].IN1
in27[28] => wire27[28].IN1
in27[29] => wire27[29].IN1
in27[30] => wire27[30].IN1
in27[31] => wire27[31].IN1
in28[0] => wire28[0].IN1
in28[1] => wire28[1].IN1
in28[2] => wire28[2].IN1
in28[3] => wire28[3].IN1
in28[4] => wire28[4].IN1
in28[5] => wire28[5].IN1
in28[6] => wire28[6].IN1
in28[7] => wire28[7].IN1
in28[8] => wire28[8].IN1
in28[9] => wire28[9].IN1
in28[10] => wire28[10].IN1
in28[11] => wire28[11].IN1
in28[12] => wire28[12].IN1
in28[13] => wire28[13].IN1
in28[14] => wire28[14].IN1
in28[15] => wire28[15].IN1
in28[16] => wire28[16].IN1
in28[17] => wire28[17].IN1
in28[18] => wire28[18].IN1
in28[19] => wire28[19].IN1
in28[20] => wire28[20].IN1
in28[21] => wire28[21].IN1
in28[22] => wire28[22].IN1
in28[23] => wire28[23].IN1
in28[24] => wire28[24].IN1
in28[25] => wire28[25].IN1
in28[26] => wire28[26].IN1
in28[27] => wire28[27].IN1
in28[28] => wire28[28].IN1
in28[29] => wire28[29].IN1
in28[30] => wire28[30].IN1
in28[31] => wire28[31].IN1
in29[0] => wire29[0].IN1
in29[1] => wire29[1].IN1
in29[2] => wire29[2].IN1
in29[3] => wire29[3].IN1
in29[4] => wire29[4].IN1
in29[5] => wire29[5].IN1
in29[6] => wire29[6].IN1
in29[7] => wire29[7].IN1
in29[8] => wire29[8].IN1
in29[9] => wire29[9].IN1
in29[10] => wire29[10].IN1
in29[11] => wire29[11].IN1
in29[12] => wire29[12].IN1
in29[13] => wire29[13].IN1
in29[14] => wire29[14].IN1
in29[15] => wire29[15].IN1
in29[16] => wire29[16].IN1
in29[17] => wire29[17].IN1
in29[18] => wire29[18].IN1
in29[19] => wire29[19].IN1
in29[20] => wire29[20].IN1
in29[21] => wire29[21].IN1
in29[22] => wire29[22].IN1
in29[23] => wire29[23].IN1
in29[24] => wire29[24].IN1
in29[25] => wire29[25].IN1
in29[26] => wire29[26].IN1
in29[27] => wire29[27].IN1
in29[28] => wire29[28].IN1
in29[29] => wire29[29].IN1
in29[30] => wire29[30].IN1
in29[31] => wire29[31].IN1
in30[0] => wire30[0].IN1
in30[1] => wire30[1].IN1
in30[2] => wire30[2].IN1
in30[3] => wire30[3].IN1
in30[4] => wire30[4].IN1
in30[5] => wire30[5].IN1
in30[6] => wire30[6].IN1
in30[7] => wire30[7].IN1
in30[8] => wire30[8].IN1
in30[9] => wire30[9].IN1
in30[10] => wire30[10].IN1
in30[11] => wire30[11].IN1
in30[12] => wire30[12].IN1
in30[13] => wire30[13].IN1
in30[14] => wire30[14].IN1
in30[15] => wire30[15].IN1
in30[16] => wire30[16].IN1
in30[17] => wire30[17].IN1
in30[18] => wire30[18].IN1
in30[19] => wire30[19].IN1
in30[20] => wire30[20].IN1
in30[21] => wire30[21].IN1
in30[22] => wire30[22].IN1
in30[23] => wire30[23].IN1
in30[24] => wire30[24].IN1
in30[25] => wire30[25].IN1
in30[26] => wire30[26].IN1
in30[27] => wire30[27].IN1
in30[28] => wire30[28].IN1
in30[29] => wire30[29].IN1
in30[30] => wire30[30].IN1
in30[31] => wire30[31].IN1
in31[0] => wire31[0].IN1
in31[1] => wire31[1].IN1
in31[2] => wire31[2].IN1
in31[3] => wire31[3].IN1
in31[4] => wire31[4].IN1
in31[5] => wire31[5].IN1
in31[6] => wire31[6].IN1
in31[7] => wire31[7].IN1
in31[8] => wire31[8].IN1
in31[9] => wire31[9].IN1
in31[10] => wire31[10].IN1
in31[11] => wire31[11].IN1
in31[12] => wire31[12].IN1
in31[13] => wire31[13].IN1
in31[14] => wire31[14].IN1
in31[15] => wire31[15].IN1
in31[16] => wire31[16].IN1
in31[17] => wire31[17].IN1
in31[18] => wire31[18].IN1
in31[19] => wire31[19].IN1
in31[20] => wire31[20].IN1
in31[21] => wire31[21].IN1
in31[22] => wire31[22].IN1
in31[23] => wire31[23].IN1
in31[24] => wire31[24].IN1
in31[25] => wire31[25].IN1
in31[26] => wire31[26].IN1
in31[27] => wire31[27].IN1
in31[28] => wire31[28].IN1
in31[29] => wire31[29].IN1
in31[30] => wire31[30].IN1
in31[31] => wire31[31].IN1


|processor|regfile:rf|mux:my_mux1|decoder32bits:decodeSelect
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= WideAnd8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= WideAnd9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= WideAnd10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= WideAnd11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideAnd12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideAnd13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideAnd14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= WideAnd15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= WideAnd16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= WideAnd17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= WideAnd18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= WideAnd19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= WideAnd20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= WideAnd21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= WideAnd22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= WideAnd23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= WideAnd24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= WideAnd25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= WideAnd26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= WideAnd27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= WideAnd28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= WideAnd29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= WideAnd30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= WideAnd31.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd5.IN0
in[0] => WideAnd7.IN0
in[0] => WideAnd9.IN0
in[0] => WideAnd11.IN0
in[0] => WideAnd13.IN0
in[0] => WideAnd15.IN0
in[0] => WideAnd17.IN0
in[0] => WideAnd19.IN0
in[0] => WideAnd21.IN0
in[0] => WideAnd23.IN0
in[0] => WideAnd25.IN0
in[0] => WideAnd27.IN0
in[0] => WideAnd29.IN0
in[0] => WideAnd31.IN0
in[0] => WideAnd0.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd4.IN0
in[0] => WideAnd6.IN0
in[0] => WideAnd8.IN0
in[0] => WideAnd10.IN0
in[0] => WideAnd12.IN0
in[0] => WideAnd14.IN0
in[0] => WideAnd16.IN0
in[0] => WideAnd18.IN0
in[0] => WideAnd20.IN0
in[0] => WideAnd22.IN0
in[0] => WideAnd24.IN0
in[0] => WideAnd26.IN0
in[0] => WideAnd28.IN0
in[0] => WideAnd30.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd6.IN1
in[1] => WideAnd7.IN1
in[1] => WideAnd10.IN1
in[1] => WideAnd11.IN1
in[1] => WideAnd14.IN1
in[1] => WideAnd15.IN1
in[1] => WideAnd18.IN1
in[1] => WideAnd19.IN1
in[1] => WideAnd22.IN1
in[1] => WideAnd23.IN1
in[1] => WideAnd26.IN1
in[1] => WideAnd27.IN1
in[1] => WideAnd30.IN1
in[1] => WideAnd31.IN1
in[1] => WideAnd0.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd4.IN1
in[1] => WideAnd5.IN1
in[1] => WideAnd8.IN1
in[1] => WideAnd9.IN1
in[1] => WideAnd12.IN1
in[1] => WideAnd13.IN1
in[1] => WideAnd16.IN1
in[1] => WideAnd17.IN1
in[1] => WideAnd20.IN1
in[1] => WideAnd21.IN1
in[1] => WideAnd24.IN1
in[1] => WideAnd25.IN1
in[1] => WideAnd28.IN1
in[1] => WideAnd29.IN1
in[2] => WideAnd4.IN2
in[2] => WideAnd5.IN2
in[2] => WideAnd6.IN2
in[2] => WideAnd7.IN2
in[2] => WideAnd12.IN2
in[2] => WideAnd13.IN2
in[2] => WideAnd14.IN2
in[2] => WideAnd15.IN2
in[2] => WideAnd20.IN2
in[2] => WideAnd21.IN2
in[2] => WideAnd22.IN2
in[2] => WideAnd23.IN2
in[2] => WideAnd28.IN2
in[2] => WideAnd29.IN2
in[2] => WideAnd30.IN2
in[2] => WideAnd31.IN2
in[2] => WideAnd0.IN2
in[2] => WideAnd1.IN2
in[2] => WideAnd2.IN2
in[2] => WideAnd3.IN2
in[2] => WideAnd8.IN2
in[2] => WideAnd9.IN2
in[2] => WideAnd10.IN2
in[2] => WideAnd11.IN2
in[2] => WideAnd16.IN2
in[2] => WideAnd17.IN2
in[2] => WideAnd18.IN2
in[2] => WideAnd19.IN2
in[2] => WideAnd24.IN2
in[2] => WideAnd25.IN2
in[2] => WideAnd26.IN2
in[2] => WideAnd27.IN2
in[3] => WideAnd8.IN3
in[3] => WideAnd9.IN3
in[3] => WideAnd10.IN3
in[3] => WideAnd11.IN3
in[3] => WideAnd12.IN3
in[3] => WideAnd13.IN3
in[3] => WideAnd14.IN3
in[3] => WideAnd15.IN3
in[3] => WideAnd24.IN3
in[3] => WideAnd25.IN3
in[3] => WideAnd26.IN3
in[3] => WideAnd27.IN3
in[3] => WideAnd28.IN3
in[3] => WideAnd29.IN3
in[3] => WideAnd30.IN3
in[3] => WideAnd31.IN3
in[3] => WideAnd0.IN3
in[3] => WideAnd1.IN3
in[3] => WideAnd2.IN3
in[3] => WideAnd3.IN3
in[3] => WideAnd4.IN3
in[3] => WideAnd5.IN3
in[3] => WideAnd6.IN3
in[3] => WideAnd7.IN3
in[3] => WideAnd16.IN3
in[3] => WideAnd17.IN3
in[3] => WideAnd18.IN3
in[3] => WideAnd19.IN3
in[3] => WideAnd20.IN3
in[3] => WideAnd21.IN3
in[3] => WideAnd22.IN3
in[3] => WideAnd23.IN3
in[4] => WideAnd16.IN4
in[4] => WideAnd17.IN4
in[4] => WideAnd18.IN4
in[4] => WideAnd19.IN4
in[4] => WideAnd20.IN4
in[4] => WideAnd21.IN4
in[4] => WideAnd22.IN4
in[4] => WideAnd23.IN4
in[4] => WideAnd24.IN4
in[4] => WideAnd25.IN4
in[4] => WideAnd26.IN4
in[4] => WideAnd27.IN4
in[4] => WideAnd28.IN4
in[4] => WideAnd29.IN4
in[4] => WideAnd30.IN4
in[4] => WideAnd31.IN4
in[4] => WideAnd0.IN4
in[4] => WideAnd1.IN4
in[4] => WideAnd2.IN4
in[4] => WideAnd3.IN4
in[4] => WideAnd4.IN4
in[4] => WideAnd5.IN4
in[4] => WideAnd6.IN4
in[4] => WideAnd7.IN4
in[4] => WideAnd8.IN4
in[4] => WideAnd9.IN4
in[4] => WideAnd10.IN4
in[4] => WideAnd11.IN4
in[4] => WideAnd12.IN4
in[4] => WideAnd13.IN4
in[4] => WideAnd14.IN4
in[4] => WideAnd15.IN4


|processor|regfile:rf|mux:my_mux2
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
s[0] => s[0].IN1
s[1] => s[1].IN1
s[2] => s[2].IN1
s[3] => s[3].IN1
s[4] => s[4].IN1
in0[0] => wire0[0].IN1
in0[1] => wire0[1].IN1
in0[2] => wire0[2].IN1
in0[3] => wire0[3].IN1
in0[4] => wire0[4].IN1
in0[5] => wire0[5].IN1
in0[6] => wire0[6].IN1
in0[7] => wire0[7].IN1
in0[8] => wire0[8].IN1
in0[9] => wire0[9].IN1
in0[10] => wire0[10].IN1
in0[11] => wire0[11].IN1
in0[12] => wire0[12].IN1
in0[13] => wire0[13].IN1
in0[14] => wire0[14].IN1
in0[15] => wire0[15].IN1
in0[16] => wire0[16].IN1
in0[17] => wire0[17].IN1
in0[18] => wire0[18].IN1
in0[19] => wire0[19].IN1
in0[20] => wire0[20].IN1
in0[21] => wire0[21].IN1
in0[22] => wire0[22].IN1
in0[23] => wire0[23].IN1
in0[24] => wire0[24].IN1
in0[25] => wire0[25].IN1
in0[26] => wire0[26].IN1
in0[27] => wire0[27].IN1
in0[28] => wire0[28].IN1
in0[29] => wire0[29].IN1
in0[30] => wire0[30].IN1
in0[31] => wire0[31].IN1
in1[0] => wire1[0].IN1
in1[1] => wire1[1].IN1
in1[2] => wire1[2].IN1
in1[3] => wire1[3].IN1
in1[4] => wire1[4].IN1
in1[5] => wire1[5].IN1
in1[6] => wire1[6].IN1
in1[7] => wire1[7].IN1
in1[8] => wire1[8].IN1
in1[9] => wire1[9].IN1
in1[10] => wire1[10].IN1
in1[11] => wire1[11].IN1
in1[12] => wire1[12].IN1
in1[13] => wire1[13].IN1
in1[14] => wire1[14].IN1
in1[15] => wire1[15].IN1
in1[16] => wire1[16].IN1
in1[17] => wire1[17].IN1
in1[18] => wire1[18].IN1
in1[19] => wire1[19].IN1
in1[20] => wire1[20].IN1
in1[21] => wire1[21].IN1
in1[22] => wire1[22].IN1
in1[23] => wire1[23].IN1
in1[24] => wire1[24].IN1
in1[25] => wire1[25].IN1
in1[26] => wire1[26].IN1
in1[27] => wire1[27].IN1
in1[28] => wire1[28].IN1
in1[29] => wire1[29].IN1
in1[30] => wire1[30].IN1
in1[31] => wire1[31].IN1
in2[0] => wire2[0].IN1
in2[1] => wire2[1].IN1
in2[2] => wire2[2].IN1
in2[3] => wire2[3].IN1
in2[4] => wire2[4].IN1
in2[5] => wire2[5].IN1
in2[6] => wire2[6].IN1
in2[7] => wire2[7].IN1
in2[8] => wire2[8].IN1
in2[9] => wire2[9].IN1
in2[10] => wire2[10].IN1
in2[11] => wire2[11].IN1
in2[12] => wire2[12].IN1
in2[13] => wire2[13].IN1
in2[14] => wire2[14].IN1
in2[15] => wire2[15].IN1
in2[16] => wire2[16].IN1
in2[17] => wire2[17].IN1
in2[18] => wire2[18].IN1
in2[19] => wire2[19].IN1
in2[20] => wire2[20].IN1
in2[21] => wire2[21].IN1
in2[22] => wire2[22].IN1
in2[23] => wire2[23].IN1
in2[24] => wire2[24].IN1
in2[25] => wire2[25].IN1
in2[26] => wire2[26].IN1
in2[27] => wire2[27].IN1
in2[28] => wire2[28].IN1
in2[29] => wire2[29].IN1
in2[30] => wire2[30].IN1
in2[31] => wire2[31].IN1
in3[0] => wire3[0].IN1
in3[1] => wire3[1].IN1
in3[2] => wire3[2].IN1
in3[3] => wire3[3].IN1
in3[4] => wire3[4].IN1
in3[5] => wire3[5].IN1
in3[6] => wire3[6].IN1
in3[7] => wire3[7].IN1
in3[8] => wire3[8].IN1
in3[9] => wire3[9].IN1
in3[10] => wire3[10].IN1
in3[11] => wire3[11].IN1
in3[12] => wire3[12].IN1
in3[13] => wire3[13].IN1
in3[14] => wire3[14].IN1
in3[15] => wire3[15].IN1
in3[16] => wire3[16].IN1
in3[17] => wire3[17].IN1
in3[18] => wire3[18].IN1
in3[19] => wire3[19].IN1
in3[20] => wire3[20].IN1
in3[21] => wire3[21].IN1
in3[22] => wire3[22].IN1
in3[23] => wire3[23].IN1
in3[24] => wire3[24].IN1
in3[25] => wire3[25].IN1
in3[26] => wire3[26].IN1
in3[27] => wire3[27].IN1
in3[28] => wire3[28].IN1
in3[29] => wire3[29].IN1
in3[30] => wire3[30].IN1
in3[31] => wire3[31].IN1
in4[0] => wire4[0].IN1
in4[1] => wire4[1].IN1
in4[2] => wire4[2].IN1
in4[3] => wire4[3].IN1
in4[4] => wire4[4].IN1
in4[5] => wire4[5].IN1
in4[6] => wire4[6].IN1
in4[7] => wire4[7].IN1
in4[8] => wire4[8].IN1
in4[9] => wire4[9].IN1
in4[10] => wire4[10].IN1
in4[11] => wire4[11].IN1
in4[12] => wire4[12].IN1
in4[13] => wire4[13].IN1
in4[14] => wire4[14].IN1
in4[15] => wire4[15].IN1
in4[16] => wire4[16].IN1
in4[17] => wire4[17].IN1
in4[18] => wire4[18].IN1
in4[19] => wire4[19].IN1
in4[20] => wire4[20].IN1
in4[21] => wire4[21].IN1
in4[22] => wire4[22].IN1
in4[23] => wire4[23].IN1
in4[24] => wire4[24].IN1
in4[25] => wire4[25].IN1
in4[26] => wire4[26].IN1
in4[27] => wire4[27].IN1
in4[28] => wire4[28].IN1
in4[29] => wire4[29].IN1
in4[30] => wire4[30].IN1
in4[31] => wire4[31].IN1
in5[0] => wire5[0].IN1
in5[1] => wire5[1].IN1
in5[2] => wire5[2].IN1
in5[3] => wire5[3].IN1
in5[4] => wire5[4].IN1
in5[5] => wire5[5].IN1
in5[6] => wire5[6].IN1
in5[7] => wire5[7].IN1
in5[8] => wire5[8].IN1
in5[9] => wire5[9].IN1
in5[10] => wire5[10].IN1
in5[11] => wire5[11].IN1
in5[12] => wire5[12].IN1
in5[13] => wire5[13].IN1
in5[14] => wire5[14].IN1
in5[15] => wire5[15].IN1
in5[16] => wire5[16].IN1
in5[17] => wire5[17].IN1
in5[18] => wire5[18].IN1
in5[19] => wire5[19].IN1
in5[20] => wire5[20].IN1
in5[21] => wire5[21].IN1
in5[22] => wire5[22].IN1
in5[23] => wire5[23].IN1
in5[24] => wire5[24].IN1
in5[25] => wire5[25].IN1
in5[26] => wire5[26].IN1
in5[27] => wire5[27].IN1
in5[28] => wire5[28].IN1
in5[29] => wire5[29].IN1
in5[30] => wire5[30].IN1
in5[31] => wire5[31].IN1
in6[0] => wire6[0].IN1
in6[1] => wire6[1].IN1
in6[2] => wire6[2].IN1
in6[3] => wire6[3].IN1
in6[4] => wire6[4].IN1
in6[5] => wire6[5].IN1
in6[6] => wire6[6].IN1
in6[7] => wire6[7].IN1
in6[8] => wire6[8].IN1
in6[9] => wire6[9].IN1
in6[10] => wire6[10].IN1
in6[11] => wire6[11].IN1
in6[12] => wire6[12].IN1
in6[13] => wire6[13].IN1
in6[14] => wire6[14].IN1
in6[15] => wire6[15].IN1
in6[16] => wire6[16].IN1
in6[17] => wire6[17].IN1
in6[18] => wire6[18].IN1
in6[19] => wire6[19].IN1
in6[20] => wire6[20].IN1
in6[21] => wire6[21].IN1
in6[22] => wire6[22].IN1
in6[23] => wire6[23].IN1
in6[24] => wire6[24].IN1
in6[25] => wire6[25].IN1
in6[26] => wire6[26].IN1
in6[27] => wire6[27].IN1
in6[28] => wire6[28].IN1
in6[29] => wire6[29].IN1
in6[30] => wire6[30].IN1
in6[31] => wire6[31].IN1
in7[0] => wire7[0].IN1
in7[1] => wire7[1].IN1
in7[2] => wire7[2].IN1
in7[3] => wire7[3].IN1
in7[4] => wire7[4].IN1
in7[5] => wire7[5].IN1
in7[6] => wire7[6].IN1
in7[7] => wire7[7].IN1
in7[8] => wire7[8].IN1
in7[9] => wire7[9].IN1
in7[10] => wire7[10].IN1
in7[11] => wire7[11].IN1
in7[12] => wire7[12].IN1
in7[13] => wire7[13].IN1
in7[14] => wire7[14].IN1
in7[15] => wire7[15].IN1
in7[16] => wire7[16].IN1
in7[17] => wire7[17].IN1
in7[18] => wire7[18].IN1
in7[19] => wire7[19].IN1
in7[20] => wire7[20].IN1
in7[21] => wire7[21].IN1
in7[22] => wire7[22].IN1
in7[23] => wire7[23].IN1
in7[24] => wire7[24].IN1
in7[25] => wire7[25].IN1
in7[26] => wire7[26].IN1
in7[27] => wire7[27].IN1
in7[28] => wire7[28].IN1
in7[29] => wire7[29].IN1
in7[30] => wire7[30].IN1
in7[31] => wire7[31].IN1
in8[0] => wire8[0].IN1
in8[1] => wire8[1].IN1
in8[2] => wire8[2].IN1
in8[3] => wire8[3].IN1
in8[4] => wire8[4].IN1
in8[5] => wire8[5].IN1
in8[6] => wire8[6].IN1
in8[7] => wire8[7].IN1
in8[8] => wire8[8].IN1
in8[9] => wire8[9].IN1
in8[10] => wire8[10].IN1
in8[11] => wire8[11].IN1
in8[12] => wire8[12].IN1
in8[13] => wire8[13].IN1
in8[14] => wire8[14].IN1
in8[15] => wire8[15].IN1
in8[16] => wire8[16].IN1
in8[17] => wire8[17].IN1
in8[18] => wire8[18].IN1
in8[19] => wire8[19].IN1
in8[20] => wire8[20].IN1
in8[21] => wire8[21].IN1
in8[22] => wire8[22].IN1
in8[23] => wire8[23].IN1
in8[24] => wire8[24].IN1
in8[25] => wire8[25].IN1
in8[26] => wire8[26].IN1
in8[27] => wire8[27].IN1
in8[28] => wire8[28].IN1
in8[29] => wire8[29].IN1
in8[30] => wire8[30].IN1
in8[31] => wire8[31].IN1
in9[0] => wire9[0].IN1
in9[1] => wire9[1].IN1
in9[2] => wire9[2].IN1
in9[3] => wire9[3].IN1
in9[4] => wire9[4].IN1
in9[5] => wire9[5].IN1
in9[6] => wire9[6].IN1
in9[7] => wire9[7].IN1
in9[8] => wire9[8].IN1
in9[9] => wire9[9].IN1
in9[10] => wire9[10].IN1
in9[11] => wire9[11].IN1
in9[12] => wire9[12].IN1
in9[13] => wire9[13].IN1
in9[14] => wire9[14].IN1
in9[15] => wire9[15].IN1
in9[16] => wire9[16].IN1
in9[17] => wire9[17].IN1
in9[18] => wire9[18].IN1
in9[19] => wire9[19].IN1
in9[20] => wire9[20].IN1
in9[21] => wire9[21].IN1
in9[22] => wire9[22].IN1
in9[23] => wire9[23].IN1
in9[24] => wire9[24].IN1
in9[25] => wire9[25].IN1
in9[26] => wire9[26].IN1
in9[27] => wire9[27].IN1
in9[28] => wire9[28].IN1
in9[29] => wire9[29].IN1
in9[30] => wire9[30].IN1
in9[31] => wire9[31].IN1
in10[0] => wire10[0].IN1
in10[1] => wire10[1].IN1
in10[2] => wire10[2].IN1
in10[3] => wire10[3].IN1
in10[4] => wire10[4].IN1
in10[5] => wire10[5].IN1
in10[6] => wire10[6].IN1
in10[7] => wire10[7].IN1
in10[8] => wire10[8].IN1
in10[9] => wire10[9].IN1
in10[10] => wire10[10].IN1
in10[11] => wire10[11].IN1
in10[12] => wire10[12].IN1
in10[13] => wire10[13].IN1
in10[14] => wire10[14].IN1
in10[15] => wire10[15].IN1
in10[16] => wire10[16].IN1
in10[17] => wire10[17].IN1
in10[18] => wire10[18].IN1
in10[19] => wire10[19].IN1
in10[20] => wire10[20].IN1
in10[21] => wire10[21].IN1
in10[22] => wire10[22].IN1
in10[23] => wire10[23].IN1
in10[24] => wire10[24].IN1
in10[25] => wire10[25].IN1
in10[26] => wire10[26].IN1
in10[27] => wire10[27].IN1
in10[28] => wire10[28].IN1
in10[29] => wire10[29].IN1
in10[30] => wire10[30].IN1
in10[31] => wire10[31].IN1
in11[0] => wire11[0].IN1
in11[1] => wire11[1].IN1
in11[2] => wire11[2].IN1
in11[3] => wire11[3].IN1
in11[4] => wire11[4].IN1
in11[5] => wire11[5].IN1
in11[6] => wire11[6].IN1
in11[7] => wire11[7].IN1
in11[8] => wire11[8].IN1
in11[9] => wire11[9].IN1
in11[10] => wire11[10].IN1
in11[11] => wire11[11].IN1
in11[12] => wire11[12].IN1
in11[13] => wire11[13].IN1
in11[14] => wire11[14].IN1
in11[15] => wire11[15].IN1
in11[16] => wire11[16].IN1
in11[17] => wire11[17].IN1
in11[18] => wire11[18].IN1
in11[19] => wire11[19].IN1
in11[20] => wire11[20].IN1
in11[21] => wire11[21].IN1
in11[22] => wire11[22].IN1
in11[23] => wire11[23].IN1
in11[24] => wire11[24].IN1
in11[25] => wire11[25].IN1
in11[26] => wire11[26].IN1
in11[27] => wire11[27].IN1
in11[28] => wire11[28].IN1
in11[29] => wire11[29].IN1
in11[30] => wire11[30].IN1
in11[31] => wire11[31].IN1
in12[0] => wire12[0].IN1
in12[1] => wire12[1].IN1
in12[2] => wire12[2].IN1
in12[3] => wire12[3].IN1
in12[4] => wire12[4].IN1
in12[5] => wire12[5].IN1
in12[6] => wire12[6].IN1
in12[7] => wire12[7].IN1
in12[8] => wire12[8].IN1
in12[9] => wire12[9].IN1
in12[10] => wire12[10].IN1
in12[11] => wire12[11].IN1
in12[12] => wire12[12].IN1
in12[13] => wire12[13].IN1
in12[14] => wire12[14].IN1
in12[15] => wire12[15].IN1
in12[16] => wire12[16].IN1
in12[17] => wire12[17].IN1
in12[18] => wire12[18].IN1
in12[19] => wire12[19].IN1
in12[20] => wire12[20].IN1
in12[21] => wire12[21].IN1
in12[22] => wire12[22].IN1
in12[23] => wire12[23].IN1
in12[24] => wire12[24].IN1
in12[25] => wire12[25].IN1
in12[26] => wire12[26].IN1
in12[27] => wire12[27].IN1
in12[28] => wire12[28].IN1
in12[29] => wire12[29].IN1
in12[30] => wire12[30].IN1
in12[31] => wire12[31].IN1
in13[0] => wire13[0].IN1
in13[1] => wire13[1].IN1
in13[2] => wire13[2].IN1
in13[3] => wire13[3].IN1
in13[4] => wire13[4].IN1
in13[5] => wire13[5].IN1
in13[6] => wire13[6].IN1
in13[7] => wire13[7].IN1
in13[8] => wire13[8].IN1
in13[9] => wire13[9].IN1
in13[10] => wire13[10].IN1
in13[11] => wire13[11].IN1
in13[12] => wire13[12].IN1
in13[13] => wire13[13].IN1
in13[14] => wire13[14].IN1
in13[15] => wire13[15].IN1
in13[16] => wire13[16].IN1
in13[17] => wire13[17].IN1
in13[18] => wire13[18].IN1
in13[19] => wire13[19].IN1
in13[20] => wire13[20].IN1
in13[21] => wire13[21].IN1
in13[22] => wire13[22].IN1
in13[23] => wire13[23].IN1
in13[24] => wire13[24].IN1
in13[25] => wire13[25].IN1
in13[26] => wire13[26].IN1
in13[27] => wire13[27].IN1
in13[28] => wire13[28].IN1
in13[29] => wire13[29].IN1
in13[30] => wire13[30].IN1
in13[31] => wire13[31].IN1
in14[0] => wire14[0].IN1
in14[1] => wire14[1].IN1
in14[2] => wire14[2].IN1
in14[3] => wire14[3].IN1
in14[4] => wire14[4].IN1
in14[5] => wire14[5].IN1
in14[6] => wire14[6].IN1
in14[7] => wire14[7].IN1
in14[8] => wire14[8].IN1
in14[9] => wire14[9].IN1
in14[10] => wire14[10].IN1
in14[11] => wire14[11].IN1
in14[12] => wire14[12].IN1
in14[13] => wire14[13].IN1
in14[14] => wire14[14].IN1
in14[15] => wire14[15].IN1
in14[16] => wire14[16].IN1
in14[17] => wire14[17].IN1
in14[18] => wire14[18].IN1
in14[19] => wire14[19].IN1
in14[20] => wire14[20].IN1
in14[21] => wire14[21].IN1
in14[22] => wire14[22].IN1
in14[23] => wire14[23].IN1
in14[24] => wire14[24].IN1
in14[25] => wire14[25].IN1
in14[26] => wire14[26].IN1
in14[27] => wire14[27].IN1
in14[28] => wire14[28].IN1
in14[29] => wire14[29].IN1
in14[30] => wire14[30].IN1
in14[31] => wire14[31].IN1
in15[0] => wire15[0].IN1
in15[1] => wire15[1].IN1
in15[2] => wire15[2].IN1
in15[3] => wire15[3].IN1
in15[4] => wire15[4].IN1
in15[5] => wire15[5].IN1
in15[6] => wire15[6].IN1
in15[7] => wire15[7].IN1
in15[8] => wire15[8].IN1
in15[9] => wire15[9].IN1
in15[10] => wire15[10].IN1
in15[11] => wire15[11].IN1
in15[12] => wire15[12].IN1
in15[13] => wire15[13].IN1
in15[14] => wire15[14].IN1
in15[15] => wire15[15].IN1
in15[16] => wire15[16].IN1
in15[17] => wire15[17].IN1
in15[18] => wire15[18].IN1
in15[19] => wire15[19].IN1
in15[20] => wire15[20].IN1
in15[21] => wire15[21].IN1
in15[22] => wire15[22].IN1
in15[23] => wire15[23].IN1
in15[24] => wire15[24].IN1
in15[25] => wire15[25].IN1
in15[26] => wire15[26].IN1
in15[27] => wire15[27].IN1
in15[28] => wire15[28].IN1
in15[29] => wire15[29].IN1
in15[30] => wire15[30].IN1
in15[31] => wire15[31].IN1
in16[0] => wire16[0].IN1
in16[1] => wire16[1].IN1
in16[2] => wire16[2].IN1
in16[3] => wire16[3].IN1
in16[4] => wire16[4].IN1
in16[5] => wire16[5].IN1
in16[6] => wire16[6].IN1
in16[7] => wire16[7].IN1
in16[8] => wire16[8].IN1
in16[9] => wire16[9].IN1
in16[10] => wire16[10].IN1
in16[11] => wire16[11].IN1
in16[12] => wire16[12].IN1
in16[13] => wire16[13].IN1
in16[14] => wire16[14].IN1
in16[15] => wire16[15].IN1
in16[16] => wire16[16].IN1
in16[17] => wire16[17].IN1
in16[18] => wire16[18].IN1
in16[19] => wire16[19].IN1
in16[20] => wire16[20].IN1
in16[21] => wire16[21].IN1
in16[22] => wire16[22].IN1
in16[23] => wire16[23].IN1
in16[24] => wire16[24].IN1
in16[25] => wire16[25].IN1
in16[26] => wire16[26].IN1
in16[27] => wire16[27].IN1
in16[28] => wire16[28].IN1
in16[29] => wire16[29].IN1
in16[30] => wire16[30].IN1
in16[31] => wire16[31].IN1
in17[0] => wire17[0].IN1
in17[1] => wire17[1].IN1
in17[2] => wire17[2].IN1
in17[3] => wire17[3].IN1
in17[4] => wire17[4].IN1
in17[5] => wire17[5].IN1
in17[6] => wire17[6].IN1
in17[7] => wire17[7].IN1
in17[8] => wire17[8].IN1
in17[9] => wire17[9].IN1
in17[10] => wire17[10].IN1
in17[11] => wire17[11].IN1
in17[12] => wire17[12].IN1
in17[13] => wire17[13].IN1
in17[14] => wire17[14].IN1
in17[15] => wire17[15].IN1
in17[16] => wire17[16].IN1
in17[17] => wire17[17].IN1
in17[18] => wire17[18].IN1
in17[19] => wire17[19].IN1
in17[20] => wire17[20].IN1
in17[21] => wire17[21].IN1
in17[22] => wire17[22].IN1
in17[23] => wire17[23].IN1
in17[24] => wire17[24].IN1
in17[25] => wire17[25].IN1
in17[26] => wire17[26].IN1
in17[27] => wire17[27].IN1
in17[28] => wire17[28].IN1
in17[29] => wire17[29].IN1
in17[30] => wire17[30].IN1
in17[31] => wire17[31].IN1
in18[0] => wire18[0].IN1
in18[1] => wire18[1].IN1
in18[2] => wire18[2].IN1
in18[3] => wire18[3].IN1
in18[4] => wire18[4].IN1
in18[5] => wire18[5].IN1
in18[6] => wire18[6].IN1
in18[7] => wire18[7].IN1
in18[8] => wire18[8].IN1
in18[9] => wire18[9].IN1
in18[10] => wire18[10].IN1
in18[11] => wire18[11].IN1
in18[12] => wire18[12].IN1
in18[13] => wire18[13].IN1
in18[14] => wire18[14].IN1
in18[15] => wire18[15].IN1
in18[16] => wire18[16].IN1
in18[17] => wire18[17].IN1
in18[18] => wire18[18].IN1
in18[19] => wire18[19].IN1
in18[20] => wire18[20].IN1
in18[21] => wire18[21].IN1
in18[22] => wire18[22].IN1
in18[23] => wire18[23].IN1
in18[24] => wire18[24].IN1
in18[25] => wire18[25].IN1
in18[26] => wire18[26].IN1
in18[27] => wire18[27].IN1
in18[28] => wire18[28].IN1
in18[29] => wire18[29].IN1
in18[30] => wire18[30].IN1
in18[31] => wire18[31].IN1
in19[0] => wire19[0].IN1
in19[1] => wire19[1].IN1
in19[2] => wire19[2].IN1
in19[3] => wire19[3].IN1
in19[4] => wire19[4].IN1
in19[5] => wire19[5].IN1
in19[6] => wire19[6].IN1
in19[7] => wire19[7].IN1
in19[8] => wire19[8].IN1
in19[9] => wire19[9].IN1
in19[10] => wire19[10].IN1
in19[11] => wire19[11].IN1
in19[12] => wire19[12].IN1
in19[13] => wire19[13].IN1
in19[14] => wire19[14].IN1
in19[15] => wire19[15].IN1
in19[16] => wire19[16].IN1
in19[17] => wire19[17].IN1
in19[18] => wire19[18].IN1
in19[19] => wire19[19].IN1
in19[20] => wire19[20].IN1
in19[21] => wire19[21].IN1
in19[22] => wire19[22].IN1
in19[23] => wire19[23].IN1
in19[24] => wire19[24].IN1
in19[25] => wire19[25].IN1
in19[26] => wire19[26].IN1
in19[27] => wire19[27].IN1
in19[28] => wire19[28].IN1
in19[29] => wire19[29].IN1
in19[30] => wire19[30].IN1
in19[31] => wire19[31].IN1
in20[0] => wire20[0].IN1
in20[1] => wire20[1].IN1
in20[2] => wire20[2].IN1
in20[3] => wire20[3].IN1
in20[4] => wire20[4].IN1
in20[5] => wire20[5].IN1
in20[6] => wire20[6].IN1
in20[7] => wire20[7].IN1
in20[8] => wire20[8].IN1
in20[9] => wire20[9].IN1
in20[10] => wire20[10].IN1
in20[11] => wire20[11].IN1
in20[12] => wire20[12].IN1
in20[13] => wire20[13].IN1
in20[14] => wire20[14].IN1
in20[15] => wire20[15].IN1
in20[16] => wire20[16].IN1
in20[17] => wire20[17].IN1
in20[18] => wire20[18].IN1
in20[19] => wire20[19].IN1
in20[20] => wire20[20].IN1
in20[21] => wire20[21].IN1
in20[22] => wire20[22].IN1
in20[23] => wire20[23].IN1
in20[24] => wire20[24].IN1
in20[25] => wire20[25].IN1
in20[26] => wire20[26].IN1
in20[27] => wire20[27].IN1
in20[28] => wire20[28].IN1
in20[29] => wire20[29].IN1
in20[30] => wire20[30].IN1
in20[31] => wire20[31].IN1
in21[0] => wire21[0].IN1
in21[1] => wire21[1].IN1
in21[2] => wire21[2].IN1
in21[3] => wire21[3].IN1
in21[4] => wire21[4].IN1
in21[5] => wire21[5].IN1
in21[6] => wire21[6].IN1
in21[7] => wire21[7].IN1
in21[8] => wire21[8].IN1
in21[9] => wire21[9].IN1
in21[10] => wire21[10].IN1
in21[11] => wire21[11].IN1
in21[12] => wire21[12].IN1
in21[13] => wire21[13].IN1
in21[14] => wire21[14].IN1
in21[15] => wire21[15].IN1
in21[16] => wire21[16].IN1
in21[17] => wire21[17].IN1
in21[18] => wire21[18].IN1
in21[19] => wire21[19].IN1
in21[20] => wire21[20].IN1
in21[21] => wire21[21].IN1
in21[22] => wire21[22].IN1
in21[23] => wire21[23].IN1
in21[24] => wire21[24].IN1
in21[25] => wire21[25].IN1
in21[26] => wire21[26].IN1
in21[27] => wire21[27].IN1
in21[28] => wire21[28].IN1
in21[29] => wire21[29].IN1
in21[30] => wire21[30].IN1
in21[31] => wire21[31].IN1
in22[0] => wire22[0].IN1
in22[1] => wire22[1].IN1
in22[2] => wire22[2].IN1
in22[3] => wire22[3].IN1
in22[4] => wire22[4].IN1
in22[5] => wire22[5].IN1
in22[6] => wire22[6].IN1
in22[7] => wire22[7].IN1
in22[8] => wire22[8].IN1
in22[9] => wire22[9].IN1
in22[10] => wire22[10].IN1
in22[11] => wire22[11].IN1
in22[12] => wire22[12].IN1
in22[13] => wire22[13].IN1
in22[14] => wire22[14].IN1
in22[15] => wire22[15].IN1
in22[16] => wire22[16].IN1
in22[17] => wire22[17].IN1
in22[18] => wire22[18].IN1
in22[19] => wire22[19].IN1
in22[20] => wire22[20].IN1
in22[21] => wire22[21].IN1
in22[22] => wire22[22].IN1
in22[23] => wire22[23].IN1
in22[24] => wire22[24].IN1
in22[25] => wire22[25].IN1
in22[26] => wire22[26].IN1
in22[27] => wire22[27].IN1
in22[28] => wire22[28].IN1
in22[29] => wire22[29].IN1
in22[30] => wire22[30].IN1
in22[31] => wire22[31].IN1
in23[0] => wire23[0].IN1
in23[1] => wire23[1].IN1
in23[2] => wire23[2].IN1
in23[3] => wire23[3].IN1
in23[4] => wire23[4].IN1
in23[5] => wire23[5].IN1
in23[6] => wire23[6].IN1
in23[7] => wire23[7].IN1
in23[8] => wire23[8].IN1
in23[9] => wire23[9].IN1
in23[10] => wire23[10].IN1
in23[11] => wire23[11].IN1
in23[12] => wire23[12].IN1
in23[13] => wire23[13].IN1
in23[14] => wire23[14].IN1
in23[15] => wire23[15].IN1
in23[16] => wire23[16].IN1
in23[17] => wire23[17].IN1
in23[18] => wire23[18].IN1
in23[19] => wire23[19].IN1
in23[20] => wire23[20].IN1
in23[21] => wire23[21].IN1
in23[22] => wire23[22].IN1
in23[23] => wire23[23].IN1
in23[24] => wire23[24].IN1
in23[25] => wire23[25].IN1
in23[26] => wire23[26].IN1
in23[27] => wire23[27].IN1
in23[28] => wire23[28].IN1
in23[29] => wire23[29].IN1
in23[30] => wire23[30].IN1
in23[31] => wire23[31].IN1
in24[0] => wire24[0].IN1
in24[1] => wire24[1].IN1
in24[2] => wire24[2].IN1
in24[3] => wire24[3].IN1
in24[4] => wire24[4].IN1
in24[5] => wire24[5].IN1
in24[6] => wire24[6].IN1
in24[7] => wire24[7].IN1
in24[8] => wire24[8].IN1
in24[9] => wire24[9].IN1
in24[10] => wire24[10].IN1
in24[11] => wire24[11].IN1
in24[12] => wire24[12].IN1
in24[13] => wire24[13].IN1
in24[14] => wire24[14].IN1
in24[15] => wire24[15].IN1
in24[16] => wire24[16].IN1
in24[17] => wire24[17].IN1
in24[18] => wire24[18].IN1
in24[19] => wire24[19].IN1
in24[20] => wire24[20].IN1
in24[21] => wire24[21].IN1
in24[22] => wire24[22].IN1
in24[23] => wire24[23].IN1
in24[24] => wire24[24].IN1
in24[25] => wire24[25].IN1
in24[26] => wire24[26].IN1
in24[27] => wire24[27].IN1
in24[28] => wire24[28].IN1
in24[29] => wire24[29].IN1
in24[30] => wire24[30].IN1
in24[31] => wire24[31].IN1
in25[0] => wire25[0].IN1
in25[1] => wire25[1].IN1
in25[2] => wire25[2].IN1
in25[3] => wire25[3].IN1
in25[4] => wire25[4].IN1
in25[5] => wire25[5].IN1
in25[6] => wire25[6].IN1
in25[7] => wire25[7].IN1
in25[8] => wire25[8].IN1
in25[9] => wire25[9].IN1
in25[10] => wire25[10].IN1
in25[11] => wire25[11].IN1
in25[12] => wire25[12].IN1
in25[13] => wire25[13].IN1
in25[14] => wire25[14].IN1
in25[15] => wire25[15].IN1
in25[16] => wire25[16].IN1
in25[17] => wire25[17].IN1
in25[18] => wire25[18].IN1
in25[19] => wire25[19].IN1
in25[20] => wire25[20].IN1
in25[21] => wire25[21].IN1
in25[22] => wire25[22].IN1
in25[23] => wire25[23].IN1
in25[24] => wire25[24].IN1
in25[25] => wire25[25].IN1
in25[26] => wire25[26].IN1
in25[27] => wire25[27].IN1
in25[28] => wire25[28].IN1
in25[29] => wire25[29].IN1
in25[30] => wire25[30].IN1
in25[31] => wire25[31].IN1
in26[0] => wire26[0].IN1
in26[1] => wire26[1].IN1
in26[2] => wire26[2].IN1
in26[3] => wire26[3].IN1
in26[4] => wire26[4].IN1
in26[5] => wire26[5].IN1
in26[6] => wire26[6].IN1
in26[7] => wire26[7].IN1
in26[8] => wire26[8].IN1
in26[9] => wire26[9].IN1
in26[10] => wire26[10].IN1
in26[11] => wire26[11].IN1
in26[12] => wire26[12].IN1
in26[13] => wire26[13].IN1
in26[14] => wire26[14].IN1
in26[15] => wire26[15].IN1
in26[16] => wire26[16].IN1
in26[17] => wire26[17].IN1
in26[18] => wire26[18].IN1
in26[19] => wire26[19].IN1
in26[20] => wire26[20].IN1
in26[21] => wire26[21].IN1
in26[22] => wire26[22].IN1
in26[23] => wire26[23].IN1
in26[24] => wire26[24].IN1
in26[25] => wire26[25].IN1
in26[26] => wire26[26].IN1
in26[27] => wire26[27].IN1
in26[28] => wire26[28].IN1
in26[29] => wire26[29].IN1
in26[30] => wire26[30].IN1
in26[31] => wire26[31].IN1
in27[0] => wire27[0].IN1
in27[1] => wire27[1].IN1
in27[2] => wire27[2].IN1
in27[3] => wire27[3].IN1
in27[4] => wire27[4].IN1
in27[5] => wire27[5].IN1
in27[6] => wire27[6].IN1
in27[7] => wire27[7].IN1
in27[8] => wire27[8].IN1
in27[9] => wire27[9].IN1
in27[10] => wire27[10].IN1
in27[11] => wire27[11].IN1
in27[12] => wire27[12].IN1
in27[13] => wire27[13].IN1
in27[14] => wire27[14].IN1
in27[15] => wire27[15].IN1
in27[16] => wire27[16].IN1
in27[17] => wire27[17].IN1
in27[18] => wire27[18].IN1
in27[19] => wire27[19].IN1
in27[20] => wire27[20].IN1
in27[21] => wire27[21].IN1
in27[22] => wire27[22].IN1
in27[23] => wire27[23].IN1
in27[24] => wire27[24].IN1
in27[25] => wire27[25].IN1
in27[26] => wire27[26].IN1
in27[27] => wire27[27].IN1
in27[28] => wire27[28].IN1
in27[29] => wire27[29].IN1
in27[30] => wire27[30].IN1
in27[31] => wire27[31].IN1
in28[0] => wire28[0].IN1
in28[1] => wire28[1].IN1
in28[2] => wire28[2].IN1
in28[3] => wire28[3].IN1
in28[4] => wire28[4].IN1
in28[5] => wire28[5].IN1
in28[6] => wire28[6].IN1
in28[7] => wire28[7].IN1
in28[8] => wire28[8].IN1
in28[9] => wire28[9].IN1
in28[10] => wire28[10].IN1
in28[11] => wire28[11].IN1
in28[12] => wire28[12].IN1
in28[13] => wire28[13].IN1
in28[14] => wire28[14].IN1
in28[15] => wire28[15].IN1
in28[16] => wire28[16].IN1
in28[17] => wire28[17].IN1
in28[18] => wire28[18].IN1
in28[19] => wire28[19].IN1
in28[20] => wire28[20].IN1
in28[21] => wire28[21].IN1
in28[22] => wire28[22].IN1
in28[23] => wire28[23].IN1
in28[24] => wire28[24].IN1
in28[25] => wire28[25].IN1
in28[26] => wire28[26].IN1
in28[27] => wire28[27].IN1
in28[28] => wire28[28].IN1
in28[29] => wire28[29].IN1
in28[30] => wire28[30].IN1
in28[31] => wire28[31].IN1
in29[0] => wire29[0].IN1
in29[1] => wire29[1].IN1
in29[2] => wire29[2].IN1
in29[3] => wire29[3].IN1
in29[4] => wire29[4].IN1
in29[5] => wire29[5].IN1
in29[6] => wire29[6].IN1
in29[7] => wire29[7].IN1
in29[8] => wire29[8].IN1
in29[9] => wire29[9].IN1
in29[10] => wire29[10].IN1
in29[11] => wire29[11].IN1
in29[12] => wire29[12].IN1
in29[13] => wire29[13].IN1
in29[14] => wire29[14].IN1
in29[15] => wire29[15].IN1
in29[16] => wire29[16].IN1
in29[17] => wire29[17].IN1
in29[18] => wire29[18].IN1
in29[19] => wire29[19].IN1
in29[20] => wire29[20].IN1
in29[21] => wire29[21].IN1
in29[22] => wire29[22].IN1
in29[23] => wire29[23].IN1
in29[24] => wire29[24].IN1
in29[25] => wire29[25].IN1
in29[26] => wire29[26].IN1
in29[27] => wire29[27].IN1
in29[28] => wire29[28].IN1
in29[29] => wire29[29].IN1
in29[30] => wire29[30].IN1
in29[31] => wire29[31].IN1
in30[0] => wire30[0].IN1
in30[1] => wire30[1].IN1
in30[2] => wire30[2].IN1
in30[3] => wire30[3].IN1
in30[4] => wire30[4].IN1
in30[5] => wire30[5].IN1
in30[6] => wire30[6].IN1
in30[7] => wire30[7].IN1
in30[8] => wire30[8].IN1
in30[9] => wire30[9].IN1
in30[10] => wire30[10].IN1
in30[11] => wire30[11].IN1
in30[12] => wire30[12].IN1
in30[13] => wire30[13].IN1
in30[14] => wire30[14].IN1
in30[15] => wire30[15].IN1
in30[16] => wire30[16].IN1
in30[17] => wire30[17].IN1
in30[18] => wire30[18].IN1
in30[19] => wire30[19].IN1
in30[20] => wire30[20].IN1
in30[21] => wire30[21].IN1
in30[22] => wire30[22].IN1
in30[23] => wire30[23].IN1
in30[24] => wire30[24].IN1
in30[25] => wire30[25].IN1
in30[26] => wire30[26].IN1
in30[27] => wire30[27].IN1
in30[28] => wire30[28].IN1
in30[29] => wire30[29].IN1
in30[30] => wire30[30].IN1
in30[31] => wire30[31].IN1
in31[0] => wire31[0].IN1
in31[1] => wire31[1].IN1
in31[2] => wire31[2].IN1
in31[3] => wire31[3].IN1
in31[4] => wire31[4].IN1
in31[5] => wire31[5].IN1
in31[6] => wire31[6].IN1
in31[7] => wire31[7].IN1
in31[8] => wire31[8].IN1
in31[9] => wire31[9].IN1
in31[10] => wire31[10].IN1
in31[11] => wire31[11].IN1
in31[12] => wire31[12].IN1
in31[13] => wire31[13].IN1
in31[14] => wire31[14].IN1
in31[15] => wire31[15].IN1
in31[16] => wire31[16].IN1
in31[17] => wire31[17].IN1
in31[18] => wire31[18].IN1
in31[19] => wire31[19].IN1
in31[20] => wire31[20].IN1
in31[21] => wire31[21].IN1
in31[22] => wire31[22].IN1
in31[23] => wire31[23].IN1
in31[24] => wire31[24].IN1
in31[25] => wire31[25].IN1
in31[26] => wire31[26].IN1
in31[27] => wire31[27].IN1
in31[28] => wire31[28].IN1
in31[29] => wire31[29].IN1
in31[30] => wire31[30].IN1
in31[31] => wire31[31].IN1


|processor|regfile:rf|mux:my_mux2|decoder32bits:decodeSelect
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= WideAnd8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= WideAnd9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= WideAnd10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= WideAnd11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideAnd12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideAnd13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideAnd14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= WideAnd15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= WideAnd16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= WideAnd17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= WideAnd18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= WideAnd19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= WideAnd20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= WideAnd21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= WideAnd22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= WideAnd23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= WideAnd24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= WideAnd25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= WideAnd26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= WideAnd27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= WideAnd28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= WideAnd29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= WideAnd30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= WideAnd31.DB_MAX_OUTPUT_PORT_TYPE
in[0] => WideAnd1.IN0
in[0] => WideAnd3.IN0
in[0] => WideAnd5.IN0
in[0] => WideAnd7.IN0
in[0] => WideAnd9.IN0
in[0] => WideAnd11.IN0
in[0] => WideAnd13.IN0
in[0] => WideAnd15.IN0
in[0] => WideAnd17.IN0
in[0] => WideAnd19.IN0
in[0] => WideAnd21.IN0
in[0] => WideAnd23.IN0
in[0] => WideAnd25.IN0
in[0] => WideAnd27.IN0
in[0] => WideAnd29.IN0
in[0] => WideAnd31.IN0
in[0] => WideAnd0.IN0
in[0] => WideAnd2.IN0
in[0] => WideAnd4.IN0
in[0] => WideAnd6.IN0
in[0] => WideAnd8.IN0
in[0] => WideAnd10.IN0
in[0] => WideAnd12.IN0
in[0] => WideAnd14.IN0
in[0] => WideAnd16.IN0
in[0] => WideAnd18.IN0
in[0] => WideAnd20.IN0
in[0] => WideAnd22.IN0
in[0] => WideAnd24.IN0
in[0] => WideAnd26.IN0
in[0] => WideAnd28.IN0
in[0] => WideAnd30.IN0
in[1] => WideAnd2.IN1
in[1] => WideAnd3.IN1
in[1] => WideAnd6.IN1
in[1] => WideAnd7.IN1
in[1] => WideAnd10.IN1
in[1] => WideAnd11.IN1
in[1] => WideAnd14.IN1
in[1] => WideAnd15.IN1
in[1] => WideAnd18.IN1
in[1] => WideAnd19.IN1
in[1] => WideAnd22.IN1
in[1] => WideAnd23.IN1
in[1] => WideAnd26.IN1
in[1] => WideAnd27.IN1
in[1] => WideAnd30.IN1
in[1] => WideAnd31.IN1
in[1] => WideAnd0.IN1
in[1] => WideAnd1.IN1
in[1] => WideAnd4.IN1
in[1] => WideAnd5.IN1
in[1] => WideAnd8.IN1
in[1] => WideAnd9.IN1
in[1] => WideAnd12.IN1
in[1] => WideAnd13.IN1
in[1] => WideAnd16.IN1
in[1] => WideAnd17.IN1
in[1] => WideAnd20.IN1
in[1] => WideAnd21.IN1
in[1] => WideAnd24.IN1
in[1] => WideAnd25.IN1
in[1] => WideAnd28.IN1
in[1] => WideAnd29.IN1
in[2] => WideAnd4.IN2
in[2] => WideAnd5.IN2
in[2] => WideAnd6.IN2
in[2] => WideAnd7.IN2
in[2] => WideAnd12.IN2
in[2] => WideAnd13.IN2
in[2] => WideAnd14.IN2
in[2] => WideAnd15.IN2
in[2] => WideAnd20.IN2
in[2] => WideAnd21.IN2
in[2] => WideAnd22.IN2
in[2] => WideAnd23.IN2
in[2] => WideAnd28.IN2
in[2] => WideAnd29.IN2
in[2] => WideAnd30.IN2
in[2] => WideAnd31.IN2
in[2] => WideAnd0.IN2
in[2] => WideAnd1.IN2
in[2] => WideAnd2.IN2
in[2] => WideAnd3.IN2
in[2] => WideAnd8.IN2
in[2] => WideAnd9.IN2
in[2] => WideAnd10.IN2
in[2] => WideAnd11.IN2
in[2] => WideAnd16.IN2
in[2] => WideAnd17.IN2
in[2] => WideAnd18.IN2
in[2] => WideAnd19.IN2
in[2] => WideAnd24.IN2
in[2] => WideAnd25.IN2
in[2] => WideAnd26.IN2
in[2] => WideAnd27.IN2
in[3] => WideAnd8.IN3
in[3] => WideAnd9.IN3
in[3] => WideAnd10.IN3
in[3] => WideAnd11.IN3
in[3] => WideAnd12.IN3
in[3] => WideAnd13.IN3
in[3] => WideAnd14.IN3
in[3] => WideAnd15.IN3
in[3] => WideAnd24.IN3
in[3] => WideAnd25.IN3
in[3] => WideAnd26.IN3
in[3] => WideAnd27.IN3
in[3] => WideAnd28.IN3
in[3] => WideAnd29.IN3
in[3] => WideAnd30.IN3
in[3] => WideAnd31.IN3
in[3] => WideAnd0.IN3
in[3] => WideAnd1.IN3
in[3] => WideAnd2.IN3
in[3] => WideAnd3.IN3
in[3] => WideAnd4.IN3
in[3] => WideAnd5.IN3
in[3] => WideAnd6.IN3
in[3] => WideAnd7.IN3
in[3] => WideAnd16.IN3
in[3] => WideAnd17.IN3
in[3] => WideAnd18.IN3
in[3] => WideAnd19.IN3
in[3] => WideAnd20.IN3
in[3] => WideAnd21.IN3
in[3] => WideAnd22.IN3
in[3] => WideAnd23.IN3
in[4] => WideAnd16.IN4
in[4] => WideAnd17.IN4
in[4] => WideAnd18.IN4
in[4] => WideAnd19.IN4
in[4] => WideAnd20.IN4
in[4] => WideAnd21.IN4
in[4] => WideAnd22.IN4
in[4] => WideAnd23.IN4
in[4] => WideAnd24.IN4
in[4] => WideAnd25.IN4
in[4] => WideAnd26.IN4
in[4] => WideAnd27.IN4
in[4] => WideAnd28.IN4
in[4] => WideAnd29.IN4
in[4] => WideAnd30.IN4
in[4] => WideAnd31.IN4
in[4] => WideAnd0.IN4
in[4] => WideAnd1.IN4
in[4] => WideAnd2.IN4
in[4] => WideAnd3.IN4
in[4] => WideAnd4.IN4
in[4] => WideAnd5.IN4
in[4] => WideAnd6.IN4
in[4] => WideAnd7.IN4
in[4] => WideAnd8.IN4
in[4] => WideAnd9.IN4
in[4] => WideAnd10.IN4
in[4] => WideAnd11.IN4
in[4] => WideAnd12.IN4
in[4] => WideAnd13.IN4
in[4] => WideAnd14.IN4
in[4] => WideAnd15.IN4


|processor|dx_latch:dx_latch0
clk => clk.IN8
nrst => nrst.IN8
PC_in[0] => PC_in[0].IN1
PC_in[1] => PC_in[1].IN1
PC_in[2] => PC_in[2].IN1
PC_in[3] => PC_in[3].IN1
PC_in[4] => PC_in[4].IN1
PC_in[5] => PC_in[5].IN1
PC_in[6] => PC_in[6].IN1
PC_in[7] => PC_in[7].IN1
PC_in[8] => PC_in[8].IN1
PC_in[9] => PC_in[9].IN1
PC_in[10] => PC_in[10].IN1
PC_in[11] => PC_in[11].IN1
PC_in[12] => PC_in[12].IN1
PC_in[13] => PC_in[13].IN1
PC_in[14] => PC_in[14].IN1
PC_in[15] => PC_in[15].IN1
PC_in[16] => PC_in[16].IN1
PC_in[17] => PC_in[17].IN1
PC_in[18] => PC_in[18].IN1
PC_in[19] => PC_in[19].IN1
PC_in[20] => PC_in[20].IN1
PC_in[21] => PC_in[21].IN1
PC_in[22] => PC_in[22].IN1
PC_in[23] => PC_in[23].IN1
PC_in[24] => PC_in[24].IN1
PC_in[25] => PC_in[25].IN1
PC_in[26] => PC_in[26].IN1
PC_in[27] => PC_in[27].IN1
PC_in[28] => PC_in[28].IN1
PC_in[29] => PC_in[29].IN1
PC_in[30] => PC_in[30].IN1
PC_in[31] => PC_in[31].IN1
PC_out[0] <= pc_reg:dx_pc.port3
PC_out[1] <= pc_reg:dx_pc.port3
PC_out[2] <= pc_reg:dx_pc.port3
PC_out[3] <= pc_reg:dx_pc.port3
PC_out[4] <= pc_reg:dx_pc.port3
PC_out[5] <= pc_reg:dx_pc.port3
PC_out[6] <= pc_reg:dx_pc.port3
PC_out[7] <= pc_reg:dx_pc.port3
PC_out[8] <= pc_reg:dx_pc.port3
PC_out[9] <= pc_reg:dx_pc.port3
PC_out[10] <= pc_reg:dx_pc.port3
PC_out[11] <= pc_reg:dx_pc.port3
PC_out[12] <= pc_reg:dx_pc.port3
PC_out[13] <= pc_reg:dx_pc.port3
PC_out[14] <= pc_reg:dx_pc.port3
PC_out[15] <= pc_reg:dx_pc.port3
PC_out[16] <= pc_reg:dx_pc.port3
PC_out[17] <= pc_reg:dx_pc.port3
PC_out[18] <= pc_reg:dx_pc.port3
PC_out[19] <= pc_reg:dx_pc.port3
PC_out[20] <= pc_reg:dx_pc.port3
PC_out[21] <= pc_reg:dx_pc.port3
PC_out[22] <= pc_reg:dx_pc.port3
PC_out[23] <= pc_reg:dx_pc.port3
PC_out[24] <= pc_reg:dx_pc.port3
PC_out[25] <= pc_reg:dx_pc.port3
PC_out[26] <= pc_reg:dx_pc.port3
PC_out[27] <= pc_reg:dx_pc.port3
PC_out[28] <= pc_reg:dx_pc.port3
PC_out[29] <= pc_reg:dx_pc.port3
PC_out[30] <= pc_reg:dx_pc.port3
PC_out[31] <= pc_reg:dx_pc.port3
rd_d[0] => rd_d[0].IN1
rd_d[1] => rd_d[1].IN1
rd_d[2] => rd_d[2].IN1
rd_d[3] => rd_d[3].IN1
rd_d[4] => rd_d[4].IN1
rd_x[0] <= reg_n:rd_dx.port4
rd_x[1] <= reg_n:rd_dx.port4
rd_x[2] <= reg_n:rd_dx.port4
rd_x[3] <= reg_n:rd_dx.port4
rd_x[4] <= reg_n:rd_dx.port4
T_d[0] => T_d[0].IN1
T_d[1] => T_d[1].IN1
T_d[2] => T_d[2].IN1
T_d[3] => T_d[3].IN1
T_d[4] => T_d[4].IN1
T_d[5] => T_d[5].IN1
T_d[6] => T_d[6].IN1
T_d[7] => T_d[7].IN1
T_d[8] => T_d[8].IN1
T_d[9] => T_d[9].IN1
T_d[10] => T_d[10].IN1
T_d[11] => T_d[11].IN1
T_d[12] => T_d[12].IN1
T_d[13] => T_d[13].IN1
T_d[14] => T_d[14].IN1
T_d[15] => T_d[15].IN1
T_d[16] => T_d[16].IN1
T_d[17] => T_d[17].IN1
T_d[18] => T_d[18].IN1
T_d[19] => T_d[19].IN1
T_d[20] => T_d[20].IN1
T_d[21] => T_d[21].IN1
T_d[22] => T_d[22].IN1
T_d[23] => T_d[23].IN1
T_d[24] => T_d[24].IN1
T_d[25] => T_d[25].IN1
T_d[26] => T_d[26].IN1
T_x[0] <= reg_n:T_dx.port4
T_x[1] <= reg_n:T_dx.port4
T_x[2] <= reg_n:T_dx.port4
T_x[3] <= reg_n:T_dx.port4
T_x[4] <= reg_n:T_dx.port4
T_x[5] <= reg_n:T_dx.port4
T_x[6] <= reg_n:T_dx.port4
T_x[7] <= reg_n:T_dx.port4
T_x[8] <= reg_n:T_dx.port4
T_x[9] <= reg_n:T_dx.port4
T_x[10] <= reg_n:T_dx.port4
T_x[11] <= reg_n:T_dx.port4
T_x[12] <= reg_n:T_dx.port4
T_x[13] <= reg_n:T_dx.port4
T_x[14] <= reg_n:T_dx.port4
T_x[15] <= reg_n:T_dx.port4
T_x[16] <= reg_n:T_dx.port4
T_x[17] <= reg_n:T_dx.port4
T_x[18] <= reg_n:T_dx.port4
T_x[19] <= reg_n:T_dx.port4
T_x[20] <= reg_n:T_dx.port4
T_x[21] <= reg_n:T_dx.port4
T_x[22] <= reg_n:T_dx.port4
T_x[23] <= reg_n:T_dx.port4
T_x[24] <= reg_n:T_dx.port4
T_x[25] <= reg_n:T_dx.port4
T_x[26] <= reg_n:T_dx.port4
rs_val_d[0] => rs_val_d[0].IN1
rs_val_d[1] => rs_val_d[1].IN1
rs_val_d[2] => rs_val_d[2].IN1
rs_val_d[3] => rs_val_d[3].IN1
rs_val_d[4] => rs_val_d[4].IN1
rs_val_d[5] => rs_val_d[5].IN1
rs_val_d[6] => rs_val_d[6].IN1
rs_val_d[7] => rs_val_d[7].IN1
rs_val_d[8] => rs_val_d[8].IN1
rs_val_d[9] => rs_val_d[9].IN1
rs_val_d[10] => rs_val_d[10].IN1
rs_val_d[11] => rs_val_d[11].IN1
rs_val_d[12] => rs_val_d[12].IN1
rs_val_d[13] => rs_val_d[13].IN1
rs_val_d[14] => rs_val_d[14].IN1
rs_val_d[15] => rs_val_d[15].IN1
rs_val_d[16] => rs_val_d[16].IN1
rs_val_d[17] => rs_val_d[17].IN1
rs_val_d[18] => rs_val_d[18].IN1
rs_val_d[19] => rs_val_d[19].IN1
rs_val_d[20] => rs_val_d[20].IN1
rs_val_d[21] => rs_val_d[21].IN1
rs_val_d[22] => rs_val_d[22].IN1
rs_val_d[23] => rs_val_d[23].IN1
rs_val_d[24] => rs_val_d[24].IN1
rs_val_d[25] => rs_val_d[25].IN1
rs_val_d[26] => rs_val_d[26].IN1
rs_val_d[27] => rs_val_d[27].IN1
rs_val_d[28] => rs_val_d[28].IN1
rs_val_d[29] => rs_val_d[29].IN1
rs_val_d[30] => rs_val_d[30].IN1
rs_val_d[31] => rs_val_d[31].IN1
rs_val_x[0] <= reg_n:rs_val_dx.port4
rs_val_x[1] <= reg_n:rs_val_dx.port4
rs_val_x[2] <= reg_n:rs_val_dx.port4
rs_val_x[3] <= reg_n:rs_val_dx.port4
rs_val_x[4] <= reg_n:rs_val_dx.port4
rs_val_x[5] <= reg_n:rs_val_dx.port4
rs_val_x[6] <= reg_n:rs_val_dx.port4
rs_val_x[7] <= reg_n:rs_val_dx.port4
rs_val_x[8] <= reg_n:rs_val_dx.port4
rs_val_x[9] <= reg_n:rs_val_dx.port4
rs_val_x[10] <= reg_n:rs_val_dx.port4
rs_val_x[11] <= reg_n:rs_val_dx.port4
rs_val_x[12] <= reg_n:rs_val_dx.port4
rs_val_x[13] <= reg_n:rs_val_dx.port4
rs_val_x[14] <= reg_n:rs_val_dx.port4
rs_val_x[15] <= reg_n:rs_val_dx.port4
rs_val_x[16] <= reg_n:rs_val_dx.port4
rs_val_x[17] <= reg_n:rs_val_dx.port4
rs_val_x[18] <= reg_n:rs_val_dx.port4
rs_val_x[19] <= reg_n:rs_val_dx.port4
rs_val_x[20] <= reg_n:rs_val_dx.port4
rs_val_x[21] <= reg_n:rs_val_dx.port4
rs_val_x[22] <= reg_n:rs_val_dx.port4
rs_val_x[23] <= reg_n:rs_val_dx.port4
rs_val_x[24] <= reg_n:rs_val_dx.port4
rs_val_x[25] <= reg_n:rs_val_dx.port4
rs_val_x[26] <= reg_n:rs_val_dx.port4
rs_val_x[27] <= reg_n:rs_val_dx.port4
rs_val_x[28] <= reg_n:rs_val_dx.port4
rs_val_x[29] <= reg_n:rs_val_dx.port4
rs_val_x[30] <= reg_n:rs_val_dx.port4
rs_val_x[31] <= reg_n:rs_val_dx.port4
rt_val_d[0] => rt_val_d[0].IN1
rt_val_d[1] => rt_val_d[1].IN1
rt_val_d[2] => rt_val_d[2].IN1
rt_val_d[3] => rt_val_d[3].IN1
rt_val_d[4] => rt_val_d[4].IN1
rt_val_d[5] => rt_val_d[5].IN1
rt_val_d[6] => rt_val_d[6].IN1
rt_val_d[7] => rt_val_d[7].IN1
rt_val_d[8] => rt_val_d[8].IN1
rt_val_d[9] => rt_val_d[9].IN1
rt_val_d[10] => rt_val_d[10].IN1
rt_val_d[11] => rt_val_d[11].IN1
rt_val_d[12] => rt_val_d[12].IN1
rt_val_d[13] => rt_val_d[13].IN1
rt_val_d[14] => rt_val_d[14].IN1
rt_val_d[15] => rt_val_d[15].IN1
rt_val_d[16] => rt_val_d[16].IN1
rt_val_d[17] => rt_val_d[17].IN1
rt_val_d[18] => rt_val_d[18].IN1
rt_val_d[19] => rt_val_d[19].IN1
rt_val_d[20] => rt_val_d[20].IN1
rt_val_d[21] => rt_val_d[21].IN1
rt_val_d[22] => rt_val_d[22].IN1
rt_val_d[23] => rt_val_d[23].IN1
rt_val_d[24] => rt_val_d[24].IN1
rt_val_d[25] => rt_val_d[25].IN1
rt_val_d[26] => rt_val_d[26].IN1
rt_val_d[27] => rt_val_d[27].IN1
rt_val_d[28] => rt_val_d[28].IN1
rt_val_d[29] => rt_val_d[29].IN1
rt_val_d[30] => rt_val_d[30].IN1
rt_val_d[31] => rt_val_d[31].IN1
rt_val_x[0] <= reg_n:rt_val_dx.port4
rt_val_x[1] <= reg_n:rt_val_dx.port4
rt_val_x[2] <= reg_n:rt_val_dx.port4
rt_val_x[3] <= reg_n:rt_val_dx.port4
rt_val_x[4] <= reg_n:rt_val_dx.port4
rt_val_x[5] <= reg_n:rt_val_dx.port4
rt_val_x[6] <= reg_n:rt_val_dx.port4
rt_val_x[7] <= reg_n:rt_val_dx.port4
rt_val_x[8] <= reg_n:rt_val_dx.port4
rt_val_x[9] <= reg_n:rt_val_dx.port4
rt_val_x[10] <= reg_n:rt_val_dx.port4
rt_val_x[11] <= reg_n:rt_val_dx.port4
rt_val_x[12] <= reg_n:rt_val_dx.port4
rt_val_x[13] <= reg_n:rt_val_dx.port4
rt_val_x[14] <= reg_n:rt_val_dx.port4
rt_val_x[15] <= reg_n:rt_val_dx.port4
rt_val_x[16] <= reg_n:rt_val_dx.port4
rt_val_x[17] <= reg_n:rt_val_dx.port4
rt_val_x[18] <= reg_n:rt_val_dx.port4
rt_val_x[19] <= reg_n:rt_val_dx.port4
rt_val_x[20] <= reg_n:rt_val_dx.port4
rt_val_x[21] <= reg_n:rt_val_dx.port4
rt_val_x[22] <= reg_n:rt_val_dx.port4
rt_val_x[23] <= reg_n:rt_val_dx.port4
rt_val_x[24] <= reg_n:rt_val_dx.port4
rt_val_x[25] <= reg_n:rt_val_dx.port4
rt_val_x[26] <= reg_n:rt_val_dx.port4
rt_val_x[27] <= reg_n:rt_val_dx.port4
rt_val_x[28] <= reg_n:rt_val_dx.port4
rt_val_x[29] <= reg_n:rt_val_dx.port4
rt_val_x[30] <= reg_n:rt_val_dx.port4
rt_val_x[31] <= reg_n:rt_val_dx.port4
rd_val_d[0] => rd_val_d[0].IN1
rd_val_d[1] => rd_val_d[1].IN1
rd_val_d[2] => rd_val_d[2].IN1
rd_val_d[3] => rd_val_d[3].IN1
rd_val_d[4] => rd_val_d[4].IN1
rd_val_d[5] => rd_val_d[5].IN1
rd_val_d[6] => rd_val_d[6].IN1
rd_val_d[7] => rd_val_d[7].IN1
rd_val_d[8] => rd_val_d[8].IN1
rd_val_d[9] => rd_val_d[9].IN1
rd_val_d[10] => rd_val_d[10].IN1
rd_val_d[11] => rd_val_d[11].IN1
rd_val_d[12] => rd_val_d[12].IN1
rd_val_d[13] => rd_val_d[13].IN1
rd_val_d[14] => rd_val_d[14].IN1
rd_val_d[15] => rd_val_d[15].IN1
rd_val_d[16] => rd_val_d[16].IN1
rd_val_d[17] => rd_val_d[17].IN1
rd_val_d[18] => rd_val_d[18].IN1
rd_val_d[19] => rd_val_d[19].IN1
rd_val_d[20] => rd_val_d[20].IN1
rd_val_d[21] => rd_val_d[21].IN1
rd_val_d[22] => rd_val_d[22].IN1
rd_val_d[23] => rd_val_d[23].IN1
rd_val_d[24] => rd_val_d[24].IN1
rd_val_d[25] => rd_val_d[25].IN1
rd_val_d[26] => rd_val_d[26].IN1
rd_val_d[27] => rd_val_d[27].IN1
rd_val_d[28] => rd_val_d[28].IN1
rd_val_d[29] => rd_val_d[29].IN1
rd_val_d[30] => rd_val_d[30].IN1
rd_val_d[31] => rd_val_d[31].IN1
rd_val_x[0] <= reg_n:rd_val_dx.port4
rd_val_x[1] <= reg_n:rd_val_dx.port4
rd_val_x[2] <= reg_n:rd_val_dx.port4
rd_val_x[3] <= reg_n:rd_val_dx.port4
rd_val_x[4] <= reg_n:rd_val_dx.port4
rd_val_x[5] <= reg_n:rd_val_dx.port4
rd_val_x[6] <= reg_n:rd_val_dx.port4
rd_val_x[7] <= reg_n:rd_val_dx.port4
rd_val_x[8] <= reg_n:rd_val_dx.port4
rd_val_x[9] <= reg_n:rd_val_dx.port4
rd_val_x[10] <= reg_n:rd_val_dx.port4
rd_val_x[11] <= reg_n:rd_val_dx.port4
rd_val_x[12] <= reg_n:rd_val_dx.port4
rd_val_x[13] <= reg_n:rd_val_dx.port4
rd_val_x[14] <= reg_n:rd_val_dx.port4
rd_val_x[15] <= reg_n:rd_val_dx.port4
rd_val_x[16] <= reg_n:rd_val_dx.port4
rd_val_x[17] <= reg_n:rd_val_dx.port4
rd_val_x[18] <= reg_n:rd_val_dx.port4
rd_val_x[19] <= reg_n:rd_val_dx.port4
rd_val_x[20] <= reg_n:rd_val_dx.port4
rd_val_x[21] <= reg_n:rd_val_dx.port4
rd_val_x[22] <= reg_n:rd_val_dx.port4
rd_val_x[23] <= reg_n:rd_val_dx.port4
rd_val_x[24] <= reg_n:rd_val_dx.port4
rd_val_x[25] <= reg_n:rd_val_dx.port4
rd_val_x[26] <= reg_n:rd_val_dx.port4
rd_val_x[27] <= reg_n:rd_val_dx.port4
rd_val_x[28] <= reg_n:rd_val_dx.port4
rd_val_x[29] <= reg_n:rd_val_dx.port4
rd_val_x[30] <= reg_n:rd_val_dx.port4
rd_val_x[31] <= reg_n:rd_val_dx.port4
WE_d => WE_d.IN1
WE_x <= reg_n:WE_dx.port4
decoded_instr_d[0] => decoded_instr_d[0].IN1
decoded_instr_d[1] => decoded_instr_d[1].IN1
decoded_instr_d[2] => decoded_instr_d[2].IN1
decoded_instr_d[3] => decoded_instr_d[3].IN1
decoded_instr_d[4] => decoded_instr_d[4].IN1
decoded_instr_d[5] => decoded_instr_d[5].IN1
decoded_instr_d[6] => decoded_instr_d[6].IN1
decoded_instr_d[7] => decoded_instr_d[7].IN1
decoded_instr_d[8] => decoded_instr_d[8].IN1
decoded_instr_d[9] => decoded_instr_d[9].IN1
decoded_instr_d[10] => decoded_instr_d[10].IN1
decoded_instr_d[11] => decoded_instr_d[11].IN1
decoded_instr_d[12] => decoded_instr_d[12].IN1
decoded_instr_d[13] => decoded_instr_d[13].IN1
decoded_instr_d[14] => decoded_instr_d[14].IN1
decoded_instr_d[15] => decoded_instr_d[15].IN1
decoded_instr_d[16] => decoded_instr_d[16].IN1
decoded_instr_d[17] => decoded_instr_d[17].IN1
decoded_instr_d[18] => decoded_instr_d[18].IN1
decoded_instr_d[19] => decoded_instr_d[19].IN1
decoded_instr_d[20] => decoded_instr_d[20].IN1
decoded_instr_x[0] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[1] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[2] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[3] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[4] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[5] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[6] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[7] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[8] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[9] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[10] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[11] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[12] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[13] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[14] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[15] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[16] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[17] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[18] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[19] <= reg_n:decoded_instr_dx.port4
decoded_instr_x[20] <= reg_n:decoded_instr_dx.port4
stop_dx_latch => stop_dx_latch.IN1


|processor|dx_latch:dx_latch0|pc_reg:dx_pc
clk => clk.IN1
nrst => nrst.IN1
PC_in[0] => PC_in[0].IN1
PC_in[1] => PC_in[1].IN1
PC_in[2] => PC_in[2].IN1
PC_in[3] => PC_in[3].IN1
PC_in[4] => PC_in[4].IN1
PC_in[5] => PC_in[5].IN1
PC_in[6] => PC_in[6].IN1
PC_in[7] => PC_in[7].IN1
PC_in[8] => PC_in[8].IN1
PC_in[9] => PC_in[9].IN1
PC_in[10] => PC_in[10].IN1
PC_in[11] => PC_in[11].IN1
PC_in[12] => PC_in[12].IN1
PC_in[13] => PC_in[13].IN1
PC_in[14] => PC_in[14].IN1
PC_in[15] => PC_in[15].IN1
PC_in[16] => PC_in[16].IN1
PC_in[17] => PC_in[17].IN1
PC_in[18] => PC_in[18].IN1
PC_in[19] => PC_in[19].IN1
PC_in[20] => PC_in[20].IN1
PC_in[21] => PC_in[21].IN1
PC_in[22] => PC_in[22].IN1
PC_in[23] => PC_in[23].IN1
PC_in[24] => PC_in[24].IN1
PC_in[25] => PC_in[25].IN1
PC_in[26] => PC_in[26].IN1
PC_in[27] => PC_in[27].IN1
PC_in[28] => PC_in[28].IN1
PC_in[29] => PC_in[29].IN1
PC_in[30] => PC_in[30].IN1
PC_in[31] => PC_in[31].IN1
PC_out[0] <= reg_n:reg_for_pc.port4
PC_out[1] <= reg_n:reg_for_pc.port4
PC_out[2] <= reg_n:reg_for_pc.port4
PC_out[3] <= reg_n:reg_for_pc.port4
PC_out[4] <= reg_n:reg_for_pc.port4
PC_out[5] <= reg_n:reg_for_pc.port4
PC_out[6] <= reg_n:reg_for_pc.port4
PC_out[7] <= reg_n:reg_for_pc.port4
PC_out[8] <= reg_n:reg_for_pc.port4
PC_out[9] <= reg_n:reg_for_pc.port4
PC_out[10] <= reg_n:reg_for_pc.port4
PC_out[11] <= reg_n:reg_for_pc.port4
PC_out[12] <= reg_n:reg_for_pc.port4
PC_out[13] <= reg_n:reg_for_pc.port4
PC_out[14] <= reg_n:reg_for_pc.port4
PC_out[15] <= reg_n:reg_for_pc.port4
PC_out[16] <= reg_n:reg_for_pc.port4
PC_out[17] <= reg_n:reg_for_pc.port4
PC_out[18] <= reg_n:reg_for_pc.port4
PC_out[19] <= reg_n:reg_for_pc.port4
PC_out[20] <= reg_n:reg_for_pc.port4
PC_out[21] <= reg_n:reg_for_pc.port4
PC_out[22] <= reg_n:reg_for_pc.port4
PC_out[23] <= reg_n:reg_for_pc.port4
PC_out[24] <= reg_n:reg_for_pc.port4
PC_out[25] <= reg_n:reg_for_pc.port4
PC_out[26] <= reg_n:reg_for_pc.port4
PC_out[27] <= reg_n:reg_for_pc.port4
PC_out[28] <= reg_n:reg_for_pc.port4
PC_out[29] <= reg_n:reg_for_pc.port4
PC_out[30] <= reg_n:reg_for_pc.port4
PC_out[31] <= reg_n:reg_for_pc.port4
data_dependency => _.IN1


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|pc_reg:dx_pc|reg_n:reg_for_pc|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:WE_dx
clk => clk.IN1
nrst => nrst.IN1
en => en.IN1
D[0] => D[0].IN1
Q[0] <= mydffe:loop1[0].a_dff.q


|processor|dx_latch:dx_latch0|reg_n:WE_dx|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_dx
clk => clk.IN5
nrst => nrst.IN5
en => en.IN5
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q


|processor|dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_dx|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx
clk => clk.IN21
nrst => nrst.IN21
en => en.IN21
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:decoded_instr_dx|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx
clk => clk.IN27
nrst => nrst.IN27
en => en.IN27
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:T_dx|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rs_val_dx|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rt_val_dx|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|dx_latch:dx_latch0|reg_n:rd_val_dx|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1
data_operandA[0] => data_operandA[0].IN7
data_operandA[1] => data_operandA[1].IN7
data_operandA[2] => data_operandA[2].IN7
data_operandA[3] => data_operandA[3].IN7
data_operandA[4] => data_operandA[4].IN7
data_operandA[5] => data_operandA[5].IN7
data_operandA[6] => data_operandA[6].IN7
data_operandA[7] => data_operandA[7].IN7
data_operandA[8] => data_operandA[8].IN7
data_operandA[9] => data_operandA[9].IN7
data_operandA[10] => data_operandA[10].IN7
data_operandA[11] => data_operandA[11].IN7
data_operandA[12] => data_operandA[12].IN7
data_operandA[13] => data_operandA[13].IN7
data_operandA[14] => data_operandA[14].IN7
data_operandA[15] => data_operandA[15].IN7
data_operandA[16] => data_operandA[16].IN7
data_operandA[17] => data_operandA[17].IN7
data_operandA[18] => data_operandA[18].IN7
data_operandA[19] => data_operandA[19].IN7
data_operandA[20] => data_operandA[20].IN7
data_operandA[21] => data_operandA[21].IN7
data_operandA[22] => data_operandA[22].IN7
data_operandA[23] => data_operandA[23].IN7
data_operandA[24] => data_operandA[24].IN7
data_operandA[25] => data_operandA[25].IN7
data_operandA[26] => data_operandA[26].IN7
data_operandA[27] => data_operandA[27].IN7
data_operandA[28] => data_operandA[28].IN7
data_operandA[29] => data_operandA[29].IN7
data_operandA[30] => data_operandA[30].IN7
data_operandA[31] => data_operandA[31].IN7
data_operandB[0] => data_operandB[0].IN5
data_operandB[1] => data_operandB[1].IN5
data_operandB[2] => data_operandB[2].IN5
data_operandB[3] => data_operandB[3].IN5
data_operandB[4] => data_operandB[4].IN5
data_operandB[5] => data_operandB[5].IN5
data_operandB[6] => data_operandB[6].IN5
data_operandB[7] => data_operandB[7].IN5
data_operandB[8] => data_operandB[8].IN5
data_operandB[9] => data_operandB[9].IN5
data_operandB[10] => data_operandB[10].IN5
data_operandB[11] => data_operandB[11].IN5
data_operandB[12] => data_operandB[12].IN5
data_operandB[13] => data_operandB[13].IN5
data_operandB[14] => data_operandB[14].IN5
data_operandB[15] => data_operandB[15].IN5
data_operandB[16] => data_operandB[16].IN5
data_operandB[17] => data_operandB[17].IN5
data_operandB[18] => data_operandB[18].IN5
data_operandB[19] => data_operandB[19].IN5
data_operandB[20] => data_operandB[20].IN5
data_operandB[21] => data_operandB[21].IN5
data_operandB[22] => data_operandB[22].IN5
data_operandB[23] => data_operandB[23].IN5
data_operandB[24] => data_operandB[24].IN5
data_operandB[25] => data_operandB[25].IN5
data_operandB[26] => data_operandB[26].IN5
data_operandB[27] => data_operandB[27].IN5
data_operandB[28] => data_operandB[28].IN5
data_operandB[29] => data_operandB[29].IN5
data_operandB[30] => data_operandB[30].IN5
data_operandB[31] => data_operandB[31].IN5
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN1
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= r31.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Comparer:comp.port2
isLessThan <= Comparer:comp.port3
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp
A[0] => A[0].IN2
A[1] => A[1].IN2
A[2] => A[2].IN2
A[3] => A[3].IN2
A[4] => A[4].IN2
A[5] => A[5].IN2
A[6] => A[6].IN2
A[7] => A[7].IN2
A[8] => A[8].IN2
A[9] => A[9].IN2
A[10] => A[10].IN2
A[11] => A[11].IN2
A[12] => A[12].IN2
A[13] => A[13].IN2
A[14] => A[14].IN2
A[15] => A[15].IN2
A[16] => A[16].IN2
A[17] => A[17].IN2
A[18] => A[18].IN2
A[19] => A[19].IN2
A[20] => A[20].IN2
A[21] => A[21].IN2
A[22] => A[22].IN2
A[23] => A[23].IN2
A[24] => A[24].IN2
A[25] => A[25].IN2
A[26] => A[26].IN2
A[27] => A[27].IN2
A[28] => A[28].IN2
A[29] => A[29].IN2
A[30] => A[30].IN2
A[31] => A[31].IN1
B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
B[4] => B[4].IN2
B[5] => B[5].IN2
B[6] => B[6].IN2
B[7] => B[7].IN2
B[8] => B[8].IN2
B[9] => B[9].IN2
B[10] => B[10].IN2
B[11] => B[11].IN2
B[12] => B[12].IN2
B[13] => B[13].IN2
B[14] => B[14].IN2
B[15] => B[15].IN2
B[16] => B[16].IN2
B[17] => B[17].IN2
B[18] => B[18].IN2
B[19] => B[19].IN2
B[20] => B[20].IN2
B[21] => B[21].IN2
B[22] => B[22].IN2
B[23] => B[23].IN2
B[24] => B[24].IN2
B[25] => B[25].IN2
B[26] => B[26].IN2
B[27] => B[27].IN2
B[28] => B[28].IN2
B[29] => B[29].IN2
B[30] => B[30].IN2
B[31] => B[31].IN1
NotEqual <= NotEqual.DB_MAX_OUTPUT_PORT_TYPE
LessThan <= LessThan.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub11
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_invert0[0].IN1
b[1] => b_invert0[1].IN1
b[2] => b_invert0[2].IN1
b[3] => b_invert0[3].IN1
b[4] => b_invert0[4].IN1
b[5] => b_invert0[5].IN1
b[6] => b_invert0[6].IN1
b[7] => b_invert0[7].IN1
b[8] => b_invert0[8].IN1
b[9] => b_invert0[9].IN1
b[10] => b_invert0[10].IN1
b[11] => b_invert0[11].IN1
b[12] => b_invert0[12].IN1
b[13] => b_invert0[13].IN1
b[14] => b_invert0[14].IN1
b[15] => b_invert0[15].IN1
b[16] => b_invert0[16].IN1
b[17] => b_invert0[17].IN1
b[18] => b_invert0[18].IN1
b[19] => b_invert0[19].IN1
b[20] => b_invert0[20].IN1
b[21] => b_invert0[21].IN1
b[22] => b_invert0[22].IN1
b[23] => b_invert0[23].IN1
b[24] => b_invert0[24].IN1
b[25] => b_invert0[25].IN1
b[26] => b_invert0[26].IN1
b[27] => b_invert0[27].IN1
b[28] => b_invert0[28].IN1
b[29] => b_invert0[29].IN1
b[30] => b_invert0[30].IN1
b[31] => b_invert0[31].IN1
difference[0] <= Adder32:complement.port3
difference[1] <= Adder32:complement.port3
difference[2] <= Adder32:complement.port3
difference[3] <= Adder32:complement.port3
difference[4] <= Adder32:complement.port3
difference[5] <= Adder32:complement.port3
difference[6] <= Adder32:complement.port3
difference[7] <= Adder32:complement.port3
difference[8] <= Adder32:complement.port3
difference[9] <= Adder32:complement.port3
difference[10] <= Adder32:complement.port3
difference[11] <= Adder32:complement.port3
difference[12] <= Adder32:complement.port3
difference[13] <= Adder32:complement.port3
difference[14] <= Adder32:complement.port3
difference[15] <= Adder32:complement.port3
difference[16] <= Adder32:complement.port3
difference[17] <= Adder32:complement.port3
difference[18] <= Adder32:complement.port3
difference[19] <= Adder32:complement.port3
difference[20] <= Adder32:complement.port3
difference[21] <= Adder32:complement.port3
difference[22] <= Adder32:complement.port3
difference[23] <= Adder32:complement.port3
difference[24] <= Adder32:complement.port3
difference[25] <= Adder32:complement.port3
difference[26] <= Adder32:complement.port3
difference[27] <= Adder32:complement.port3
difference[28] <= Adder32:complement.port3
difference[29] <= Adder32:complement.port3
difference[30] <= Adder32:complement.port3
difference[31] <= Adder32:complement.port3
c_out <= Adder32:complement.port4


|processor|alu:alu_1|Comparer:comp|Subber32:sub11|Adder32:complement
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub11|Adder32:complement|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Comparer0:c1
a[0] => temp[1].DATAA
a[1] => temp[1].OUTPUTSELECT
a[2] => temp[2].OUTPUTSELECT
a[3] => temp[3].OUTPUTSELECT
a[4] => temp[4].OUTPUTSELECT
a[5] => temp[5].OUTPUTSELECT
a[6] => temp[6].OUTPUTSELECT
a[7] => temp[7].OUTPUTSELECT
a[8] => temp[8].OUTPUTSELECT
a[9] => temp[9].OUTPUTSELECT
a[10] => temp[10].OUTPUTSELECT
a[11] => temp[11].OUTPUTSELECT
a[12] => temp[12].OUTPUTSELECT
a[13] => temp[13].OUTPUTSELECT
a[14] => temp[14].OUTPUTSELECT
a[15] => temp[15].OUTPUTSELECT
a[16] => temp[16].OUTPUTSELECT
a[17] => temp[17].OUTPUTSELECT
a[18] => temp[18].OUTPUTSELECT
a[19] => temp[19].OUTPUTSELECT
a[20] => temp[20].OUTPUTSELECT
a[21] => temp[21].OUTPUTSELECT
a[22] => temp[22].OUTPUTSELECT
a[23] => temp[23].OUTPUTSELECT
a[24] => temp[24].OUTPUTSELECT
a[25] => temp[25].OUTPUTSELECT
a[26] => temp[26].OUTPUTSELECT
a[27] => temp[27].OUTPUTSELECT
a[28] => temp[28].OUTPUTSELECT
a[29] => temp[29].OUTPUTSELECT
a[30] => temp[30].OUTPUTSELECT
a[31] => Positive.OUTPUTSELECT
a[31] => is0.OUTPUTSELECT
is0 <= is0.DB_MAX_OUTPUT_PORT_TYPE
Positive <= Positive.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub00
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_invert0[0].IN1
b[1] => b_invert0[1].IN1
b[2] => b_invert0[2].IN1
b[3] => b_invert0[3].IN1
b[4] => b_invert0[4].IN1
b[5] => b_invert0[5].IN1
b[6] => b_invert0[6].IN1
b[7] => b_invert0[7].IN1
b[8] => b_invert0[8].IN1
b[9] => b_invert0[9].IN1
b[10] => b_invert0[10].IN1
b[11] => b_invert0[11].IN1
b[12] => b_invert0[12].IN1
b[13] => b_invert0[13].IN1
b[14] => b_invert0[14].IN1
b[15] => b_invert0[15].IN1
b[16] => b_invert0[16].IN1
b[17] => b_invert0[17].IN1
b[18] => b_invert0[18].IN1
b[19] => b_invert0[19].IN1
b[20] => b_invert0[20].IN1
b[21] => b_invert0[21].IN1
b[22] => b_invert0[22].IN1
b[23] => b_invert0[23].IN1
b[24] => b_invert0[24].IN1
b[25] => b_invert0[25].IN1
b[26] => b_invert0[26].IN1
b[27] => b_invert0[27].IN1
b[28] => b_invert0[28].IN1
b[29] => b_invert0[29].IN1
b[30] => b_invert0[30].IN1
b[31] => b_invert0[31].IN1
difference[0] <= Adder32:complement.port3
difference[1] <= Adder32:complement.port3
difference[2] <= Adder32:complement.port3
difference[3] <= Adder32:complement.port3
difference[4] <= Adder32:complement.port3
difference[5] <= Adder32:complement.port3
difference[6] <= Adder32:complement.port3
difference[7] <= Adder32:complement.port3
difference[8] <= Adder32:complement.port3
difference[9] <= Adder32:complement.port3
difference[10] <= Adder32:complement.port3
difference[11] <= Adder32:complement.port3
difference[12] <= Adder32:complement.port3
difference[13] <= Adder32:complement.port3
difference[14] <= Adder32:complement.port3
difference[15] <= Adder32:complement.port3
difference[16] <= Adder32:complement.port3
difference[17] <= Adder32:complement.port3
difference[18] <= Adder32:complement.port3
difference[19] <= Adder32:complement.port3
difference[20] <= Adder32:complement.port3
difference[21] <= Adder32:complement.port3
difference[22] <= Adder32:complement.port3
difference[23] <= Adder32:complement.port3
difference[24] <= Adder32:complement.port3
difference[25] <= Adder32:complement.port3
difference[26] <= Adder32:complement.port3
difference[27] <= Adder32:complement.port3
difference[28] <= Adder32:complement.port3
difference[29] <= Adder32:complement.port3
difference[30] <= Adder32:complement.port3
difference[31] <= Adder32:complement.port3
c_out <= Adder32:complement.port4


|processor|alu:alu_1|Comparer:comp|Subber32:sub00|Adder32:complement
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub00|Adder32:complement|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Comparer:comp|Comparer0:c0
a[0] => temp[1].DATAA
a[1] => temp[1].OUTPUTSELECT
a[2] => temp[2].OUTPUTSELECT
a[3] => temp[3].OUTPUTSELECT
a[4] => temp[4].OUTPUTSELECT
a[5] => temp[5].OUTPUTSELECT
a[6] => temp[6].OUTPUTSELECT
a[7] => temp[7].OUTPUTSELECT
a[8] => temp[8].OUTPUTSELECT
a[9] => temp[9].OUTPUTSELECT
a[10] => temp[10].OUTPUTSELECT
a[11] => temp[11].OUTPUTSELECT
a[12] => temp[12].OUTPUTSELECT
a[13] => temp[13].OUTPUTSELECT
a[14] => temp[14].OUTPUTSELECT
a[15] => temp[15].OUTPUTSELECT
a[16] => temp[16].OUTPUTSELECT
a[17] => temp[17].OUTPUTSELECT
a[18] => temp[18].OUTPUTSELECT
a[19] => temp[19].OUTPUTSELECT
a[20] => temp[20].OUTPUTSELECT
a[21] => temp[21].OUTPUTSELECT
a[22] => temp[22].OUTPUTSELECT
a[23] => temp[23].OUTPUTSELECT
a[24] => temp[24].OUTPUTSELECT
a[25] => temp[25].OUTPUTSELECT
a[26] => temp[26].OUTPUTSELECT
a[27] => temp[27].OUTPUTSELECT
a[28] => temp[28].OUTPUTSELECT
a[29] => temp[29].OUTPUTSELECT
a[30] => temp[30].OUTPUTSELECT
a[31] => Positive.OUTPUTSELECT
a[31] => is0.OUTPUTSELECT
is0 <= is0.DB_MAX_OUTPUT_PORT_TYPE
Positive <= Positive.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|OPdecoder:decoder
opcode[0] => SUB.IN0
opcode[0] => OR.IN0
opcode[0] => SRA.IN0
opcode[0] => ADD.IN0
opcode[0] => AND.IN0
opcode[0] => SLL.IN0
opcode[1] => AND.IN1
opcode[1] => OR.IN1
opcode[1] => ADD.IN1
opcode[1] => SUB.IN1
opcode[1] => SLL.IN1
opcode[1] => SRA.IN1
opcode[2] => SLL.IN2
opcode[2] => SRA.IN2
opcode[2] => ADD.IN2
opcode[2] => SUB.IN2
opcode[2] => AND.IN2
opcode[2] => OR.IN2
opcode[3] => ADD.IN3
opcode[3] => SUB.IN3
opcode[3] => AND.IN3
opcode[3] => OR.IN3
opcode[3] => SLL.IN3
opcode[3] => SRA.IN3
opcode[4] => ADD.IN4
opcode[4] => SUB.IN4
opcode[4] => AND.IN4
opcode[4] => OR.IN4
opcode[4] => SLL.IN4
opcode[4] => SRA.IN4
ctrl_sig[0] <= ADD.DB_MAX_OUTPUT_PORT_TYPE
ctrl_sig[1] <= SUB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_sig[2] <= AND.DB_MAX_OUTPUT_PORT_TYPE
ctrl_sig[3] <= OR.DB_MAX_OUTPUT_PORT_TYPE
ctrl_sig[4] <= SLL.DB_MAX_OUTPUT_PORT_TYPE
ctrl_sig[5] <= SRA.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Adder32:adder
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Adder32:adder|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Adder32:adder|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Subber32:subber
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_invert0[0].IN1
b[1] => b_invert0[1].IN1
b[2] => b_invert0[2].IN1
b[3] => b_invert0[3].IN1
b[4] => b_invert0[4].IN1
b[5] => b_invert0[5].IN1
b[6] => b_invert0[6].IN1
b[7] => b_invert0[7].IN1
b[8] => b_invert0[8].IN1
b[9] => b_invert0[9].IN1
b[10] => b_invert0[10].IN1
b[11] => b_invert0[11].IN1
b[12] => b_invert0[12].IN1
b[13] => b_invert0[13].IN1
b[14] => b_invert0[14].IN1
b[15] => b_invert0[15].IN1
b[16] => b_invert0[16].IN1
b[17] => b_invert0[17].IN1
b[18] => b_invert0[18].IN1
b[19] => b_invert0[19].IN1
b[20] => b_invert0[20].IN1
b[21] => b_invert0[21].IN1
b[22] => b_invert0[22].IN1
b[23] => b_invert0[23].IN1
b[24] => b_invert0[24].IN1
b[25] => b_invert0[25].IN1
b[26] => b_invert0[26].IN1
b[27] => b_invert0[27].IN1
b[28] => b_invert0[28].IN1
b[29] => b_invert0[29].IN1
b[30] => b_invert0[30].IN1
b[31] => b_invert0[31].IN1
difference[0] <= Adder32:complement.port3
difference[1] <= Adder32:complement.port3
difference[2] <= Adder32:complement.port3
difference[3] <= Adder32:complement.port3
difference[4] <= Adder32:complement.port3
difference[5] <= Adder32:complement.port3
difference[6] <= Adder32:complement.port3
difference[7] <= Adder32:complement.port3
difference[8] <= Adder32:complement.port3
difference[9] <= Adder32:complement.port3
difference[10] <= Adder32:complement.port3
difference[11] <= Adder32:complement.port3
difference[12] <= Adder32:complement.port3
difference[13] <= Adder32:complement.port3
difference[14] <= Adder32:complement.port3
difference[15] <= Adder32:complement.port3
difference[16] <= Adder32:complement.port3
difference[17] <= Adder32:complement.port3
difference[18] <= Adder32:complement.port3
difference[19] <= Adder32:complement.port3
difference[20] <= Adder32:complement.port3
difference[21] <= Adder32:complement.port3
difference[22] <= Adder32:complement.port3
difference[23] <= Adder32:complement.port3
difference[24] <= Adder32:complement.port3
difference[25] <= Adder32:complement.port3
difference[26] <= Adder32:complement.port3
difference[27] <= Adder32:complement.port3
difference[28] <= Adder32:complement.port3
difference[29] <= Adder32:complement.port3
difference[30] <= Adder32:complement.port3
difference[31] <= Adder32:complement.port3
c_out <= Adder32:complement.port4


|processor|alu:alu_1|Subber32:subber|Adder32:complement
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|Subber32:subber|Adder32:complement|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|OR32:orer
a[0] => comb.IN0
a[1] => comb.IN0
a[2] => comb.IN0
a[3] => comb.IN0
a[4] => comb.IN0
a[5] => comb.IN0
a[6] => comb.IN0
a[7] => comb.IN0
a[8] => comb.IN0
a[9] => comb.IN0
a[10] => comb.IN0
a[11] => comb.IN0
a[12] => comb.IN0
a[13] => comb.IN0
a[14] => comb.IN0
a[15] => comb.IN0
a[16] => comb.IN0
a[17] => comb.IN0
a[18] => comb.IN0
a[19] => comb.IN0
a[20] => comb.IN0
a[21] => comb.IN0
a[22] => comb.IN0
a[23] => comb.IN0
a[24] => comb.IN0
a[25] => comb.IN0
a[26] => comb.IN0
a[27] => comb.IN0
a[28] => comb.IN0
a[29] => comb.IN0
a[30] => comb.IN0
a[31] => comb.IN0
b[0] => comb.IN1
b[1] => comb.IN1
b[2] => comb.IN1
b[3] => comb.IN1
b[4] => comb.IN1
b[5] => comb.IN1
b[6] => comb.IN1
b[7] => comb.IN1
b[8] => comb.IN1
b[9] => comb.IN1
b[10] => comb.IN1
b[11] => comb.IN1
b[12] => comb.IN1
b[13] => comb.IN1
b[14] => comb.IN1
b[15] => comb.IN1
b[16] => comb.IN1
b[17] => comb.IN1
b[18] => comb.IN1
b[19] => comb.IN1
b[20] => comb.IN1
b[21] => comb.IN1
b[22] => comb.IN1
b[23] => comb.IN1
b[24] => comb.IN1
b[25] => comb.IN1
b[26] => comb.IN1
b[27] => comb.IN1
b[28] => comb.IN1
b[29] => comb.IN1
b[30] => comb.IN1
b[31] => comb.IN1
result[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|AND32:ander
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => ~NO_FANOUT~
a[3] => ~NO_FANOUT~
a[4] => ~NO_FANOUT~
a[5] => ~NO_FANOUT~
a[6] => ~NO_FANOUT~
a[7] => ~NO_FANOUT~
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
b[0] => loop[0].a.DATAIN
b[1] => loop[1].a.DATAIN
b[2] => loop[2].a.DATAIN
b[3] => loop[3].a.DATAIN
b[4] => loop[4].a.DATAIN
b[5] => loop[5].a.DATAIN
b[6] => loop[6].a.DATAIN
b[7] => loop[7].a.DATAIN
b[8] => loop[8].a.DATAIN
b[9] => loop[9].a.DATAIN
b[10] => loop[10].a.DATAIN
b[11] => loop[11].a.DATAIN
b[12] => loop[12].a.DATAIN
b[13] => loop[13].a.DATAIN
b[14] => loop[14].a.DATAIN
b[15] => loop[15].a.DATAIN
b[16] => loop[16].a.DATAIN
b[17] => loop[17].a.DATAIN
b[18] => loop[18].a.DATAIN
b[19] => loop[19].a.DATAIN
b[20] => loop[20].a.DATAIN
b[21] => loop[21].a.DATAIN
b[22] => loop[22].a.DATAIN
b[23] => loop[23].a.DATAIN
b[24] => loop[24].a.DATAIN
b[25] => loop[25].a.DATAIN
b[26] => loop[26].a.DATAIN
b[27] => loop[27].a.DATAIN
b[28] => loop[28].a.DATAIN
b[29] => loop[29].a.DATAIN
b[30] => loop[30].a.DATAIN
b[31] => loop[31].a.DATAIN
result[0] <= loop[0].a.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= loop[1].a.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= loop[2].a.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= loop[3].a.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= loop[4].a.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= loop[5].a.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= loop[6].a.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= loop[7].a.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= loop[8].a.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= loop[9].a.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= loop[10].a.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= loop[11].a.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= loop[12].a.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= loop[13].a.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= loop[14].a.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= loop[15].a.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= loop[16].a.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= loop[17].a.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= loop[18].a.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= loop[19].a.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= loop[20].a.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= loop[21].a.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= loop[22].a.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= loop[23].a.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= loop[24].a.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= loop[25].a.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= loop[26].a.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= loop[27].a.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= loop[28].a.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= loop[29].a.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= loop[30].a.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= loop[31].a.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|SLL32:sller
a[0] => y4[16].DATAB
a[0] => y4[0].DATAA
a[1] => y4[17].DATAB
a[1] => y4[1].DATAA
a[2] => y4[18].DATAB
a[2] => y4[2].DATAA
a[3] => y4[19].DATAB
a[3] => y4[3].DATAA
a[4] => y4[20].DATAB
a[4] => y4[4].DATAA
a[5] => y4[21].DATAB
a[5] => y4[5].DATAA
a[6] => y4[22].DATAB
a[6] => y4[6].DATAA
a[7] => y4[23].DATAB
a[7] => y4[7].DATAA
a[8] => y4[24].DATAB
a[8] => y4[8].DATAA
a[9] => y4[25].DATAB
a[9] => y4[9].DATAA
a[10] => y4[26].DATAB
a[10] => y4[10].DATAA
a[11] => y4[27].DATAB
a[11] => y4[11].DATAA
a[12] => y4[28].DATAB
a[12] => y4[12].DATAA
a[13] => y4[29].DATAB
a[13] => y4[13].DATAA
a[14] => y4[30].DATAB
a[14] => y4[14].DATAA
a[15] => y4[31].DATAB
a[15] => y4[15].DATAA
a[16] => y4[16].DATAA
a[17] => y4[17].DATAA
a[18] => y4[18].DATAA
a[19] => y4[19].DATAA
a[20] => y4[20].DATAA
a[21] => y4[21].DATAA
a[22] => y4[22].DATAA
a[23] => y4[23].DATAA
a[24] => y4[24].DATAA
a[25] => y4[25].DATAA
a[26] => y4[26].DATAA
a[27] => y4[27].DATAA
a[28] => y4[28].DATAA
a[29] => y4[29].DATAA
a[30] => y4[30].DATAA
a[31] => y4[31].DATAA
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[1] => y1[31].OUTPUTSELECT
shiftamt[1] => y1[30].OUTPUTSELECT
shiftamt[1] => y1[29].OUTPUTSELECT
shiftamt[1] => y1[28].OUTPUTSELECT
shiftamt[1] => y1[27].OUTPUTSELECT
shiftamt[1] => y1[26].OUTPUTSELECT
shiftamt[1] => y1[25].OUTPUTSELECT
shiftamt[1] => y1[24].OUTPUTSELECT
shiftamt[1] => y1[23].OUTPUTSELECT
shiftamt[1] => y1[22].OUTPUTSELECT
shiftamt[1] => y1[21].OUTPUTSELECT
shiftamt[1] => y1[20].OUTPUTSELECT
shiftamt[1] => y1[19].OUTPUTSELECT
shiftamt[1] => y1[18].OUTPUTSELECT
shiftamt[1] => y1[17].OUTPUTSELECT
shiftamt[1] => y1[16].OUTPUTSELECT
shiftamt[1] => y1[15].OUTPUTSELECT
shiftamt[1] => y1[14].OUTPUTSELECT
shiftamt[1] => y1[13].OUTPUTSELECT
shiftamt[1] => y1[12].OUTPUTSELECT
shiftamt[1] => y1[11].OUTPUTSELECT
shiftamt[1] => y1[10].OUTPUTSELECT
shiftamt[1] => y1[9].OUTPUTSELECT
shiftamt[1] => y1[8].OUTPUTSELECT
shiftamt[1] => y1[7].OUTPUTSELECT
shiftamt[1] => y1[6].OUTPUTSELECT
shiftamt[1] => y1[5].OUTPUTSELECT
shiftamt[1] => y1[4].OUTPUTSELECT
shiftamt[1] => y1[3].OUTPUTSELECT
shiftamt[1] => y1[2].OUTPUTSELECT
shiftamt[1] => y1[1].OUTPUTSELECT
shiftamt[1] => y1[0].OUTPUTSELECT
shiftamt[2] => y2[31].OUTPUTSELECT
shiftamt[2] => y2[30].OUTPUTSELECT
shiftamt[2] => y2[29].OUTPUTSELECT
shiftamt[2] => y2[28].OUTPUTSELECT
shiftamt[2] => y2[27].OUTPUTSELECT
shiftamt[2] => y2[26].OUTPUTSELECT
shiftamt[2] => y2[25].OUTPUTSELECT
shiftamt[2] => y2[24].OUTPUTSELECT
shiftamt[2] => y2[23].OUTPUTSELECT
shiftamt[2] => y2[22].OUTPUTSELECT
shiftamt[2] => y2[21].OUTPUTSELECT
shiftamt[2] => y2[20].OUTPUTSELECT
shiftamt[2] => y2[19].OUTPUTSELECT
shiftamt[2] => y2[18].OUTPUTSELECT
shiftamt[2] => y2[17].OUTPUTSELECT
shiftamt[2] => y2[16].OUTPUTSELECT
shiftamt[2] => y2[15].OUTPUTSELECT
shiftamt[2] => y2[14].OUTPUTSELECT
shiftamt[2] => y2[13].OUTPUTSELECT
shiftamt[2] => y2[12].OUTPUTSELECT
shiftamt[2] => y2[11].OUTPUTSELECT
shiftamt[2] => y2[10].OUTPUTSELECT
shiftamt[2] => y2[9].OUTPUTSELECT
shiftamt[2] => y2[8].OUTPUTSELECT
shiftamt[2] => y2[7].OUTPUTSELECT
shiftamt[2] => y2[6].OUTPUTSELECT
shiftamt[2] => y2[5].OUTPUTSELECT
shiftamt[2] => y2[4].OUTPUTSELECT
shiftamt[2] => y2[3].OUTPUTSELECT
shiftamt[2] => y2[2].OUTPUTSELECT
shiftamt[2] => y2[1].OUTPUTSELECT
shiftamt[2] => y2[0].OUTPUTSELECT
shiftamt[3] => y3[31].OUTPUTSELECT
shiftamt[3] => y3[30].OUTPUTSELECT
shiftamt[3] => y3[29].OUTPUTSELECT
shiftamt[3] => y3[28].OUTPUTSELECT
shiftamt[3] => y3[27].OUTPUTSELECT
shiftamt[3] => y3[26].OUTPUTSELECT
shiftamt[3] => y3[25].OUTPUTSELECT
shiftamt[3] => y3[24].OUTPUTSELECT
shiftamt[3] => y3[23].OUTPUTSELECT
shiftamt[3] => y3[22].OUTPUTSELECT
shiftamt[3] => y3[21].OUTPUTSELECT
shiftamt[3] => y3[20].OUTPUTSELECT
shiftamt[3] => y3[19].OUTPUTSELECT
shiftamt[3] => y3[18].OUTPUTSELECT
shiftamt[3] => y3[17].OUTPUTSELECT
shiftamt[3] => y3[16].OUTPUTSELECT
shiftamt[3] => y3[15].OUTPUTSELECT
shiftamt[3] => y3[14].OUTPUTSELECT
shiftamt[3] => y3[13].OUTPUTSELECT
shiftamt[3] => y3[12].OUTPUTSELECT
shiftamt[3] => y3[11].OUTPUTSELECT
shiftamt[3] => y3[10].OUTPUTSELECT
shiftamt[3] => y3[9].OUTPUTSELECT
shiftamt[3] => y3[8].OUTPUTSELECT
shiftamt[3] => y3[7].OUTPUTSELECT
shiftamt[3] => y3[6].OUTPUTSELECT
shiftamt[3] => y3[5].OUTPUTSELECT
shiftamt[3] => y3[4].OUTPUTSELECT
shiftamt[3] => y3[3].OUTPUTSELECT
shiftamt[3] => y3[2].OUTPUTSELECT
shiftamt[3] => y3[1].OUTPUTSELECT
shiftamt[3] => y3[0].OUTPUTSELECT
shiftamt[4] => y4[31].OUTPUTSELECT
shiftamt[4] => y4[30].OUTPUTSELECT
shiftamt[4] => y4[29].OUTPUTSELECT
shiftamt[4] => y4[28].OUTPUTSELECT
shiftamt[4] => y4[27].OUTPUTSELECT
shiftamt[4] => y4[26].OUTPUTSELECT
shiftamt[4] => y4[25].OUTPUTSELECT
shiftamt[4] => y4[24].OUTPUTSELECT
shiftamt[4] => y4[23].OUTPUTSELECT
shiftamt[4] => y4[22].OUTPUTSELECT
shiftamt[4] => y4[21].OUTPUTSELECT
shiftamt[4] => y4[20].OUTPUTSELECT
shiftamt[4] => y4[19].OUTPUTSELECT
shiftamt[4] => y4[18].OUTPUTSELECT
shiftamt[4] => y4[17].OUTPUTSELECT
shiftamt[4] => y4[16].OUTPUTSELECT
shiftamt[4] => y4[15].OUTPUTSELECT
shiftamt[4] => y4[14].OUTPUTSELECT
shiftamt[4] => y4[13].OUTPUTSELECT
shiftamt[4] => y4[12].OUTPUTSELECT
shiftamt[4] => y4[11].OUTPUTSELECT
shiftamt[4] => y4[10].OUTPUTSELECT
shiftamt[4] => y4[9].OUTPUTSELECT
shiftamt[4] => y4[8].OUTPUTSELECT
shiftamt[4] => y4[7].OUTPUTSELECT
shiftamt[4] => y4[6].OUTPUTSELECT
shiftamt[4] => y4[5].OUTPUTSELECT
shiftamt[4] => y4[4].OUTPUTSELECT
shiftamt[4] => y4[3].OUTPUTSELECT
shiftamt[4] => y4[2].OUTPUTSELECT
shiftamt[4] => y4[1].OUTPUTSELECT
shiftamt[4] => y4[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:alu_1|SRA32:sraer
a[0] => y4[0].DATAA
a[1] => y4[1].DATAA
a[2] => y4[2].DATAA
a[3] => y4[3].DATAA
a[4] => y4[4].DATAA
a[5] => y4[5].DATAA
a[6] => y4[6].DATAA
a[7] => y4[7].DATAA
a[8] => y4[8].DATAA
a[9] => y4[9].DATAA
a[10] => y4[10].DATAA
a[11] => y4[11].DATAA
a[12] => y4[12].DATAA
a[13] => y4[13].DATAA
a[14] => y4[14].DATAA
a[15] => y4[15].DATAA
a[16] => y4[16].DATAA
a[16] => y4[0].DATAB
a[17] => y4[17].DATAA
a[17] => y4[1].DATAB
a[18] => y4[18].DATAA
a[18] => y4[2].DATAB
a[19] => y4[19].DATAA
a[19] => y4[3].DATAB
a[20] => y4[20].DATAA
a[20] => y4[4].DATAB
a[21] => y4[21].DATAA
a[21] => y4[5].DATAB
a[22] => y4[22].DATAA
a[22] => y4[6].DATAB
a[23] => y4[23].DATAA
a[23] => y4[7].DATAB
a[24] => y4[24].DATAA
a[24] => y4[8].DATAB
a[25] => y4[25].DATAA
a[25] => y4[9].DATAB
a[26] => y4[26].DATAA
a[26] => y4[10].DATAB
a[27] => y4[27].DATAA
a[27] => y4[11].DATAB
a[28] => y4[28].DATAA
a[28] => y4[12].DATAB
a[29] => y4[29].DATAA
a[29] => y4[13].DATAB
a[30] => y4[30].DATAA
a[30] => y4[14].DATAB
a[31] => y4[30].DATAB
a[31] => y4[29].DATAB
a[31] => y4[28].DATAB
a[31] => y4[27].DATAB
a[31] => y4[26].DATAB
a[31] => y4[25].DATAB
a[31] => y4[24].DATAB
a[31] => y4[23].DATAB
a[31] => y4[22].DATAB
a[31] => y4[21].DATAB
a[31] => y4[20].DATAB
a[31] => y4[19].DATAB
a[31] => y4[18].DATAB
a[31] => y4[17].DATAB
a[31] => y4[16].DATAB
a[31] => y3[30].DATAB
a[31] => y3[29].DATAB
a[31] => y3[28].DATAB
a[31] => y3[27].DATAB
a[31] => y3[26].DATAB
a[31] => y3[25].DATAB
a[31] => y3[24].DATAB
a[31] => y2[30].DATAB
a[31] => y2[29].DATAB
a[31] => y2[28].DATAB
a[31] => y1[30].DATAB
a[31] => y4[15].DATAB
a[31] => y3[23].DATAB
a[31] => y2[27].DATAB
a[31] => y1[29].DATAB
a[31] => result.DATAB
a[31] => result[31].DATAIN
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[1] => y1[30].OUTPUTSELECT
shiftamt[1] => y1[29].OUTPUTSELECT
shiftamt[1] => y1[28].OUTPUTSELECT
shiftamt[1] => y1[27].OUTPUTSELECT
shiftamt[1] => y1[26].OUTPUTSELECT
shiftamt[1] => y1[25].OUTPUTSELECT
shiftamt[1] => y1[24].OUTPUTSELECT
shiftamt[1] => y1[23].OUTPUTSELECT
shiftamt[1] => y1[22].OUTPUTSELECT
shiftamt[1] => y1[21].OUTPUTSELECT
shiftamt[1] => y1[20].OUTPUTSELECT
shiftamt[1] => y1[19].OUTPUTSELECT
shiftamt[1] => y1[18].OUTPUTSELECT
shiftamt[1] => y1[17].OUTPUTSELECT
shiftamt[1] => y1[16].OUTPUTSELECT
shiftamt[1] => y1[15].OUTPUTSELECT
shiftamt[1] => y1[14].OUTPUTSELECT
shiftamt[1] => y1[13].OUTPUTSELECT
shiftamt[1] => y1[12].OUTPUTSELECT
shiftamt[1] => y1[11].OUTPUTSELECT
shiftamt[1] => y1[10].OUTPUTSELECT
shiftamt[1] => y1[9].OUTPUTSELECT
shiftamt[1] => y1[8].OUTPUTSELECT
shiftamt[1] => y1[7].OUTPUTSELECT
shiftamt[1] => y1[6].OUTPUTSELECT
shiftamt[1] => y1[5].OUTPUTSELECT
shiftamt[1] => y1[4].OUTPUTSELECT
shiftamt[1] => y1[3].OUTPUTSELECT
shiftamt[1] => y1[2].OUTPUTSELECT
shiftamt[1] => y1[1].OUTPUTSELECT
shiftamt[1] => y1[0].OUTPUTSELECT
shiftamt[2] => y2[30].OUTPUTSELECT
shiftamt[2] => y2[29].OUTPUTSELECT
shiftamt[2] => y2[28].OUTPUTSELECT
shiftamt[2] => y2[27].OUTPUTSELECT
shiftamt[2] => y2[26].OUTPUTSELECT
shiftamt[2] => y2[25].OUTPUTSELECT
shiftamt[2] => y2[24].OUTPUTSELECT
shiftamt[2] => y2[23].OUTPUTSELECT
shiftamt[2] => y2[22].OUTPUTSELECT
shiftamt[2] => y2[21].OUTPUTSELECT
shiftamt[2] => y2[20].OUTPUTSELECT
shiftamt[2] => y2[19].OUTPUTSELECT
shiftamt[2] => y2[18].OUTPUTSELECT
shiftamt[2] => y2[17].OUTPUTSELECT
shiftamt[2] => y2[16].OUTPUTSELECT
shiftamt[2] => y2[15].OUTPUTSELECT
shiftamt[2] => y2[14].OUTPUTSELECT
shiftamt[2] => y2[13].OUTPUTSELECT
shiftamt[2] => y2[12].OUTPUTSELECT
shiftamt[2] => y2[11].OUTPUTSELECT
shiftamt[2] => y2[10].OUTPUTSELECT
shiftamt[2] => y2[9].OUTPUTSELECT
shiftamt[2] => y2[8].OUTPUTSELECT
shiftamt[2] => y2[7].OUTPUTSELECT
shiftamt[2] => y2[6].OUTPUTSELECT
shiftamt[2] => y2[5].OUTPUTSELECT
shiftamt[2] => y2[4].OUTPUTSELECT
shiftamt[2] => y2[3].OUTPUTSELECT
shiftamt[2] => y2[2].OUTPUTSELECT
shiftamt[2] => y2[1].OUTPUTSELECT
shiftamt[2] => y2[0].OUTPUTSELECT
shiftamt[3] => y3[30].OUTPUTSELECT
shiftamt[3] => y3[29].OUTPUTSELECT
shiftamt[3] => y3[28].OUTPUTSELECT
shiftamt[3] => y3[27].OUTPUTSELECT
shiftamt[3] => y3[26].OUTPUTSELECT
shiftamt[3] => y3[25].OUTPUTSELECT
shiftamt[3] => y3[24].OUTPUTSELECT
shiftamt[3] => y3[23].OUTPUTSELECT
shiftamt[3] => y3[22].OUTPUTSELECT
shiftamt[3] => y3[21].OUTPUTSELECT
shiftamt[3] => y3[20].OUTPUTSELECT
shiftamt[3] => y3[19].OUTPUTSELECT
shiftamt[3] => y3[18].OUTPUTSELECT
shiftamt[3] => y3[17].OUTPUTSELECT
shiftamt[3] => y3[16].OUTPUTSELECT
shiftamt[3] => y3[15].OUTPUTSELECT
shiftamt[3] => y3[14].OUTPUTSELECT
shiftamt[3] => y3[13].OUTPUTSELECT
shiftamt[3] => y3[12].OUTPUTSELECT
shiftamt[3] => y3[11].OUTPUTSELECT
shiftamt[3] => y3[10].OUTPUTSELECT
shiftamt[3] => y3[9].OUTPUTSELECT
shiftamt[3] => y3[8].OUTPUTSELECT
shiftamt[3] => y3[7].OUTPUTSELECT
shiftamt[3] => y3[6].OUTPUTSELECT
shiftamt[3] => y3[5].OUTPUTSELECT
shiftamt[3] => y3[4].OUTPUTSELECT
shiftamt[3] => y3[3].OUTPUTSELECT
shiftamt[3] => y3[2].OUTPUTSELECT
shiftamt[3] => y3[1].OUTPUTSELECT
shiftamt[3] => y3[0].OUTPUTSELECT
shiftamt[4] => y4[30].OUTPUTSELECT
shiftamt[4] => y4[29].OUTPUTSELECT
shiftamt[4] => y4[28].OUTPUTSELECT
shiftamt[4] => y4[27].OUTPUTSELECT
shiftamt[4] => y4[26].OUTPUTSELECT
shiftamt[4] => y4[25].OUTPUTSELECT
shiftamt[4] => y4[24].OUTPUTSELECT
shiftamt[4] => y4[23].OUTPUTSELECT
shiftamt[4] => y4[22].OUTPUTSELECT
shiftamt[4] => y4[21].OUTPUTSELECT
shiftamt[4] => y4[20].OUTPUTSELECT
shiftamt[4] => y4[19].OUTPUTSELECT
shiftamt[4] => y4[18].OUTPUTSELECT
shiftamt[4] => y4[17].OUTPUTSELECT
shiftamt[4] => y4[16].OUTPUTSELECT
shiftamt[4] => y4[15].OUTPUTSELECT
shiftamt[4] => y4[14].OUTPUTSELECT
shiftamt[4] => y4[13].OUTPUTSELECT
shiftamt[4] => y4[12].OUTPUTSELECT
shiftamt[4] => y4[11].OUTPUTSELECT
shiftamt[4] => y4[10].OUTPUTSELECT
shiftamt[4] => y4[9].OUTPUTSELECT
shiftamt[4] => y4[8].OUTPUTSELECT
shiftamt[4] => y4[7].OUTPUTSELECT
shiftamt[4] => y4[6].OUTPUTSELECT
shiftamt[4] => y4[5].OUTPUTSELECT
shiftamt[4] => y4[4].OUTPUTSELECT
shiftamt[4] => y4[3].OUTPUTSELECT
shiftamt[4] => y4[2].OUTPUTSELECT
shiftamt[4] => y4[1].OUTPUTSELECT
shiftamt[4] => y4[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|changed:ch
ctrl => ctrl.IN1
clk => clk.IN2
ischanged <= axor.DB_MAX_OUTPUT_PORT_TYPE
reset <= rand.DB_MAX_OUTPUT_PORT_TYPE


|processor|changed:ch|mydffe:st
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|changed:ch|mydffe:s
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|reg_n:ctrl_mult_reg
clk => clk.IN1
nrst => nrst.IN1
en => en.IN1
D[0] => D[0].IN1
Q[0] <= mydffe:loop1[0].a_dff.q


|processor|reg_n:ctrl_mult_reg|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut
data_operandA[0] => data_operandA[0].IN2
data_operandA[1] => data_operandA[1].IN2
data_operandA[2] => data_operandA[2].IN2
data_operandA[3] => data_operandA[3].IN2
data_operandA[4] => data_operandA[4].IN2
data_operandA[5] => data_operandA[5].IN2
data_operandA[6] => data_operandA[6].IN2
data_operandA[7] => data_operandA[7].IN2
data_operandA[8] => data_operandA[8].IN2
data_operandA[9] => data_operandA[9].IN2
data_operandA[10] => data_operandA[10].IN2
data_operandA[11] => data_operandA[11].IN2
data_operandA[12] => data_operandA[12].IN2
data_operandA[13] => data_operandA[13].IN2
data_operandA[14] => data_operandA[14].IN2
data_operandA[15] => data_operandA[15].IN2
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
ctrl_MULT => ctrl_MULT.IN2
ctrl_DIV => ctrl_DIV.IN2
clock => clk.IN2
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_exception <= data_exception.DB_MAX_OUTPUT_PORT_TYPE
data_resultRDY <= data_resultRDY.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|mydffe:dff_multi
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|mydffe:dff_div
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt
data_operandA[0] => data_operandA[0].IN2
data_operandA[1] => data_operandA[1].IN2
data_operandA[2] => data_operandA[2].IN2
data_operandA[3] => data_operandA[3].IN2
data_operandA[4] => data_operandA[4].IN2
data_operandA[5] => data_operandA[5].IN2
data_operandA[6] => data_operandA[6].IN2
data_operandA[7] => data_operandA[7].IN2
data_operandA[8] => data_operandA[8].IN2
data_operandA[9] => data_operandA[9].IN2
data_operandA[10] => data_operandA[10].IN2
data_operandA[11] => data_operandA[11].IN2
data_operandA[12] => data_operandA[12].IN2
data_operandA[13] => data_operandA[13].IN2
data_operandA[14] => data_operandA[14].IN2
data_operandA[15] => data_operandA[15].IN2
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
ctrl_MULT => ctrl_MULT.IN5
clk => clk.IN5
data_result[0] <= reg32:r.port3
data_result[1] <= reg32:r.port3
data_result[2] <= reg32:r.port3
data_result[3] <= reg32:r.port3
data_result[4] <= reg32:r.port3
data_result[5] <= reg32:r.port3
data_result[6] <= reg32:r.port3
data_result[7] <= reg32:r.port3
data_result[8] <= reg32:r.port3
data_result[9] <= reg32:r.port3
data_result[10] <= reg32:r.port3
data_result[11] <= reg32:r.port3
data_result[12] <= reg32:r.port3
data_result[13] <= reg32:r.port3
data_result[14] <= reg32:r.port3
data_result[15] <= reg32:r.port3
data_result[16] <= reg32:r.port3
data_result[17] <= reg32:r.port3
data_result[18] <= reg32:r.port3
data_result[19] <= reg32:r.port3
data_result[20] <= reg32:r.port3
data_result[21] <= reg32:r.port3
data_result[22] <= reg32:r.port3
data_result[23] <= reg32:r.port3
data_result[24] <= reg32:r.port3
data_result[25] <= reg32:r.port3
data_result[26] <= reg32:r.port3
data_result[27] <= reg32:r.port3
data_result[28] <= reg32:r.port3
data_result[29] <= reg32:r.port3
data_result[30] <= reg32:r.port3
data_result[31] <= reg32:r.port3
data_exception <= data_exception.DB_MAX_OUTPUT_PORT_TYPE
data_resultRDY <= mydffe:dff1.port5


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug
A_dum[0] => A_dum[0].IN1
A_dum[1] => A_dum[1].IN1
A_dum[2] => A_dum[2].IN1
A_dum[3] => A_dum[3].IN1
A_dum[4] => A_dum[4].IN1
A_dum[5] => A_dum[5].IN1
A_dum[6] => A_dum[6].IN1
A_dum[7] => A_dum[7].IN1
A_dum[8] => A_dum[8].IN1
A_dum[9] => A_dum[9].IN1
A_dum[10] => A_dum[10].IN1
A_dum[11] => A_dum[11].IN1
A_dum[12] => A_dum[12].IN1
A_dum[13] => A_dum[13].IN1
A_dum[14] => A_dum[14].IN1
A_dum[15] => A_dum[15].IN1
A_dum[16] => A_dum[16].IN1
A_dum[17] => A_dum[17].IN1
A_dum[18] => A_dum[18].IN1
A_dum[19] => A_dum[19].IN1
A_dum[20] => A_dum[20].IN1
A_dum[21] => A_dum[21].IN1
A_dum[22] => A_dum[22].IN1
A_dum[23] => A_dum[23].IN1
A_dum[24] => A_dum[24].IN1
A_dum[25] => A_dum[25].IN1
A_dum[26] => A_dum[26].IN1
A_dum[27] => A_dum[27].IN1
A_dum[28] => A_dum[28].IN1
A_dum[29] => A_dum[29].IN1
A_dum[30] => A_dum[30].IN1
A_dum[31] => A_dum[31].IN1
B_dum[0] => B_dum[0].IN1
B_dum[1] => B_dum[1].IN1
B_dum[2] => B_dum[2].IN1
B_dum[3] => B_dum[3].IN1
B_dum[4] => B_dum[4].IN1
B_dum[5] => B_dum[5].IN1
B_dum[6] => B_dum[6].IN1
B_dum[7] => B_dum[7].IN1
B_dum[8] => B_dum[8].IN1
B_dum[9] => B_dum[9].IN1
B_dum[10] => B_dum[10].IN1
B_dum[11] => B_dum[11].IN1
B_dum[12] => B_dum[12].IN1
B_dum[13] => B_dum[13].IN1
B_dum[14] => B_dum[14].IN1
B_dum[15] => B_dum[15].IN1
B_dum[16] => B_dum[16].IN1
B_dum[17] => B_dum[17].IN1
B_dum[18] => B_dum[18].IN1
B_dum[19] => B_dum[19].IN1
B_dum[20] => B_dum[20].IN1
B_dum[21] => B_dum[21].IN1
B_dum[22] => B_dum[22].IN1
B_dum[23] => B_dum[23].IN1
B_dum[24] => B_dum[24].IN1
B_dum[25] => B_dum[25].IN1
B_dum[26] => B_dum[26].IN1
B_dum[27] => B_dum[27].IN1
B_dum[28] => B_dum[28].IN1
B_dum[29] => B_dum[29].IN1
B_dum[30] => B_dum[30].IN1
B_dum[31] => B_dum[31].IN1
ctrl_DIV => ctrl_DIV.IN3
clk => clk.IN8
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
data_exception <= Comparer0:c1.port1
RDY <= ready.DB_MAX_OUTPUT_PORT_TYPE
ct[0] <= ct[0].DB_MAX_OUTPUT_PORT_TYPE
ct[1] <= ct[1].DB_MAX_OUTPUT_PORT_TYPE
ct[2] <= ct[2].DB_MAX_OUTPUT_PORT_TYPE
ct[3] <= ct[3].DB_MAX_OUTPUT_PORT_TYPE
ct[4] <= ct[4].DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
B_org[0] <= B_org[0].DB_MAX_OUTPUT_PORT_TYPE
B_org[1] <= B_org[1].DB_MAX_OUTPUT_PORT_TYPE
B_org[2] <= B_org[2].DB_MAX_OUTPUT_PORT_TYPE
B_org[3] <= B_org[3].DB_MAX_OUTPUT_PORT_TYPE
B_org[4] <= B_org[4].DB_MAX_OUTPUT_PORT_TYPE
B_org[5] <= B_org[5].DB_MAX_OUTPUT_PORT_TYPE
B_org[6] <= B_org[6].DB_MAX_OUTPUT_PORT_TYPE
B_org[7] <= B_org[7].DB_MAX_OUTPUT_PORT_TYPE
B_org[8] <= B_org[8].DB_MAX_OUTPUT_PORT_TYPE
B_org[9] <= B_org[9].DB_MAX_OUTPUT_PORT_TYPE
B_org[10] <= B_org[10].DB_MAX_OUTPUT_PORT_TYPE
B_org[11] <= B_org[11].DB_MAX_OUTPUT_PORT_TYPE
B_org[12] <= B_org[12].DB_MAX_OUTPUT_PORT_TYPE
B_org[13] <= B_org[13].DB_MAX_OUTPUT_PORT_TYPE
B_org[14] <= B_org[14].DB_MAX_OUTPUT_PORT_TYPE
B_org[15] <= B_org[15].DB_MAX_OUTPUT_PORT_TYPE
B_org[16] <= B_org[16].DB_MAX_OUTPUT_PORT_TYPE
B_org[17] <= B_org[17].DB_MAX_OUTPUT_PORT_TYPE
B_org[18] <= B_org[18].DB_MAX_OUTPUT_PORT_TYPE
B_org[19] <= B_org[19].DB_MAX_OUTPUT_PORT_TYPE
B_org[20] <= B_org[20].DB_MAX_OUTPUT_PORT_TYPE
B_org[21] <= B_org[21].DB_MAX_OUTPUT_PORT_TYPE
B_org[22] <= B_org[22].DB_MAX_OUTPUT_PORT_TYPE
B_org[23] <= B_org[23].DB_MAX_OUTPUT_PORT_TYPE
B_org[24] <= B_org[24].DB_MAX_OUTPUT_PORT_TYPE
B_org[25] <= B_org[25].DB_MAX_OUTPUT_PORT_TYPE
B_org[26] <= B_org[26].DB_MAX_OUTPUT_PORT_TYPE
B_org[27] <= B_org[27].DB_MAX_OUTPUT_PORT_TYPE
B_org[28] <= B_org[28].DB_MAX_OUTPUT_PORT_TYPE
B_org[29] <= B_org[29].DB_MAX_OUTPUT_PORT_TYPE
B_org[30] <= B_org[30].DB_MAX_OUTPUT_PORT_TYPE
B_org[31] <= B_org[31].DB_MAX_OUTPUT_PORT_TYPE
shftamt[0] <= shftamt[0].DB_MAX_OUTPUT_PORT_TYPE
shftamt[1] <= shftamt[1].DB_MAX_OUTPUT_PORT_TYPE
shftamt[2] <= shftamt[2].DB_MAX_OUTPUT_PORT_TYPE
shftamt[3] <= shftamt[3].DB_MAX_OUTPUT_PORT_TYPE
shftamt[4] <= shftamt[4].DB_MAX_OUTPUT_PORT_TYPE
myctrl <= myctrl.DB_MAX_OUTPUT_PORT_TYPE
s_ctrl <= s_ctrl.DB_MAX_OUTPUT_PORT_TYPE
cur_rem[0] <= shiftdiver:sd.port4
cur_rem[1] <= shiftdiver:sd.port4
cur_rem[2] <= shiftdiver:sd.port4
cur_rem[3] <= shiftdiver:sd.port4
cur_rem[4] <= shiftdiver:sd.port4
cur_rem[5] <= shiftdiver:sd.port4
cur_rem[6] <= shiftdiver:sd.port4
cur_rem[7] <= shiftdiver:sd.port4
cur_rem[8] <= shiftdiver:sd.port4
cur_rem[9] <= shiftdiver:sd.port4
cur_rem[10] <= shiftdiver:sd.port4
cur_rem[11] <= shiftdiver:sd.port4
cur_rem[12] <= shiftdiver:sd.port4
cur_rem[13] <= shiftdiver:sd.port4
cur_rem[14] <= shiftdiver:sd.port4
cur_rem[15] <= shiftdiver:sd.port4
cur_rem[16] <= shiftdiver:sd.port4
cur_rem[17] <= shiftdiver:sd.port4
cur_rem[18] <= shiftdiver:sd.port4
cur_rem[19] <= shiftdiver:sd.port4
cur_rem[20] <= shiftdiver:sd.port4
cur_rem[21] <= shiftdiver:sd.port4
cur_rem[22] <= shiftdiver:sd.port4
cur_rem[23] <= shiftdiver:sd.port4
cur_rem[24] <= shiftdiver:sd.port4
cur_rem[25] <= shiftdiver:sd.port4
cur_rem[26] <= shiftdiver:sd.port4
cur_rem[27] <= shiftdiver:sd.port4
cur_rem[28] <= shiftdiver:sd.port4
cur_rem[29] <= shiftdiver:sd.port4
cur_rem[30] <= shiftdiver:sd.port4
cur_rem[31] <= shiftdiver:sd.port4
done <= done.DB_MAX_OUTPUT_PORT_TYPE
to_store[0] <= shiftdiver:sd.port7
to_store[1] <= shiftdiver:sd.port7
to_store[2] <= shiftdiver:sd.port7
to_store[3] <= shiftdiver:sd.port7
to_store[4] <= shiftdiver:sd.port7
to_store[5] <= shiftdiver:sd.port7
to_store[6] <= shiftdiver:sd.port7
to_store[7] <= shiftdiver:sd.port7
to_store[8] <= shiftdiver:sd.port7
to_store[9] <= shiftdiver:sd.port7
to_store[10] <= shiftdiver:sd.port7
to_store[11] <= shiftdiver:sd.port7
to_store[12] <= shiftdiver:sd.port7
to_store[13] <= shiftdiver:sd.port7
to_store[14] <= shiftdiver:sd.port7
to_store[15] <= shiftdiver:sd.port7
to_store[16] <= shiftdiver:sd.port7
to_store[17] <= shiftdiver:sd.port7
to_store[18] <= shiftdiver:sd.port7
to_store[19] <= shiftdiver:sd.port7
to_store[20] <= shiftdiver:sd.port7
to_store[21] <= shiftdiver:sd.port7
to_store[22] <= shiftdiver:sd.port7
to_store[23] <= shiftdiver:sd.port7
to_store[24] <= shiftdiver:sd.port7
to_store[25] <= shiftdiver:sd.port7
to_store[26] <= shiftdiver:sd.port7
to_store[27] <= shiftdiver:sd.port7
to_store[28] <= shiftdiver:sd.port7
to_store[29] <= shiftdiver:sd.port7
to_store[30] <= shiftdiver:sd.port7
to_store[31] <= shiftdiver:sd.port7
next_rem[0] <= shiftdiver:sd.port8
next_rem[1] <= shiftdiver:sd.port8
next_rem[2] <= shiftdiver:sd.port8
next_rem[3] <= shiftdiver:sd.port8
next_rem[4] <= shiftdiver:sd.port8
next_rem[5] <= shiftdiver:sd.port8
next_rem[6] <= shiftdiver:sd.port8
next_rem[7] <= shiftdiver:sd.port8
next_rem[8] <= shiftdiver:sd.port8
next_rem[9] <= shiftdiver:sd.port8
next_rem[10] <= shiftdiver:sd.port8
next_rem[11] <= shiftdiver:sd.port8
next_rem[12] <= shiftdiver:sd.port8
next_rem[13] <= shiftdiver:sd.port8
next_rem[14] <= shiftdiver:sd.port8
next_rem[15] <= shiftdiver:sd.port8
next_rem[16] <= shiftdiver:sd.port8
next_rem[17] <= shiftdiver:sd.port8
next_rem[18] <= shiftdiver:sd.port8
next_rem[19] <= shiftdiver:sd.port8
next_rem[20] <= shiftdiver:sd.port8
next_rem[21] <= shiftdiver:sd.port8
next_rem[22] <= shiftdiver:sd.port8
next_rem[23] <= shiftdiver:sd.port8
next_rem[24] <= shiftdiver:sd.port8
next_rem[25] <= shiftdiver:sd.port8
next_rem[26] <= shiftdiver:sd.port8
next_rem[27] <= shiftdiver:sd.port8
next_rem[28] <= shiftdiver:sd.port8
next_rem[29] <= shiftdiver:sd.port8
next_rem[30] <= shiftdiver:sd.port8
next_rem[31] <= shiftdiver:sd.port8
to_sub[0] <= shiftdiver:sd.port9
to_sub[1] <= shiftdiver:sd.port9
to_sub[2] <= shiftdiver:sd.port9
to_sub[3] <= shiftdiver:sd.port9
to_sub[4] <= shiftdiver:sd.port9
to_sub[5] <= shiftdiver:sd.port9
to_sub[6] <= shiftdiver:sd.port9
to_sub[7] <= shiftdiver:sd.port9
to_sub[8] <= shiftdiver:sd.port9
to_sub[9] <= shiftdiver:sd.port9
to_sub[10] <= shiftdiver:sd.port9
to_sub[11] <= shiftdiver:sd.port9
to_sub[12] <= shiftdiver:sd.port9
to_sub[13] <= shiftdiver:sd.port9
to_sub[14] <= shiftdiver:sd.port9
to_sub[15] <= shiftdiver:sd.port9
to_sub[16] <= shiftdiver:sd.port9
to_sub[17] <= shiftdiver:sd.port9
to_sub[18] <= shiftdiver:sd.port9
to_sub[19] <= shiftdiver:sd.port9
to_sub[20] <= shiftdiver:sd.port9
to_sub[21] <= shiftdiver:sd.port9
to_sub[22] <= shiftdiver:sd.port9
to_sub[23] <= shiftdiver:sd.port9
to_sub[24] <= shiftdiver:sd.port9
to_sub[25] <= shiftdiver:sd.port9
to_sub[26] <= shiftdiver:sd.port9
to_sub[27] <= shiftdiver:sd.port9
to_sub[28] <= shiftdiver:sd.port9
to_sub[29] <= shiftdiver:sd.port9
to_sub[30] <= shiftdiver:sd.port9
to_sub[31] <= shiftdiver:sd.port9
divisor[0] <= shiftdiver:sd.port10
divisor[1] <= shiftdiver:sd.port10
divisor[2] <= shiftdiver:sd.port10
divisor[3] <= shiftdiver:sd.port10
divisor[4] <= shiftdiver:sd.port10
divisor[5] <= shiftdiver:sd.port10
divisor[6] <= shiftdiver:sd.port10
divisor[7] <= shiftdiver:sd.port10
divisor[8] <= shiftdiver:sd.port10
divisor[9] <= shiftdiver:sd.port10
divisor[10] <= shiftdiver:sd.port10
divisor[11] <= shiftdiver:sd.port10
divisor[12] <= shiftdiver:sd.port10
divisor[13] <= shiftdiver:sd.port10
divisor[14] <= shiftdiver:sd.port10
divisor[15] <= shiftdiver:sd.port10
divisor[16] <= shiftdiver:sd.port10
divisor[17] <= shiftdiver:sd.port10
divisor[18] <= shiftdiver:sd.port10
divisor[19] <= shiftdiver:sd.port10
divisor[20] <= shiftdiver:sd.port10
divisor[21] <= shiftdiver:sd.port10
divisor[22] <= shiftdiver:sd.port10
divisor[23] <= shiftdiver:sd.port10
divisor[24] <= shiftdiver:sd.port10
divisor[25] <= shiftdiver:sd.port10
divisor[26] <= shiftdiver:sd.port10
divisor[27] <= shiftdiver:sd.port10
divisor[28] <= shiftdiver:sd.port10
divisor[29] <= shiftdiver:sd.port10
divisor[30] <= shiftdiver:sd.port10
divisor[31] <= shiftdiver:sd.port10


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:latch_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy_ex|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy_ex|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Comparer0:c1
a[0] => temp[1].DATAA
a[1] => temp[1].OUTPUTSELECT
a[2] => temp[2].OUTPUTSELECT
a[3] => temp[3].OUTPUTSELECT
a[4] => temp[4].OUTPUTSELECT
a[5] => temp[5].OUTPUTSELECT
a[6] => temp[6].OUTPUTSELECT
a[7] => temp[7].OUTPUTSELECT
a[8] => temp[8].OUTPUTSELECT
a[9] => temp[9].OUTPUTSELECT
a[10] => temp[10].OUTPUTSELECT
a[11] => temp[11].OUTPUTSELECT
a[12] => temp[12].OUTPUTSELECT
a[13] => temp[13].OUTPUTSELECT
a[14] => temp[14].OUTPUTSELECT
a[15] => temp[15].OUTPUTSELECT
a[16] => temp[16].OUTPUTSELECT
a[17] => temp[17].OUTPUTSELECT
a[18] => temp[18].OUTPUTSELECT
a[19] => temp[19].OUTPUTSELECT
a[20] => temp[20].OUTPUTSELECT
a[21] => temp[21].OUTPUTSELECT
a[22] => temp[22].OUTPUTSELECT
a[23] => temp[23].OUTPUTSELECT
a[24] => temp[24].OUTPUTSELECT
a[25] => temp[25].OUTPUTSELECT
a[26] => temp[26].OUTPUTSELECT
a[27] => temp[27].OUTPUTSELECT
a[28] => temp[28].OUTPUTSELECT
a[29] => temp[29].OUTPUTSELECT
a[30] => temp[30].OUTPUTSELECT
a[31] => Positive.OUTPUTSELECT
a[31] => is0.OUTPUTSELECT
is0 <= is0.DB_MAX_OUTPUT_PORT_TYPE
Positive <= Positive.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Comparer0:ca
a[0] => temp[1].DATAA
a[1] => temp[1].OUTPUTSELECT
a[2] => temp[2].OUTPUTSELECT
a[3] => temp[3].OUTPUTSELECT
a[4] => temp[4].OUTPUTSELECT
a[5] => temp[5].OUTPUTSELECT
a[6] => temp[6].OUTPUTSELECT
a[7] => temp[7].OUTPUTSELECT
a[8] => temp[8].OUTPUTSELECT
a[9] => temp[9].OUTPUTSELECT
a[10] => temp[10].OUTPUTSELECT
a[11] => temp[11].OUTPUTSELECT
a[12] => temp[12].OUTPUTSELECT
a[13] => temp[13].OUTPUTSELECT
a[14] => temp[14].OUTPUTSELECT
a[15] => temp[15].OUTPUTSELECT
a[16] => temp[16].OUTPUTSELECT
a[17] => temp[17].OUTPUTSELECT
a[18] => temp[18].OUTPUTSELECT
a[19] => temp[19].OUTPUTSELECT
a[20] => temp[20].OUTPUTSELECT
a[21] => temp[21].OUTPUTSELECT
a[22] => temp[22].OUTPUTSELECT
a[23] => temp[23].OUTPUTSELECT
a[24] => temp[24].OUTPUTSELECT
a[25] => temp[25].OUTPUTSELECT
a[26] => temp[26].OUTPUTSELECT
a[27] => temp[27].OUTPUTSELECT
a[28] => temp[28].OUTPUTSELECT
a[29] => temp[29].OUTPUTSELECT
a[30] => temp[30].OUTPUTSELECT
a[31] => Positive.OUTPUTSELECT
a[31] => is0.OUTPUTSELECT
is0 <= is0.DB_MAX_OUTPUT_PORT_TYPE
Positive <= Positive.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absA
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absA|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absA|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absA|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absA|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absA|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absA|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absA|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absB
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absB|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absB|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absB|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absB|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absB|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absB|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:absB|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a1_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a2_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:a3_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:A_copy|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|reg32:B_copy|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al
A[0] => buffer1[149].DATAA
A[0] => buffer1[148].DATAA
A[0] => buffer1[147].DATAA
A[0] => buffer1[146].DATAA
A[1] => buffer1[149].OUTPUTSELECT
A[1] => buffer1[148].OUTPUTSELECT
A[1] => buffer1[147].OUTPUTSELECT
A[1] => buffer1[146].OUTPUTSELECT
A[1] => buffer1[140].DATAA
A[2] => buffer1[144].OUTPUTSELECT
A[2] => buffer1[143].OUTPUTSELECT
A[2] => buffer1[142].OUTPUTSELECT
A[2] => buffer1[141].OUTPUTSELECT
A[2] => buffer1[140].OUTPUTSELECT
A[3] => buffer1[139].OUTPUTSELECT
A[3] => buffer1[138].OUTPUTSELECT
A[3] => buffer1[137].OUTPUTSELECT
A[3] => buffer1[136].OUTPUTSELECT
A[3] => buffer1[135].OUTPUTSELECT
A[4] => buffer1[134].OUTPUTSELECT
A[4] => buffer1[133].OUTPUTSELECT
A[4] => buffer1[132].OUTPUTSELECT
A[4] => buffer1[131].OUTPUTSELECT
A[4] => buffer1[130].OUTPUTSELECT
A[5] => buffer1[129].OUTPUTSELECT
A[5] => buffer1[128].OUTPUTSELECT
A[5] => buffer1[127].OUTPUTSELECT
A[5] => buffer1[126].OUTPUTSELECT
A[5] => buffer1[125].OUTPUTSELECT
A[6] => buffer1[124].OUTPUTSELECT
A[6] => buffer1[123].OUTPUTSELECT
A[6] => buffer1[122].OUTPUTSELECT
A[6] => buffer1[121].OUTPUTSELECT
A[6] => buffer1[120].OUTPUTSELECT
A[7] => buffer1[119].OUTPUTSELECT
A[7] => buffer1[118].OUTPUTSELECT
A[7] => buffer1[117].OUTPUTSELECT
A[7] => buffer1[116].OUTPUTSELECT
A[7] => buffer1[115].OUTPUTSELECT
A[8] => buffer1[114].OUTPUTSELECT
A[8] => buffer1[113].OUTPUTSELECT
A[8] => buffer1[112].OUTPUTSELECT
A[8] => buffer1[111].OUTPUTSELECT
A[8] => buffer1[110].OUTPUTSELECT
A[9] => buffer1[109].OUTPUTSELECT
A[9] => buffer1[108].OUTPUTSELECT
A[9] => buffer1[107].OUTPUTSELECT
A[9] => buffer1[106].OUTPUTSELECT
A[9] => buffer1[105].OUTPUTSELECT
A[10] => buffer1[104].OUTPUTSELECT
A[10] => buffer1[103].OUTPUTSELECT
A[10] => buffer1[102].OUTPUTSELECT
A[10] => buffer1[101].OUTPUTSELECT
A[10] => buffer1[100].OUTPUTSELECT
A[11] => buffer1[99].OUTPUTSELECT
A[11] => buffer1[98].OUTPUTSELECT
A[11] => buffer1[97].OUTPUTSELECT
A[11] => buffer1[96].OUTPUTSELECT
A[11] => buffer1[95].OUTPUTSELECT
A[12] => buffer1[94].OUTPUTSELECT
A[12] => buffer1[93].OUTPUTSELECT
A[12] => buffer1[92].OUTPUTSELECT
A[12] => buffer1[91].OUTPUTSELECT
A[12] => buffer1[90].OUTPUTSELECT
A[13] => buffer1[89].OUTPUTSELECT
A[13] => buffer1[88].OUTPUTSELECT
A[13] => buffer1[87].OUTPUTSELECT
A[13] => buffer1[86].OUTPUTSELECT
A[13] => buffer1[85].OUTPUTSELECT
A[14] => buffer1[84].OUTPUTSELECT
A[14] => buffer1[83].OUTPUTSELECT
A[14] => buffer1[82].OUTPUTSELECT
A[14] => buffer1[81].OUTPUTSELECT
A[14] => buffer1[80].OUTPUTSELECT
A[15] => buffer1[79].OUTPUTSELECT
A[15] => buffer1[78].OUTPUTSELECT
A[15] => buffer1[77].OUTPUTSELECT
A[15] => buffer1[76].OUTPUTSELECT
A[15] => buffer1[75].OUTPUTSELECT
A[16] => buffer1[74].OUTPUTSELECT
A[16] => buffer1[73].OUTPUTSELECT
A[16] => buffer1[72].OUTPUTSELECT
A[16] => buffer1[71].OUTPUTSELECT
A[16] => buffer1[70].OUTPUTSELECT
A[17] => buffer1[69].OUTPUTSELECT
A[17] => buffer1[68].OUTPUTSELECT
A[17] => buffer1[67].OUTPUTSELECT
A[17] => buffer1[66].OUTPUTSELECT
A[17] => buffer1[65].OUTPUTSELECT
A[18] => buffer1[64].OUTPUTSELECT
A[18] => buffer1[63].OUTPUTSELECT
A[18] => buffer1[62].OUTPUTSELECT
A[18] => buffer1[61].OUTPUTSELECT
A[18] => buffer1[60].OUTPUTSELECT
A[19] => buffer1[59].OUTPUTSELECT
A[19] => buffer1[58].OUTPUTSELECT
A[19] => buffer1[57].OUTPUTSELECT
A[19] => buffer1[56].OUTPUTSELECT
A[19] => buffer1[55].OUTPUTSELECT
A[20] => buffer1[54].OUTPUTSELECT
A[20] => buffer1[53].OUTPUTSELECT
A[20] => buffer1[52].OUTPUTSELECT
A[20] => buffer1[51].OUTPUTSELECT
A[20] => buffer1[50].OUTPUTSELECT
A[21] => buffer1[49].OUTPUTSELECT
A[21] => buffer1[48].OUTPUTSELECT
A[21] => buffer1[47].OUTPUTSELECT
A[21] => buffer1[46].OUTPUTSELECT
A[21] => buffer1[45].OUTPUTSELECT
A[22] => buffer1[44].OUTPUTSELECT
A[22] => buffer1[43].OUTPUTSELECT
A[22] => buffer1[42].OUTPUTSELECT
A[22] => buffer1[41].OUTPUTSELECT
A[22] => buffer1[40].OUTPUTSELECT
A[23] => buffer1[39].OUTPUTSELECT
A[23] => buffer1[38].OUTPUTSELECT
A[23] => buffer1[37].OUTPUTSELECT
A[23] => buffer1[36].OUTPUTSELECT
A[23] => buffer1[35].OUTPUTSELECT
A[24] => buffer1[34].OUTPUTSELECT
A[24] => buffer1[33].OUTPUTSELECT
A[24] => buffer1[32].OUTPUTSELECT
A[24] => buffer1[31].OUTPUTSELECT
A[24] => buffer1[30].OUTPUTSELECT
A[25] => buffer1[29].OUTPUTSELECT
A[25] => buffer1[28].OUTPUTSELECT
A[25] => buffer1[27].OUTPUTSELECT
A[25] => buffer1[26].OUTPUTSELECT
A[25] => buffer1[25].OUTPUTSELECT
A[26] => buffer1[24].OUTPUTSELECT
A[26] => buffer1[23].OUTPUTSELECT
A[26] => buffer1[22].OUTPUTSELECT
A[26] => buffer1[21].OUTPUTSELECT
A[26] => buffer1[20].OUTPUTSELECT
A[27] => buffer1[19].OUTPUTSELECT
A[27] => buffer1[18].OUTPUTSELECT
A[27] => buffer1[17].OUTPUTSELECT
A[27] => buffer1[16].OUTPUTSELECT
A[27] => buffer1[15].OUTPUTSELECT
A[28] => buffer1[14].OUTPUTSELECT
A[28] => buffer1[13].OUTPUTSELECT
A[28] => buffer1[12].OUTPUTSELECT
A[28] => buffer1[11].OUTPUTSELECT
A[28] => buffer1[10].OUTPUTSELECT
A[29] => buffer1[9].OUTPUTSELECT
A[29] => buffer1[8].OUTPUTSELECT
A[29] => buffer1[7].OUTPUTSELECT
A[29] => buffer1[6].OUTPUTSELECT
A[29] => buffer1[5].OUTPUTSELECT
A[30] => buffer1.OUTPUTSELECT
A[30] => buffer1.OUTPUTSELECT
A[30] => buffer1.OUTPUTSELECT
A[30] => buffer1.OUTPUTSELECT
A[30] => buffer1.OUTPUTSELECT
A[31] => ~NO_FANOUT~
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
out[0] <= SRA32:sfr.port2
out[1] <= SRA32:sfr.port2
out[2] <= SRA32:sfr.port2
out[3] <= SRA32:sfr.port2
out[4] <= SRA32:sfr.port2
out[5] <= SRA32:sfr.port2
out[6] <= SRA32:sfr.port2
out[7] <= SRA32:sfr.port2
out[8] <= SRA32:sfr.port2
out[9] <= SRA32:sfr.port2
out[10] <= SRA32:sfr.port2
out[11] <= SRA32:sfr.port2
out[12] <= SRA32:sfr.port2
out[13] <= SRA32:sfr.port2
out[14] <= SRA32:sfr.port2
out[15] <= SRA32:sfr.port2
out[16] <= SRA32:sfr.port2
out[17] <= SRA32:sfr.port2
out[18] <= SRA32:sfr.port2
out[19] <= SRA32:sfr.port2
out[20] <= SRA32:sfr.port2
out[21] <= SRA32:sfr.port2
out[22] <= SRA32:sfr.port2
out[23] <= SRA32:sfr.port2
out[24] <= SRA32:sfr.port2
out[25] <= SRA32:sfr.port2
out[26] <= SRA32:sfr.port2
out[27] <= SRA32:sfr.port2
out[28] <= SRA32:sfr.port2
out[29] <= SRA32:sfr.port2
out[30] <= SRA32:sfr.port2
out[31] <= SRA32:sfr.port2
shftamt[0] <= CLA8bit:cla8.port3
shftamt[1] <= CLA8bit:cla8.port3
shftamt[2] <= CLA8bit:cla8.port3
shftamt[3] <= CLA8bit:cla8.port3
shftamt[4] <= CLA8bit:cla8.port3


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al|SLL32:sf
a[0] => y4[16].DATAB
a[0] => y4[0].DATAA
a[1] => y4[17].DATAB
a[1] => y4[1].DATAA
a[2] => y4[18].DATAB
a[2] => y4[2].DATAA
a[3] => y4[19].DATAB
a[3] => y4[3].DATAA
a[4] => y4[20].DATAB
a[4] => y4[4].DATAA
a[5] => y4[21].DATAB
a[5] => y4[5].DATAA
a[6] => y4[22].DATAB
a[6] => y4[6].DATAA
a[7] => y4[23].DATAB
a[7] => y4[7].DATAA
a[8] => y4[24].DATAB
a[8] => y4[8].DATAA
a[9] => y4[25].DATAB
a[9] => y4[9].DATAA
a[10] => y4[26].DATAB
a[10] => y4[10].DATAA
a[11] => y4[27].DATAB
a[11] => y4[11].DATAA
a[12] => y4[28].DATAB
a[12] => y4[12].DATAA
a[13] => y4[29].DATAB
a[13] => y4[13].DATAA
a[14] => y4[30].DATAB
a[14] => y4[14].DATAA
a[15] => y4[31].DATAB
a[15] => y4[15].DATAA
a[16] => y4[16].DATAA
a[17] => y4[17].DATAA
a[18] => y4[18].DATAA
a[19] => y4[19].DATAA
a[20] => y4[20].DATAA
a[21] => y4[21].DATAA
a[22] => y4[22].DATAA
a[23] => y4[23].DATAA
a[24] => y4[24].DATAA
a[25] => y4[25].DATAA
a[26] => y4[26].DATAA
a[27] => y4[27].DATAA
a[28] => y4[28].DATAA
a[29] => y4[29].DATAA
a[30] => y4[30].DATAA
a[31] => y4[31].DATAA
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[1] => y1[31].OUTPUTSELECT
shiftamt[1] => y1[30].OUTPUTSELECT
shiftamt[1] => y1[29].OUTPUTSELECT
shiftamt[1] => y1[28].OUTPUTSELECT
shiftamt[1] => y1[27].OUTPUTSELECT
shiftamt[1] => y1[26].OUTPUTSELECT
shiftamt[1] => y1[25].OUTPUTSELECT
shiftamt[1] => y1[24].OUTPUTSELECT
shiftamt[1] => y1[23].OUTPUTSELECT
shiftamt[1] => y1[22].OUTPUTSELECT
shiftamt[1] => y1[21].OUTPUTSELECT
shiftamt[1] => y1[20].OUTPUTSELECT
shiftamt[1] => y1[19].OUTPUTSELECT
shiftamt[1] => y1[18].OUTPUTSELECT
shiftamt[1] => y1[17].OUTPUTSELECT
shiftamt[1] => y1[16].OUTPUTSELECT
shiftamt[1] => y1[15].OUTPUTSELECT
shiftamt[1] => y1[14].OUTPUTSELECT
shiftamt[1] => y1[13].OUTPUTSELECT
shiftamt[1] => y1[12].OUTPUTSELECT
shiftamt[1] => y1[11].OUTPUTSELECT
shiftamt[1] => y1[10].OUTPUTSELECT
shiftamt[1] => y1[9].OUTPUTSELECT
shiftamt[1] => y1[8].OUTPUTSELECT
shiftamt[1] => y1[7].OUTPUTSELECT
shiftamt[1] => y1[6].OUTPUTSELECT
shiftamt[1] => y1[5].OUTPUTSELECT
shiftamt[1] => y1[4].OUTPUTSELECT
shiftamt[1] => y1[3].OUTPUTSELECT
shiftamt[1] => y1[2].OUTPUTSELECT
shiftamt[1] => y1[1].OUTPUTSELECT
shiftamt[1] => y1[0].OUTPUTSELECT
shiftamt[2] => y2[31].OUTPUTSELECT
shiftamt[2] => y2[30].OUTPUTSELECT
shiftamt[2] => y2[29].OUTPUTSELECT
shiftamt[2] => y2[28].OUTPUTSELECT
shiftamt[2] => y2[27].OUTPUTSELECT
shiftamt[2] => y2[26].OUTPUTSELECT
shiftamt[2] => y2[25].OUTPUTSELECT
shiftamt[2] => y2[24].OUTPUTSELECT
shiftamt[2] => y2[23].OUTPUTSELECT
shiftamt[2] => y2[22].OUTPUTSELECT
shiftamt[2] => y2[21].OUTPUTSELECT
shiftamt[2] => y2[20].OUTPUTSELECT
shiftamt[2] => y2[19].OUTPUTSELECT
shiftamt[2] => y2[18].OUTPUTSELECT
shiftamt[2] => y2[17].OUTPUTSELECT
shiftamt[2] => y2[16].OUTPUTSELECT
shiftamt[2] => y2[15].OUTPUTSELECT
shiftamt[2] => y2[14].OUTPUTSELECT
shiftamt[2] => y2[13].OUTPUTSELECT
shiftamt[2] => y2[12].OUTPUTSELECT
shiftamt[2] => y2[11].OUTPUTSELECT
shiftamt[2] => y2[10].OUTPUTSELECT
shiftamt[2] => y2[9].OUTPUTSELECT
shiftamt[2] => y2[8].OUTPUTSELECT
shiftamt[2] => y2[7].OUTPUTSELECT
shiftamt[2] => y2[6].OUTPUTSELECT
shiftamt[2] => y2[5].OUTPUTSELECT
shiftamt[2] => y2[4].OUTPUTSELECT
shiftamt[2] => y2[3].OUTPUTSELECT
shiftamt[2] => y2[2].OUTPUTSELECT
shiftamt[2] => y2[1].OUTPUTSELECT
shiftamt[2] => y2[0].OUTPUTSELECT
shiftamt[3] => y3[31].OUTPUTSELECT
shiftamt[3] => y3[30].OUTPUTSELECT
shiftamt[3] => y3[29].OUTPUTSELECT
shiftamt[3] => y3[28].OUTPUTSELECT
shiftamt[3] => y3[27].OUTPUTSELECT
shiftamt[3] => y3[26].OUTPUTSELECT
shiftamt[3] => y3[25].OUTPUTSELECT
shiftamt[3] => y3[24].OUTPUTSELECT
shiftamt[3] => y3[23].OUTPUTSELECT
shiftamt[3] => y3[22].OUTPUTSELECT
shiftamt[3] => y3[21].OUTPUTSELECT
shiftamt[3] => y3[20].OUTPUTSELECT
shiftamt[3] => y3[19].OUTPUTSELECT
shiftamt[3] => y3[18].OUTPUTSELECT
shiftamt[3] => y3[17].OUTPUTSELECT
shiftamt[3] => y3[16].OUTPUTSELECT
shiftamt[3] => y3[15].OUTPUTSELECT
shiftamt[3] => y3[14].OUTPUTSELECT
shiftamt[3] => y3[13].OUTPUTSELECT
shiftamt[3] => y3[12].OUTPUTSELECT
shiftamt[3] => y3[11].OUTPUTSELECT
shiftamt[3] => y3[10].OUTPUTSELECT
shiftamt[3] => y3[9].OUTPUTSELECT
shiftamt[3] => y3[8].OUTPUTSELECT
shiftamt[3] => y3[7].OUTPUTSELECT
shiftamt[3] => y3[6].OUTPUTSELECT
shiftamt[3] => y3[5].OUTPUTSELECT
shiftamt[3] => y3[4].OUTPUTSELECT
shiftamt[3] => y3[3].OUTPUTSELECT
shiftamt[3] => y3[2].OUTPUTSELECT
shiftamt[3] => y3[1].OUTPUTSELECT
shiftamt[3] => y3[0].OUTPUTSELECT
shiftamt[4] => y4[31].OUTPUTSELECT
shiftamt[4] => y4[30].OUTPUTSELECT
shiftamt[4] => y4[29].OUTPUTSELECT
shiftamt[4] => y4[28].OUTPUTSELECT
shiftamt[4] => y4[27].OUTPUTSELECT
shiftamt[4] => y4[26].OUTPUTSELECT
shiftamt[4] => y4[25].OUTPUTSELECT
shiftamt[4] => y4[24].OUTPUTSELECT
shiftamt[4] => y4[23].OUTPUTSELECT
shiftamt[4] => y4[22].OUTPUTSELECT
shiftamt[4] => y4[21].OUTPUTSELECT
shiftamt[4] => y4[20].OUTPUTSELECT
shiftamt[4] => y4[19].OUTPUTSELECT
shiftamt[4] => y4[18].OUTPUTSELECT
shiftamt[4] => y4[17].OUTPUTSELECT
shiftamt[4] => y4[16].OUTPUTSELECT
shiftamt[4] => y4[15].OUTPUTSELECT
shiftamt[4] => y4[14].OUTPUTSELECT
shiftamt[4] => y4[13].OUTPUTSELECT
shiftamt[4] => y4[12].OUTPUTSELECT
shiftamt[4] => y4[11].OUTPUTSELECT
shiftamt[4] => y4[10].OUTPUTSELECT
shiftamt[4] => y4[9].OUTPUTSELECT
shiftamt[4] => y4[8].OUTPUTSELECT
shiftamt[4] => y4[7].OUTPUTSELECT
shiftamt[4] => y4[6].OUTPUTSELECT
shiftamt[4] => y4[5].OUTPUTSELECT
shiftamt[4] => y4[4].OUTPUTSELECT
shiftamt[4] => y4[3].OUTPUTSELECT
shiftamt[4] => y4[2].OUTPUTSELECT
shiftamt[4] => y4[1].OUTPUTSELECT
shiftamt[4] => y4[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al|SRA32:sfr
a[0] => y4[0].DATAA
a[1] => y4[1].DATAA
a[2] => y4[2].DATAA
a[3] => y4[3].DATAA
a[4] => y4[4].DATAA
a[5] => y4[5].DATAA
a[6] => y4[6].DATAA
a[7] => y4[7].DATAA
a[8] => y4[8].DATAA
a[9] => y4[9].DATAA
a[10] => y4[10].DATAA
a[11] => y4[11].DATAA
a[12] => y4[12].DATAA
a[13] => y4[13].DATAA
a[14] => y4[14].DATAA
a[15] => y4[15].DATAA
a[16] => y4[16].DATAA
a[16] => y4[0].DATAB
a[17] => y4[17].DATAA
a[17] => y4[1].DATAB
a[18] => y4[18].DATAA
a[18] => y4[2].DATAB
a[19] => y4[19].DATAA
a[19] => y4[3].DATAB
a[20] => y4[20].DATAA
a[20] => y4[4].DATAB
a[21] => y4[21].DATAA
a[21] => y4[5].DATAB
a[22] => y4[22].DATAA
a[22] => y4[6].DATAB
a[23] => y4[23].DATAA
a[23] => y4[7].DATAB
a[24] => y4[24].DATAA
a[24] => y4[8].DATAB
a[25] => y4[25].DATAA
a[25] => y4[9].DATAB
a[26] => y4[26].DATAA
a[26] => y4[10].DATAB
a[27] => y4[27].DATAA
a[27] => y4[11].DATAB
a[28] => y4[28].DATAA
a[28] => y4[12].DATAB
a[29] => y4[29].DATAA
a[29] => y4[13].DATAB
a[30] => y4[30].DATAA
a[30] => y4[14].DATAB
a[31] => y4[30].DATAB
a[31] => y4[29].DATAB
a[31] => y4[28].DATAB
a[31] => y4[27].DATAB
a[31] => y4[26].DATAB
a[31] => y4[25].DATAB
a[31] => y4[24].DATAB
a[31] => y4[23].DATAB
a[31] => y4[22].DATAB
a[31] => y4[21].DATAB
a[31] => y4[20].DATAB
a[31] => y4[19].DATAB
a[31] => y4[18].DATAB
a[31] => y4[17].DATAB
a[31] => y4[16].DATAB
a[31] => y3[30].DATAB
a[31] => y3[29].DATAB
a[31] => y3[28].DATAB
a[31] => y3[27].DATAB
a[31] => y3[26].DATAB
a[31] => y3[25].DATAB
a[31] => y3[24].DATAB
a[31] => y2[30].DATAB
a[31] => y2[29].DATAB
a[31] => y2[28].DATAB
a[31] => y1[30].DATAB
a[31] => y4[15].DATAB
a[31] => y3[23].DATAB
a[31] => y2[27].DATAB
a[31] => y1[29].DATAB
a[31] => result.DATAB
a[31] => result[31].DATAIN
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[1] => y1[30].OUTPUTSELECT
shiftamt[1] => y1[29].OUTPUTSELECT
shiftamt[1] => y1[28].OUTPUTSELECT
shiftamt[1] => y1[27].OUTPUTSELECT
shiftamt[1] => y1[26].OUTPUTSELECT
shiftamt[1] => y1[25].OUTPUTSELECT
shiftamt[1] => y1[24].OUTPUTSELECT
shiftamt[1] => y1[23].OUTPUTSELECT
shiftamt[1] => y1[22].OUTPUTSELECT
shiftamt[1] => y1[21].OUTPUTSELECT
shiftamt[1] => y1[20].OUTPUTSELECT
shiftamt[1] => y1[19].OUTPUTSELECT
shiftamt[1] => y1[18].OUTPUTSELECT
shiftamt[1] => y1[17].OUTPUTSELECT
shiftamt[1] => y1[16].OUTPUTSELECT
shiftamt[1] => y1[15].OUTPUTSELECT
shiftamt[1] => y1[14].OUTPUTSELECT
shiftamt[1] => y1[13].OUTPUTSELECT
shiftamt[1] => y1[12].OUTPUTSELECT
shiftamt[1] => y1[11].OUTPUTSELECT
shiftamt[1] => y1[10].OUTPUTSELECT
shiftamt[1] => y1[9].OUTPUTSELECT
shiftamt[1] => y1[8].OUTPUTSELECT
shiftamt[1] => y1[7].OUTPUTSELECT
shiftamt[1] => y1[6].OUTPUTSELECT
shiftamt[1] => y1[5].OUTPUTSELECT
shiftamt[1] => y1[4].OUTPUTSELECT
shiftamt[1] => y1[3].OUTPUTSELECT
shiftamt[1] => y1[2].OUTPUTSELECT
shiftamt[1] => y1[1].OUTPUTSELECT
shiftamt[1] => y1[0].OUTPUTSELECT
shiftamt[2] => y2[30].OUTPUTSELECT
shiftamt[2] => y2[29].OUTPUTSELECT
shiftamt[2] => y2[28].OUTPUTSELECT
shiftamt[2] => y2[27].OUTPUTSELECT
shiftamt[2] => y2[26].OUTPUTSELECT
shiftamt[2] => y2[25].OUTPUTSELECT
shiftamt[2] => y2[24].OUTPUTSELECT
shiftamt[2] => y2[23].OUTPUTSELECT
shiftamt[2] => y2[22].OUTPUTSELECT
shiftamt[2] => y2[21].OUTPUTSELECT
shiftamt[2] => y2[20].OUTPUTSELECT
shiftamt[2] => y2[19].OUTPUTSELECT
shiftamt[2] => y2[18].OUTPUTSELECT
shiftamt[2] => y2[17].OUTPUTSELECT
shiftamt[2] => y2[16].OUTPUTSELECT
shiftamt[2] => y2[15].OUTPUTSELECT
shiftamt[2] => y2[14].OUTPUTSELECT
shiftamt[2] => y2[13].OUTPUTSELECT
shiftamt[2] => y2[12].OUTPUTSELECT
shiftamt[2] => y2[11].OUTPUTSELECT
shiftamt[2] => y2[10].OUTPUTSELECT
shiftamt[2] => y2[9].OUTPUTSELECT
shiftamt[2] => y2[8].OUTPUTSELECT
shiftamt[2] => y2[7].OUTPUTSELECT
shiftamt[2] => y2[6].OUTPUTSELECT
shiftamt[2] => y2[5].OUTPUTSELECT
shiftamt[2] => y2[4].OUTPUTSELECT
shiftamt[2] => y2[3].OUTPUTSELECT
shiftamt[2] => y2[2].OUTPUTSELECT
shiftamt[2] => y2[1].OUTPUTSELECT
shiftamt[2] => y2[0].OUTPUTSELECT
shiftamt[3] => y3[30].OUTPUTSELECT
shiftamt[3] => y3[29].OUTPUTSELECT
shiftamt[3] => y3[28].OUTPUTSELECT
shiftamt[3] => y3[27].OUTPUTSELECT
shiftamt[3] => y3[26].OUTPUTSELECT
shiftamt[3] => y3[25].OUTPUTSELECT
shiftamt[3] => y3[24].OUTPUTSELECT
shiftamt[3] => y3[23].OUTPUTSELECT
shiftamt[3] => y3[22].OUTPUTSELECT
shiftamt[3] => y3[21].OUTPUTSELECT
shiftamt[3] => y3[20].OUTPUTSELECT
shiftamt[3] => y3[19].OUTPUTSELECT
shiftamt[3] => y3[18].OUTPUTSELECT
shiftamt[3] => y3[17].OUTPUTSELECT
shiftamt[3] => y3[16].OUTPUTSELECT
shiftamt[3] => y3[15].OUTPUTSELECT
shiftamt[3] => y3[14].OUTPUTSELECT
shiftamt[3] => y3[13].OUTPUTSELECT
shiftamt[3] => y3[12].OUTPUTSELECT
shiftamt[3] => y3[11].OUTPUTSELECT
shiftamt[3] => y3[10].OUTPUTSELECT
shiftamt[3] => y3[9].OUTPUTSELECT
shiftamt[3] => y3[8].OUTPUTSELECT
shiftamt[3] => y3[7].OUTPUTSELECT
shiftamt[3] => y3[6].OUTPUTSELECT
shiftamt[3] => y3[5].OUTPUTSELECT
shiftamt[3] => y3[4].OUTPUTSELECT
shiftamt[3] => y3[3].OUTPUTSELECT
shiftamt[3] => y3[2].OUTPUTSELECT
shiftamt[3] => y3[1].OUTPUTSELECT
shiftamt[3] => y3[0].OUTPUTSELECT
shiftamt[4] => y4[30].OUTPUTSELECT
shiftamt[4] => y4[29].OUTPUTSELECT
shiftamt[4] => y4[28].OUTPUTSELECT
shiftamt[4] => y4[27].OUTPUTSELECT
shiftamt[4] => y4[26].OUTPUTSELECT
shiftamt[4] => y4[25].OUTPUTSELECT
shiftamt[4] => y4[24].OUTPUTSELECT
shiftamt[4] => y4[23].OUTPUTSELECT
shiftamt[4] => y4[22].OUTPUTSELECT
shiftamt[4] => y4[21].OUTPUTSELECT
shiftamt[4] => y4[20].OUTPUTSELECT
shiftamt[4] => y4[19].OUTPUTSELECT
shiftamt[4] => y4[18].OUTPUTSELECT
shiftamt[4] => y4[17].OUTPUTSELECT
shiftamt[4] => y4[16].OUTPUTSELECT
shiftamt[4] => y4[15].OUTPUTSELECT
shiftamt[4] => y4[14].OUTPUTSELECT
shiftamt[4] => y4[13].OUTPUTSELECT
shiftamt[4] => y4[12].OUTPUTSELECT
shiftamt[4] => y4[11].OUTPUTSELECT
shiftamt[4] => y4[10].OUTPUTSELECT
shiftamt[4] => y4[9].OUTPUTSELECT
shiftamt[4] => y4[8].OUTPUTSELECT
shiftamt[4] => y4[7].OUTPUTSELECT
shiftamt[4] => y4[6].OUTPUTSELECT
shiftamt[4] => y4[5].OUTPUTSELECT
shiftamt[4] => y4[4].OUTPUTSELECT
shiftamt[4] => y4[3].OUTPUTSELECT
shiftamt[4] => y4[2].OUTPUTSELECT
shiftamt[4] => y4[1].OUTPUTSELECT
shiftamt[4] => y4[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al|CLA8bit:cla8
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8
clk => clk.IN5
set => set.IN5
st_amt[0] => Selector4.IN5
st_amt[1] => Selector3.IN5
st_amt[2] => Selector2.IN5
st_amt[3] => Selector0.IN5
st_amt[4] => Selector7.IN5
ct[0] <= mydffe:dff0.port5
ct[1] <= mydffe:dff1.port5
ct[2] <= mydffe:dff2.port5
ct[3] <= mydffe:dff3.port5
ct[4] <= mydffe:dff4.port5
c_end <= c_end$latch.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff0
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff1
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff2
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff3
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8|mydffe:dff4
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:r_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|mydffe:r2_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd
A_dum[0] => A_dum[0].IN1
A_dum[1] => A_dum[1].IN1
A_dum[2] => A_dum[2].IN1
A_dum[3] => A_dum[3].IN1
A_dum[4] => A_dum[4].IN1
A_dum[5] => A_dum[5].IN1
A_dum[6] => A_dum[6].IN1
A_dum[7] => A_dum[7].IN1
A_dum[8] => A_dum[8].IN1
A_dum[9] => A_dum[9].IN1
A_dum[10] => A_dum[10].IN1
A_dum[11] => A_dum[11].IN1
A_dum[12] => A_dum[12].IN1
A_dum[13] => A_dum[13].IN1
A_dum[14] => A_dum[14].IN1
A_dum[15] => A_dum[15].IN1
A_dum[16] => A_dum[16].IN1
A_dum[17] => A_dum[17].IN1
A_dum[18] => A_dum[18].IN1
A_dum[19] => A_dum[19].IN1
A_dum[20] => A_dum[20].IN1
A_dum[21] => A_dum[21].IN1
A_dum[22] => A_dum[22].IN1
A_dum[23] => A_dum[23].IN1
A_dum[24] => A_dum[24].IN1
A_dum[25] => A_dum[25].IN1
A_dum[26] => A_dum[26].IN1
A_dum[27] => A_dum[27].IN1
A_dum[28] => A_dum[28].IN1
A_dum[29] => A_dum[29].IN1
A_dum[30] => A_dum[30].IN1
A_dum[31] => A_dum[31].IN1
B_dum[0] => B_dum[0].IN1
B_dum[1] => B_dum[1].IN1
B_dum[2] => B_dum[2].IN1
B_dum[3] => B_dum[3].IN1
B_dum[4] => B_dum[4].IN1
B_dum[5] => B_dum[5].IN1
B_dum[6] => B_dum[6].IN1
B_dum[7] => B_dum[7].IN1
B_dum[8] => B_dum[8].IN1
B_dum[9] => B_dum[9].IN1
B_dum[10] => B_dum[10].IN1
B_dum[11] => B_dum[11].IN1
B_dum[12] => B_dum[12].IN1
B_dum[13] => B_dum[13].IN1
B_dum[14] => B_dum[14].IN1
B_dum[15] => B_dum[15].IN1
B_dum[16] => B_dum[16].IN1
B_dum[17] => B_dum[17].IN1
B_dum[18] => B_dum[18].IN1
B_dum[19] => B_dum[19].IN1
B_dum[20] => B_dum[20].IN1
B_dum[21] => B_dum[21].IN1
B_dum[22] => B_dum[22].IN1
B_dum[23] => B_dum[23].IN1
B_dum[24] => B_dum[24].IN1
B_dum[25] => B_dum[25].IN1
B_dum[26] => B_dum[26].IN1
B_dum[27] => B_dum[27].IN1
B_dum[28] => B_dum[28].IN1
B_dum[29] => B_dum[29].IN1
B_dum[30] => B_dum[30].IN1
B_dum[31] => B_dum[31].IN1
ctrl => ctrl.IN3
ct[0] => ct[0].IN2
ct[1] => ct[1].IN2
ct[2] => ct[2].IN2
ct[3] => ct[3].IN2
ct[4] => ct[4].IN2
rem[0] <= cur_rem[0].DB_MAX_OUTPUT_PORT_TYPE
rem[1] <= cur_rem[1].DB_MAX_OUTPUT_PORT_TYPE
rem[2] <= cur_rem[2].DB_MAX_OUTPUT_PORT_TYPE
rem[3] <= cur_rem[3].DB_MAX_OUTPUT_PORT_TYPE
rem[4] <= cur_rem[4].DB_MAX_OUTPUT_PORT_TYPE
rem[5] <= cur_rem[5].DB_MAX_OUTPUT_PORT_TYPE
rem[6] <= cur_rem[6].DB_MAX_OUTPUT_PORT_TYPE
rem[7] <= cur_rem[7].DB_MAX_OUTPUT_PORT_TYPE
rem[8] <= cur_rem[8].DB_MAX_OUTPUT_PORT_TYPE
rem[9] <= cur_rem[9].DB_MAX_OUTPUT_PORT_TYPE
rem[10] <= cur_rem[10].DB_MAX_OUTPUT_PORT_TYPE
rem[11] <= cur_rem[11].DB_MAX_OUTPUT_PORT_TYPE
rem[12] <= cur_rem[12].DB_MAX_OUTPUT_PORT_TYPE
rem[13] <= cur_rem[13].DB_MAX_OUTPUT_PORT_TYPE
rem[14] <= cur_rem[14].DB_MAX_OUTPUT_PORT_TYPE
rem[15] <= cur_rem[15].DB_MAX_OUTPUT_PORT_TYPE
rem[16] <= cur_rem[16].DB_MAX_OUTPUT_PORT_TYPE
rem[17] <= cur_rem[17].DB_MAX_OUTPUT_PORT_TYPE
rem[18] <= cur_rem[18].DB_MAX_OUTPUT_PORT_TYPE
rem[19] <= cur_rem[19].DB_MAX_OUTPUT_PORT_TYPE
rem[20] <= cur_rem[20].DB_MAX_OUTPUT_PORT_TYPE
rem[21] <= cur_rem[21].DB_MAX_OUTPUT_PORT_TYPE
rem[22] <= cur_rem[22].DB_MAX_OUTPUT_PORT_TYPE
rem[23] <= cur_rem[23].DB_MAX_OUTPUT_PORT_TYPE
rem[24] <= cur_rem[24].DB_MAX_OUTPUT_PORT_TYPE
rem[25] <= cur_rem[25].DB_MAX_OUTPUT_PORT_TYPE
rem[26] <= cur_rem[26].DB_MAX_OUTPUT_PORT_TYPE
rem[27] <= cur_rem[27].DB_MAX_OUTPUT_PORT_TYPE
rem[28] <= cur_rem[28].DB_MAX_OUTPUT_PORT_TYPE
rem[29] <= cur_rem[29].DB_MAX_OUTPUT_PORT_TYPE
rem[30] <= cur_rem[30].DB_MAX_OUTPUT_PORT_TYPE
rem[31] <= cur_rem[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN5
quoti[0] <= cur_quo[0].DB_MAX_OUTPUT_PORT_TYPE
quoti[1] <= cur_quo[1].DB_MAX_OUTPUT_PORT_TYPE
quoti[2] <= cur_quo[2].DB_MAX_OUTPUT_PORT_TYPE
quoti[3] <= cur_quo[3].DB_MAX_OUTPUT_PORT_TYPE
quoti[4] <= cur_quo[4].DB_MAX_OUTPUT_PORT_TYPE
quoti[5] <= cur_quo[5].DB_MAX_OUTPUT_PORT_TYPE
quoti[6] <= cur_quo[6].DB_MAX_OUTPUT_PORT_TYPE
quoti[7] <= cur_quo[7].DB_MAX_OUTPUT_PORT_TYPE
quoti[8] <= cur_quo[8].DB_MAX_OUTPUT_PORT_TYPE
quoti[9] <= cur_quo[9].DB_MAX_OUTPUT_PORT_TYPE
quoti[10] <= cur_quo[10].DB_MAX_OUTPUT_PORT_TYPE
quoti[11] <= cur_quo[11].DB_MAX_OUTPUT_PORT_TYPE
quoti[12] <= cur_quo[12].DB_MAX_OUTPUT_PORT_TYPE
quoti[13] <= cur_quo[13].DB_MAX_OUTPUT_PORT_TYPE
quoti[14] <= cur_quo[14].DB_MAX_OUTPUT_PORT_TYPE
quoti[15] <= cur_quo[15].DB_MAX_OUTPUT_PORT_TYPE
quoti[16] <= cur_quo[16].DB_MAX_OUTPUT_PORT_TYPE
quoti[17] <= cur_quo[17].DB_MAX_OUTPUT_PORT_TYPE
quoti[18] <= cur_quo[18].DB_MAX_OUTPUT_PORT_TYPE
quoti[19] <= cur_quo[19].DB_MAX_OUTPUT_PORT_TYPE
quoti[20] <= cur_quo[20].DB_MAX_OUTPUT_PORT_TYPE
quoti[21] <= cur_quo[21].DB_MAX_OUTPUT_PORT_TYPE
quoti[22] <= cur_quo[22].DB_MAX_OUTPUT_PORT_TYPE
quoti[23] <= cur_quo[23].DB_MAX_OUTPUT_PORT_TYPE
quoti[24] <= cur_quo[24].DB_MAX_OUTPUT_PORT_TYPE
quoti[25] <= cur_quo[25].DB_MAX_OUTPUT_PORT_TYPE
quoti[26] <= cur_quo[26].DB_MAX_OUTPUT_PORT_TYPE
quoti[27] <= cur_quo[27].DB_MAX_OUTPUT_PORT_TYPE
quoti[28] <= cur_quo[28].DB_MAX_OUTPUT_PORT_TYPE
quoti[29] <= cur_quo[29].DB_MAX_OUTPUT_PORT_TYPE
quoti[30] <= cur_quo[30].DB_MAX_OUTPUT_PORT_TYPE
quoti[31] <= cur_quo[31].DB_MAX_OUTPUT_PORT_TYPE
to_store[0] <= to_store[0].DB_MAX_OUTPUT_PORT_TYPE
to_store[1] <= to_store[1].DB_MAX_OUTPUT_PORT_TYPE
to_store[2] <= to_store[2].DB_MAX_OUTPUT_PORT_TYPE
to_store[3] <= to_store[3].DB_MAX_OUTPUT_PORT_TYPE
to_store[4] <= to_store[4].DB_MAX_OUTPUT_PORT_TYPE
to_store[5] <= to_store[5].DB_MAX_OUTPUT_PORT_TYPE
to_store[6] <= to_store[6].DB_MAX_OUTPUT_PORT_TYPE
to_store[7] <= to_store[7].DB_MAX_OUTPUT_PORT_TYPE
to_store[8] <= to_store[8].DB_MAX_OUTPUT_PORT_TYPE
to_store[9] <= to_store[9].DB_MAX_OUTPUT_PORT_TYPE
to_store[10] <= to_store[10].DB_MAX_OUTPUT_PORT_TYPE
to_store[11] <= to_store[11].DB_MAX_OUTPUT_PORT_TYPE
to_store[12] <= to_store[12].DB_MAX_OUTPUT_PORT_TYPE
to_store[13] <= to_store[13].DB_MAX_OUTPUT_PORT_TYPE
to_store[14] <= to_store[14].DB_MAX_OUTPUT_PORT_TYPE
to_store[15] <= to_store[15].DB_MAX_OUTPUT_PORT_TYPE
to_store[16] <= to_store[16].DB_MAX_OUTPUT_PORT_TYPE
to_store[17] <= to_store[17].DB_MAX_OUTPUT_PORT_TYPE
to_store[18] <= to_store[18].DB_MAX_OUTPUT_PORT_TYPE
to_store[19] <= to_store[19].DB_MAX_OUTPUT_PORT_TYPE
to_store[20] <= to_store[20].DB_MAX_OUTPUT_PORT_TYPE
to_store[21] <= to_store[21].DB_MAX_OUTPUT_PORT_TYPE
to_store[22] <= to_store[22].DB_MAX_OUTPUT_PORT_TYPE
to_store[23] <= to_store[23].DB_MAX_OUTPUT_PORT_TYPE
to_store[24] <= to_store[24].DB_MAX_OUTPUT_PORT_TYPE
to_store[25] <= to_store[25].DB_MAX_OUTPUT_PORT_TYPE
to_store[26] <= to_store[26].DB_MAX_OUTPUT_PORT_TYPE
to_store[27] <= to_store[27].DB_MAX_OUTPUT_PORT_TYPE
to_store[28] <= to_store[28].DB_MAX_OUTPUT_PORT_TYPE
to_store[29] <= to_store[29].DB_MAX_OUTPUT_PORT_TYPE
to_store[30] <= to_store[30].DB_MAX_OUTPUT_PORT_TYPE
to_store[31] <= to_store[31].DB_MAX_OUTPUT_PORT_TYPE
next_rem[0] <= Subber32:sb.port2
next_rem[1] <= Subber32:sb.port2
next_rem[2] <= Subber32:sb.port2
next_rem[3] <= Subber32:sb.port2
next_rem[4] <= Subber32:sb.port2
next_rem[5] <= Subber32:sb.port2
next_rem[6] <= Subber32:sb.port2
next_rem[7] <= Subber32:sb.port2
next_rem[8] <= Subber32:sb.port2
next_rem[9] <= Subber32:sb.port2
next_rem[10] <= Subber32:sb.port2
next_rem[11] <= Subber32:sb.port2
next_rem[12] <= Subber32:sb.port2
next_rem[13] <= Subber32:sb.port2
next_rem[14] <= Subber32:sb.port2
next_rem[15] <= Subber32:sb.port2
next_rem[16] <= Subber32:sb.port2
next_rem[17] <= Subber32:sb.port2
next_rem[18] <= Subber32:sb.port2
next_rem[19] <= Subber32:sb.port2
next_rem[20] <= Subber32:sb.port2
next_rem[21] <= Subber32:sb.port2
next_rem[22] <= Subber32:sb.port2
next_rem[23] <= Subber32:sb.port2
next_rem[24] <= Subber32:sb.port2
next_rem[25] <= Subber32:sb.port2
next_rem[26] <= Subber32:sb.port2
next_rem[27] <= Subber32:sb.port2
next_rem[28] <= Subber32:sb.port2
next_rem[29] <= Subber32:sb.port2
next_rem[30] <= Subber32:sb.port2
next_rem[31] <= Subber32:sb.port2
to_sub[0] <= to_sub[0].DB_MAX_OUTPUT_PORT_TYPE
to_sub[1] <= to_sub[1].DB_MAX_OUTPUT_PORT_TYPE
to_sub[2] <= to_sub[2].DB_MAX_OUTPUT_PORT_TYPE
to_sub[3] <= to_sub[3].DB_MAX_OUTPUT_PORT_TYPE
to_sub[4] <= to_sub[4].DB_MAX_OUTPUT_PORT_TYPE
to_sub[5] <= to_sub[5].DB_MAX_OUTPUT_PORT_TYPE
to_sub[6] <= to_sub[6].DB_MAX_OUTPUT_PORT_TYPE
to_sub[7] <= to_sub[7].DB_MAX_OUTPUT_PORT_TYPE
to_sub[8] <= to_sub[8].DB_MAX_OUTPUT_PORT_TYPE
to_sub[9] <= to_sub[9].DB_MAX_OUTPUT_PORT_TYPE
to_sub[10] <= to_sub[10].DB_MAX_OUTPUT_PORT_TYPE
to_sub[11] <= to_sub[11].DB_MAX_OUTPUT_PORT_TYPE
to_sub[12] <= to_sub[12].DB_MAX_OUTPUT_PORT_TYPE
to_sub[13] <= to_sub[13].DB_MAX_OUTPUT_PORT_TYPE
to_sub[14] <= to_sub[14].DB_MAX_OUTPUT_PORT_TYPE
to_sub[15] <= to_sub[15].DB_MAX_OUTPUT_PORT_TYPE
to_sub[16] <= to_sub[16].DB_MAX_OUTPUT_PORT_TYPE
to_sub[17] <= to_sub[17].DB_MAX_OUTPUT_PORT_TYPE
to_sub[18] <= to_sub[18].DB_MAX_OUTPUT_PORT_TYPE
to_sub[19] <= to_sub[19].DB_MAX_OUTPUT_PORT_TYPE
to_sub[20] <= to_sub[20].DB_MAX_OUTPUT_PORT_TYPE
to_sub[21] <= to_sub[21].DB_MAX_OUTPUT_PORT_TYPE
to_sub[22] <= to_sub[22].DB_MAX_OUTPUT_PORT_TYPE
to_sub[23] <= to_sub[23].DB_MAX_OUTPUT_PORT_TYPE
to_sub[24] <= to_sub[24].DB_MAX_OUTPUT_PORT_TYPE
to_sub[25] <= to_sub[25].DB_MAX_OUTPUT_PORT_TYPE
to_sub[26] <= to_sub[26].DB_MAX_OUTPUT_PORT_TYPE
to_sub[27] <= to_sub[27].DB_MAX_OUTPUT_PORT_TYPE
to_sub[28] <= to_sub[28].DB_MAX_OUTPUT_PORT_TYPE
to_sub[29] <= to_sub[29].DB_MAX_OUTPUT_PORT_TYPE
to_sub[30] <= to_sub[30].DB_MAX_OUTPUT_PORT_TYPE
to_sub[31] <= to_sub[31].DB_MAX_OUTPUT_PORT_TYPE
divisor[0] <= divisor[0].DB_MAX_OUTPUT_PORT_TYPE
divisor[1] <= divisor[1].DB_MAX_OUTPUT_PORT_TYPE
divisor[2] <= divisor[2].DB_MAX_OUTPUT_PORT_TYPE
divisor[3] <= divisor[3].DB_MAX_OUTPUT_PORT_TYPE
divisor[4] <= divisor[4].DB_MAX_OUTPUT_PORT_TYPE
divisor[5] <= divisor[5].DB_MAX_OUTPUT_PORT_TYPE
divisor[6] <= divisor[6].DB_MAX_OUTPUT_PORT_TYPE
divisor[7] <= divisor[7].DB_MAX_OUTPUT_PORT_TYPE
divisor[8] <= divisor[8].DB_MAX_OUTPUT_PORT_TYPE
divisor[9] <= divisor[9].DB_MAX_OUTPUT_PORT_TYPE
divisor[10] <= divisor[10].DB_MAX_OUTPUT_PORT_TYPE
divisor[11] <= divisor[11].DB_MAX_OUTPUT_PORT_TYPE
divisor[12] <= divisor[12].DB_MAX_OUTPUT_PORT_TYPE
divisor[13] <= divisor[13].DB_MAX_OUTPUT_PORT_TYPE
divisor[14] <= divisor[14].DB_MAX_OUTPUT_PORT_TYPE
divisor[15] <= divisor[15].DB_MAX_OUTPUT_PORT_TYPE
divisor[16] <= divisor[16].DB_MAX_OUTPUT_PORT_TYPE
divisor[17] <= divisor[17].DB_MAX_OUTPUT_PORT_TYPE
divisor[18] <= divisor[18].DB_MAX_OUTPUT_PORT_TYPE
divisor[19] <= divisor[19].DB_MAX_OUTPUT_PORT_TYPE
divisor[20] <= divisor[20].DB_MAX_OUTPUT_PORT_TYPE
divisor[21] <= divisor[21].DB_MAX_OUTPUT_PORT_TYPE
divisor[22] <= divisor[22].DB_MAX_OUTPUT_PORT_TYPE
divisor[23] <= divisor[23].DB_MAX_OUTPUT_PORT_TYPE
divisor[24] <= divisor[24].DB_MAX_OUTPUT_PORT_TYPE
divisor[25] <= divisor[25].DB_MAX_OUTPUT_PORT_TYPE
divisor[26] <= divisor[26].DB_MAX_OUTPUT_PORT_TYPE
divisor[27] <= divisor[27].DB_MAX_OUTPUT_PORT_TYPE
divisor[28] <= divisor[28].DB_MAX_OUTPUT_PORT_TYPE
divisor[29] <= divisor[29].DB_MAX_OUTPUT_PORT_TYPE
divisor[30] <= divisor[30].DB_MAX_OUTPUT_PORT_TYPE
divisor[31] <= divisor[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|mydffe:a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|mydffe:b_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|mydffe:c_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|SLL32:shftleft
a[0] => y4[16].DATAB
a[0] => y4[0].DATAA
a[1] => y4[17].DATAB
a[1] => y4[1].DATAA
a[2] => y4[18].DATAB
a[2] => y4[2].DATAA
a[3] => y4[19].DATAB
a[3] => y4[3].DATAA
a[4] => y4[20].DATAB
a[4] => y4[4].DATAA
a[5] => y4[21].DATAB
a[5] => y4[5].DATAA
a[6] => y4[22].DATAB
a[6] => y4[6].DATAA
a[7] => y4[23].DATAB
a[7] => y4[7].DATAA
a[8] => y4[24].DATAB
a[8] => y4[8].DATAA
a[9] => y4[25].DATAB
a[9] => y4[9].DATAA
a[10] => y4[26].DATAB
a[10] => y4[10].DATAA
a[11] => y4[27].DATAB
a[11] => y4[11].DATAA
a[12] => y4[28].DATAB
a[12] => y4[12].DATAA
a[13] => y4[29].DATAB
a[13] => y4[13].DATAA
a[14] => y4[30].DATAB
a[14] => y4[14].DATAA
a[15] => y4[31].DATAB
a[15] => y4[15].DATAA
a[16] => y4[16].DATAA
a[17] => y4[17].DATAA
a[18] => y4[18].DATAA
a[19] => y4[19].DATAA
a[20] => y4[20].DATAA
a[21] => y4[21].DATAA
a[22] => y4[22].DATAA
a[23] => y4[23].DATAA
a[24] => y4[24].DATAA
a[25] => y4[25].DATAA
a[26] => y4[26].DATAA
a[27] => y4[27].DATAA
a[28] => y4[28].DATAA
a[29] => y4[29].DATAA
a[30] => y4[30].DATAA
a[31] => y4[31].DATAA
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[1] => y1[31].OUTPUTSELECT
shiftamt[1] => y1[30].OUTPUTSELECT
shiftamt[1] => y1[29].OUTPUTSELECT
shiftamt[1] => y1[28].OUTPUTSELECT
shiftamt[1] => y1[27].OUTPUTSELECT
shiftamt[1] => y1[26].OUTPUTSELECT
shiftamt[1] => y1[25].OUTPUTSELECT
shiftamt[1] => y1[24].OUTPUTSELECT
shiftamt[1] => y1[23].OUTPUTSELECT
shiftamt[1] => y1[22].OUTPUTSELECT
shiftamt[1] => y1[21].OUTPUTSELECT
shiftamt[1] => y1[20].OUTPUTSELECT
shiftamt[1] => y1[19].OUTPUTSELECT
shiftamt[1] => y1[18].OUTPUTSELECT
shiftamt[1] => y1[17].OUTPUTSELECT
shiftamt[1] => y1[16].OUTPUTSELECT
shiftamt[1] => y1[15].OUTPUTSELECT
shiftamt[1] => y1[14].OUTPUTSELECT
shiftamt[1] => y1[13].OUTPUTSELECT
shiftamt[1] => y1[12].OUTPUTSELECT
shiftamt[1] => y1[11].OUTPUTSELECT
shiftamt[1] => y1[10].OUTPUTSELECT
shiftamt[1] => y1[9].OUTPUTSELECT
shiftamt[1] => y1[8].OUTPUTSELECT
shiftamt[1] => y1[7].OUTPUTSELECT
shiftamt[1] => y1[6].OUTPUTSELECT
shiftamt[1] => y1[5].OUTPUTSELECT
shiftamt[1] => y1[4].OUTPUTSELECT
shiftamt[1] => y1[3].OUTPUTSELECT
shiftamt[1] => y1[2].OUTPUTSELECT
shiftamt[1] => y1[1].OUTPUTSELECT
shiftamt[1] => y1[0].OUTPUTSELECT
shiftamt[2] => y2[31].OUTPUTSELECT
shiftamt[2] => y2[30].OUTPUTSELECT
shiftamt[2] => y2[29].OUTPUTSELECT
shiftamt[2] => y2[28].OUTPUTSELECT
shiftamt[2] => y2[27].OUTPUTSELECT
shiftamt[2] => y2[26].OUTPUTSELECT
shiftamt[2] => y2[25].OUTPUTSELECT
shiftamt[2] => y2[24].OUTPUTSELECT
shiftamt[2] => y2[23].OUTPUTSELECT
shiftamt[2] => y2[22].OUTPUTSELECT
shiftamt[2] => y2[21].OUTPUTSELECT
shiftamt[2] => y2[20].OUTPUTSELECT
shiftamt[2] => y2[19].OUTPUTSELECT
shiftamt[2] => y2[18].OUTPUTSELECT
shiftamt[2] => y2[17].OUTPUTSELECT
shiftamt[2] => y2[16].OUTPUTSELECT
shiftamt[2] => y2[15].OUTPUTSELECT
shiftamt[2] => y2[14].OUTPUTSELECT
shiftamt[2] => y2[13].OUTPUTSELECT
shiftamt[2] => y2[12].OUTPUTSELECT
shiftamt[2] => y2[11].OUTPUTSELECT
shiftamt[2] => y2[10].OUTPUTSELECT
shiftamt[2] => y2[9].OUTPUTSELECT
shiftamt[2] => y2[8].OUTPUTSELECT
shiftamt[2] => y2[7].OUTPUTSELECT
shiftamt[2] => y2[6].OUTPUTSELECT
shiftamt[2] => y2[5].OUTPUTSELECT
shiftamt[2] => y2[4].OUTPUTSELECT
shiftamt[2] => y2[3].OUTPUTSELECT
shiftamt[2] => y2[2].OUTPUTSELECT
shiftamt[2] => y2[1].OUTPUTSELECT
shiftamt[2] => y2[0].OUTPUTSELECT
shiftamt[3] => y3[31].OUTPUTSELECT
shiftamt[3] => y3[30].OUTPUTSELECT
shiftamt[3] => y3[29].OUTPUTSELECT
shiftamt[3] => y3[28].OUTPUTSELECT
shiftamt[3] => y3[27].OUTPUTSELECT
shiftamt[3] => y3[26].OUTPUTSELECT
shiftamt[3] => y3[25].OUTPUTSELECT
shiftamt[3] => y3[24].OUTPUTSELECT
shiftamt[3] => y3[23].OUTPUTSELECT
shiftamt[3] => y3[22].OUTPUTSELECT
shiftamt[3] => y3[21].OUTPUTSELECT
shiftamt[3] => y3[20].OUTPUTSELECT
shiftamt[3] => y3[19].OUTPUTSELECT
shiftamt[3] => y3[18].OUTPUTSELECT
shiftamt[3] => y3[17].OUTPUTSELECT
shiftamt[3] => y3[16].OUTPUTSELECT
shiftamt[3] => y3[15].OUTPUTSELECT
shiftamt[3] => y3[14].OUTPUTSELECT
shiftamt[3] => y3[13].OUTPUTSELECT
shiftamt[3] => y3[12].OUTPUTSELECT
shiftamt[3] => y3[11].OUTPUTSELECT
shiftamt[3] => y3[10].OUTPUTSELECT
shiftamt[3] => y3[9].OUTPUTSELECT
shiftamt[3] => y3[8].OUTPUTSELECT
shiftamt[3] => y3[7].OUTPUTSELECT
shiftamt[3] => y3[6].OUTPUTSELECT
shiftamt[3] => y3[5].OUTPUTSELECT
shiftamt[3] => y3[4].OUTPUTSELECT
shiftamt[3] => y3[3].OUTPUTSELECT
shiftamt[3] => y3[2].OUTPUTSELECT
shiftamt[3] => y3[1].OUTPUTSELECT
shiftamt[3] => y3[0].OUTPUTSELECT
shiftamt[4] => y4[31].OUTPUTSELECT
shiftamt[4] => y4[30].OUTPUTSELECT
shiftamt[4] => y4[29].OUTPUTSELECT
shiftamt[4] => y4[28].OUTPUTSELECT
shiftamt[4] => y4[27].OUTPUTSELECT
shiftamt[4] => y4[26].OUTPUTSELECT
shiftamt[4] => y4[25].OUTPUTSELECT
shiftamt[4] => y4[24].OUTPUTSELECT
shiftamt[4] => y4[23].OUTPUTSELECT
shiftamt[4] => y4[22].OUTPUTSELECT
shiftamt[4] => y4[21].OUTPUTSELECT
shiftamt[4] => y4[20].OUTPUTSELECT
shiftamt[4] => y4[19].OUTPUTSELECT
shiftamt[4] => y4[18].OUTPUTSELECT
shiftamt[4] => y4[17].OUTPUTSELECT
shiftamt[4] => y4[16].OUTPUTSELECT
shiftamt[4] => y4[15].OUTPUTSELECT
shiftamt[4] => y4[14].OUTPUTSELECT
shiftamt[4] => y4[13].OUTPUTSELECT
shiftamt[4] => y4[12].OUTPUTSELECT
shiftamt[4] => y4[11].OUTPUTSELECT
shiftamt[4] => y4[10].OUTPUTSELECT
shiftamt[4] => y4[9].OUTPUTSELECT
shiftamt[4] => y4[8].OUTPUTSELECT
shiftamt[4] => y4[7].OUTPUTSELECT
shiftamt[4] => y4[6].OUTPUTSELECT
shiftamt[4] => y4[5].OUTPUTSELECT
shiftamt[4] => y4[4].OUTPUTSELECT
shiftamt[4] => y4[3].OUTPUTSELECT
shiftamt[4] => y4[2].OUTPUTSELECT
shiftamt[4] => y4[1].OUTPUTSELECT
shiftamt[4] => y4[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp
A[0] => A[0].IN2
A[1] => A[1].IN2
A[2] => A[2].IN2
A[3] => A[3].IN2
A[4] => A[4].IN2
A[5] => A[5].IN2
A[6] => A[6].IN2
A[7] => A[7].IN2
A[8] => A[8].IN2
A[9] => A[9].IN2
A[10] => A[10].IN2
A[11] => A[11].IN2
A[12] => A[12].IN2
A[13] => A[13].IN2
A[14] => A[14].IN2
A[15] => A[15].IN2
A[16] => A[16].IN2
A[17] => A[17].IN2
A[18] => A[18].IN2
A[19] => A[19].IN2
A[20] => A[20].IN2
A[21] => A[21].IN2
A[22] => A[22].IN2
A[23] => A[23].IN2
A[24] => A[24].IN2
A[25] => A[25].IN2
A[26] => A[26].IN2
A[27] => A[27].IN2
A[28] => A[28].IN2
A[29] => A[29].IN2
A[30] => A[30].IN2
A[31] => A[31].IN1
B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
B[4] => B[4].IN2
B[5] => B[5].IN2
B[6] => B[6].IN2
B[7] => B[7].IN2
B[8] => B[8].IN2
B[9] => B[9].IN2
B[10] => B[10].IN2
B[11] => B[11].IN2
B[12] => B[12].IN2
B[13] => B[13].IN2
B[14] => B[14].IN2
B[15] => B[15].IN2
B[16] => B[16].IN2
B[17] => B[17].IN2
B[18] => B[18].IN2
B[19] => B[19].IN2
B[20] => B[20].IN2
B[21] => B[21].IN2
B[22] => B[22].IN2
B[23] => B[23].IN2
B[24] => B[24].IN2
B[25] => B[25].IN2
B[26] => B[26].IN2
B[27] => B[27].IN2
B[28] => B[28].IN2
B[29] => B[29].IN2
B[30] => B[30].IN2
B[31] => B[31].IN1
NotEqual <= NotEqual.DB_MAX_OUTPUT_PORT_TYPE
LessThan <= LessThan.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_invert0[0].IN1
b[1] => b_invert0[1].IN1
b[2] => b_invert0[2].IN1
b[3] => b_invert0[3].IN1
b[4] => b_invert0[4].IN1
b[5] => b_invert0[5].IN1
b[6] => b_invert0[6].IN1
b[7] => b_invert0[7].IN1
b[8] => b_invert0[8].IN1
b[9] => b_invert0[9].IN1
b[10] => b_invert0[10].IN1
b[11] => b_invert0[11].IN1
b[12] => b_invert0[12].IN1
b[13] => b_invert0[13].IN1
b[14] => b_invert0[14].IN1
b[15] => b_invert0[15].IN1
b[16] => b_invert0[16].IN1
b[17] => b_invert0[17].IN1
b[18] => b_invert0[18].IN1
b[19] => b_invert0[19].IN1
b[20] => b_invert0[20].IN1
b[21] => b_invert0[21].IN1
b[22] => b_invert0[22].IN1
b[23] => b_invert0[23].IN1
b[24] => b_invert0[24].IN1
b[25] => b_invert0[25].IN1
b[26] => b_invert0[26].IN1
b[27] => b_invert0[27].IN1
b[28] => b_invert0[28].IN1
b[29] => b_invert0[29].IN1
b[30] => b_invert0[30].IN1
b[31] => b_invert0[31].IN1
difference[0] <= Adder32:complement.port3
difference[1] <= Adder32:complement.port3
difference[2] <= Adder32:complement.port3
difference[3] <= Adder32:complement.port3
difference[4] <= Adder32:complement.port3
difference[5] <= Adder32:complement.port3
difference[6] <= Adder32:complement.port3
difference[7] <= Adder32:complement.port3
difference[8] <= Adder32:complement.port3
difference[9] <= Adder32:complement.port3
difference[10] <= Adder32:complement.port3
difference[11] <= Adder32:complement.port3
difference[12] <= Adder32:complement.port3
difference[13] <= Adder32:complement.port3
difference[14] <= Adder32:complement.port3
difference[15] <= Adder32:complement.port3
difference[16] <= Adder32:complement.port3
difference[17] <= Adder32:complement.port3
difference[18] <= Adder32:complement.port3
difference[19] <= Adder32:complement.port3
difference[20] <= Adder32:complement.port3
difference[21] <= Adder32:complement.port3
difference[22] <= Adder32:complement.port3
difference[23] <= Adder32:complement.port3
difference[24] <= Adder32:complement.port3
difference[25] <= Adder32:complement.port3
difference[26] <= Adder32:complement.port3
difference[27] <= Adder32:complement.port3
difference[28] <= Adder32:complement.port3
difference[29] <= Adder32:complement.port3
difference[30] <= Adder32:complement.port3
difference[31] <= Adder32:complement.port3
c_out <= Adder32:complement.port4


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Comparer0:c1
a[0] => temp[1].DATAA
a[1] => temp[1].OUTPUTSELECT
a[2] => temp[2].OUTPUTSELECT
a[3] => temp[3].OUTPUTSELECT
a[4] => temp[4].OUTPUTSELECT
a[5] => temp[5].OUTPUTSELECT
a[6] => temp[6].OUTPUTSELECT
a[7] => temp[7].OUTPUTSELECT
a[8] => temp[8].OUTPUTSELECT
a[9] => temp[9].OUTPUTSELECT
a[10] => temp[10].OUTPUTSELECT
a[11] => temp[11].OUTPUTSELECT
a[12] => temp[12].OUTPUTSELECT
a[13] => temp[13].OUTPUTSELECT
a[14] => temp[14].OUTPUTSELECT
a[15] => temp[15].OUTPUTSELECT
a[16] => temp[16].OUTPUTSELECT
a[17] => temp[17].OUTPUTSELECT
a[18] => temp[18].OUTPUTSELECT
a[19] => temp[19].OUTPUTSELECT
a[20] => temp[20].OUTPUTSELECT
a[21] => temp[21].OUTPUTSELECT
a[22] => temp[22].OUTPUTSELECT
a[23] => temp[23].OUTPUTSELECT
a[24] => temp[24].OUTPUTSELECT
a[25] => temp[25].OUTPUTSELECT
a[26] => temp[26].OUTPUTSELECT
a[27] => temp[27].OUTPUTSELECT
a[28] => temp[28].OUTPUTSELECT
a[29] => temp[29].OUTPUTSELECT
a[30] => temp[30].OUTPUTSELECT
a[31] => Positive.OUTPUTSELECT
a[31] => is0.OUTPUTSELECT
is0 <= is0.DB_MAX_OUTPUT_PORT_TYPE
Positive <= Positive.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_invert0[0].IN1
b[1] => b_invert0[1].IN1
b[2] => b_invert0[2].IN1
b[3] => b_invert0[3].IN1
b[4] => b_invert0[4].IN1
b[5] => b_invert0[5].IN1
b[6] => b_invert0[6].IN1
b[7] => b_invert0[7].IN1
b[8] => b_invert0[8].IN1
b[9] => b_invert0[9].IN1
b[10] => b_invert0[10].IN1
b[11] => b_invert0[11].IN1
b[12] => b_invert0[12].IN1
b[13] => b_invert0[13].IN1
b[14] => b_invert0[14].IN1
b[15] => b_invert0[15].IN1
b[16] => b_invert0[16].IN1
b[17] => b_invert0[17].IN1
b[18] => b_invert0[18].IN1
b[19] => b_invert0[19].IN1
b[20] => b_invert0[20].IN1
b[21] => b_invert0[21].IN1
b[22] => b_invert0[22].IN1
b[23] => b_invert0[23].IN1
b[24] => b_invert0[24].IN1
b[25] => b_invert0[25].IN1
b[26] => b_invert0[26].IN1
b[27] => b_invert0[27].IN1
b[28] => b_invert0[28].IN1
b[29] => b_invert0[29].IN1
b[30] => b_invert0[30].IN1
b[31] => b_invert0[31].IN1
difference[0] <= Adder32:complement.port3
difference[1] <= Adder32:complement.port3
difference[2] <= Adder32:complement.port3
difference[3] <= Adder32:complement.port3
difference[4] <= Adder32:complement.port3
difference[5] <= Adder32:complement.port3
difference[6] <= Adder32:complement.port3
difference[7] <= Adder32:complement.port3
difference[8] <= Adder32:complement.port3
difference[9] <= Adder32:complement.port3
difference[10] <= Adder32:complement.port3
difference[11] <= Adder32:complement.port3
difference[12] <= Adder32:complement.port3
difference[13] <= Adder32:complement.port3
difference[14] <= Adder32:complement.port3
difference[15] <= Adder32:complement.port3
difference[16] <= Adder32:complement.port3
difference[17] <= Adder32:complement.port3
difference[18] <= Adder32:complement.port3
difference[19] <= Adder32:complement.port3
difference[20] <= Adder32:complement.port3
difference[21] <= Adder32:complement.port3
difference[22] <= Adder32:complement.port3
difference[23] <= Adder32:complement.port3
difference[24] <= Adder32:complement.port3
difference[25] <= Adder32:complement.port3
difference[26] <= Adder32:complement.port3
difference[27] <= Adder32:complement.port3
difference[28] <= Adder32:complement.port3
difference[29] <= Adder32:complement.port3
difference[30] <= Adder32:complement.port3
difference[31] <= Adder32:complement.port3
c_out <= Adder32:complement.port4


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Comparer:cmp|Comparer0:c0
a[0] => temp[1].DATAA
a[1] => temp[1].OUTPUTSELECT
a[2] => temp[2].OUTPUTSELECT
a[3] => temp[3].OUTPUTSELECT
a[4] => temp[4].OUTPUTSELECT
a[5] => temp[5].OUTPUTSELECT
a[6] => temp[6].OUTPUTSELECT
a[7] => temp[7].OUTPUTSELECT
a[8] => temp[8].OUTPUTSELECT
a[9] => temp[9].OUTPUTSELECT
a[10] => temp[10].OUTPUTSELECT
a[11] => temp[11].OUTPUTSELECT
a[12] => temp[12].OUTPUTSELECT
a[13] => temp[13].OUTPUTSELECT
a[14] => temp[14].OUTPUTSELECT
a[15] => temp[15].OUTPUTSELECT
a[16] => temp[16].OUTPUTSELECT
a[17] => temp[17].OUTPUTSELECT
a[18] => temp[18].OUTPUTSELECT
a[19] => temp[19].OUTPUTSELECT
a[20] => temp[20].OUTPUTSELECT
a[21] => temp[21].OUTPUTSELECT
a[22] => temp[22].OUTPUTSELECT
a[23] => temp[23].OUTPUTSELECT
a[24] => temp[24].OUTPUTSELECT
a[25] => temp[25].OUTPUTSELECT
a[26] => temp[26].OUTPUTSELECT
a[27] => temp[27].OUTPUTSELECT
a[28] => temp[28].OUTPUTSELECT
a[29] => temp[29].OUTPUTSELECT
a[30] => temp[30].OUTPUTSELECT
a[31] => Positive.OUTPUTSELECT
a[31] => is0.OUTPUTSELECT
is0 <= is0.DB_MAX_OUTPUT_PORT_TYPE
Positive <= Positive.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|decoder32:decode
select[0] => a1.IN0
select[0] => a3.IN0
select[0] => a5.IN0
select[0] => a7.IN0
select[0] => a9.IN0
select[0] => a11.IN0
select[0] => a13.IN0
select[0] => a15.IN0
select[0] => a17.IN0
select[0] => a19.IN0
select[0] => a21.IN0
select[0] => a23.IN0
select[0] => a25.IN0
select[0] => a27.IN0
select[0] => a29.IN0
select[0] => a31.IN0
select[0] => a0.IN0
select[0] => a2.IN0
select[0] => a4.IN0
select[0] => a6.IN0
select[0] => a8.IN0
select[0] => a10.IN0
select[0] => a12.IN0
select[0] => a14.IN0
select[0] => a16.IN0
select[0] => a18.IN0
select[0] => a20.IN0
select[0] => a22.IN0
select[0] => a24.IN0
select[0] => a26.IN0
select[0] => a28.IN0
select[0] => a30.IN0
select[1] => a2.IN1
select[1] => a3.IN1
select[1] => a6.IN1
select[1] => a7.IN1
select[1] => a10.IN1
select[1] => a11.IN1
select[1] => a14.IN1
select[1] => a15.IN1
select[1] => a18.IN1
select[1] => a19.IN1
select[1] => a22.IN1
select[1] => a23.IN1
select[1] => a26.IN1
select[1] => a27.IN1
select[1] => a30.IN1
select[1] => a31.IN1
select[1] => a0.IN1
select[1] => a1.IN1
select[1] => a4.IN1
select[1] => a5.IN1
select[1] => a8.IN1
select[1] => a9.IN1
select[1] => a12.IN1
select[1] => a13.IN1
select[1] => a16.IN1
select[1] => a17.IN1
select[1] => a20.IN1
select[1] => a21.IN1
select[1] => a24.IN1
select[1] => a25.IN1
select[1] => a28.IN1
select[1] => a29.IN1
select[2] => a4.IN2
select[2] => a5.IN2
select[2] => a6.IN2
select[2] => a7.IN2
select[2] => a12.IN2
select[2] => a13.IN2
select[2] => a14.IN2
select[2] => a15.IN2
select[2] => a20.IN2
select[2] => a21.IN2
select[2] => a22.IN2
select[2] => a23.IN2
select[2] => a28.IN2
select[2] => a29.IN2
select[2] => a30.IN2
select[2] => a31.IN2
select[2] => a0.IN2
select[2] => a1.IN2
select[2] => a2.IN2
select[2] => a3.IN2
select[2] => a8.IN2
select[2] => a9.IN2
select[2] => a10.IN2
select[2] => a11.IN2
select[2] => a16.IN2
select[2] => a17.IN2
select[2] => a18.IN2
select[2] => a19.IN2
select[2] => a24.IN2
select[2] => a25.IN2
select[2] => a26.IN2
select[2] => a27.IN2
select[3] => a8.IN3
select[3] => a9.IN3
select[3] => a10.IN3
select[3] => a11.IN3
select[3] => a12.IN3
select[3] => a13.IN3
select[3] => a14.IN3
select[3] => a15.IN3
select[3] => a24.IN3
select[3] => a25.IN3
select[3] => a26.IN3
select[3] => a27.IN3
select[3] => a28.IN3
select[3] => a29.IN3
select[3] => a30.IN3
select[3] => a31.IN3
select[3] => a0.IN3
select[3] => a1.IN3
select[3] => a2.IN3
select[3] => a3.IN3
select[3] => a4.IN3
select[3] => a5.IN3
select[3] => a6.IN3
select[3] => a7.IN3
select[3] => a16.IN3
select[3] => a17.IN3
select[3] => a18.IN3
select[3] => a19.IN3
select[3] => a20.IN3
select[3] => a21.IN3
select[3] => a22.IN3
select[3] => a23.IN3
select[4] => a16.IN4
select[4] => a17.IN4
select[4] => a18.IN4
select[4] => a19.IN4
select[4] => a20.IN4
select[4] => a21.IN4
select[4] => a22.IN4
select[4] => a23.IN4
select[4] => a24.IN4
select[4] => a25.IN4
select[4] => a26.IN4
select[4] => a27.IN4
select[4] => a28.IN4
select[4] => a29.IN4
select[4] => a30.IN4
select[4] => a31.IN4
select[4] => a0.IN4
select[4] => a1.IN4
select[4] => a2.IN4
select[4] => a3.IN4
select[4] => a4.IN4
select[4] => a5.IN4
select[4] => a6.IN4
select[4] => a7.IN4
select[4] => a8.IN4
select[4] => a9.IN4
select[4] => a10.IN4
select[4] => a11.IN4
select[4] => a12.IN4
select[4] => a13.IN4
select[4] => a14.IN4
select[4] => a15.IN4
out[0] <= a0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a31.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|OR32:or32er
a[0] => comb.IN0
a[1] => comb.IN0
a[2] => comb.IN0
a[3] => comb.IN0
a[4] => comb.IN0
a[5] => comb.IN0
a[6] => comb.IN0
a[7] => comb.IN0
a[8] => comb.IN0
a[9] => comb.IN0
a[10] => comb.IN0
a[11] => comb.IN0
a[12] => comb.IN0
a[13] => comb.IN0
a[14] => comb.IN0
a[15] => comb.IN0
a[16] => comb.IN0
a[17] => comb.IN0
a[18] => comb.IN0
a[19] => comb.IN0
a[20] => comb.IN0
a[21] => comb.IN0
a[22] => comb.IN0
a[23] => comb.IN0
a[24] => comb.IN0
a[25] => comb.IN0
a[26] => comb.IN0
a[27] => comb.IN0
a[28] => comb.IN0
a[29] => comb.IN0
a[30] => comb.IN0
a[31] => comb.IN0
b[0] => comb.IN1
b[1] => comb.IN1
b[2] => comb.IN1
b[3] => comb.IN1
b[4] => comb.IN1
b[5] => comb.IN1
b[6] => comb.IN1
b[7] => comb.IN1
b[8] => comb.IN1
b[9] => comb.IN1
b[10] => comb.IN1
b[11] => comb.IN1
b[12] => comb.IN1
b[13] => comb.IN1
b[14] => comb.IN1
b[15] => comb.IN1
b[16] => comb.IN1
b[17] => comb.IN1
b[18] => comb.IN1
b[19] => comb.IN1
b[20] => comb.IN1
b[21] => comb.IN1
b[22] => comb.IN1
b[23] => comb.IN1
b[24] => comb.IN1
b[25] => comb.IN1
b[26] => comb.IN1
b[27] => comb.IN1
b[28] => comb.IN1
b[29] => comb.IN1
b[30] => comb.IN1
b[31] => comb.IN1
result[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_invert0[0].IN1
b[1] => b_invert0[1].IN1
b[2] => b_invert0[2].IN1
b[3] => b_invert0[3].IN1
b[4] => b_invert0[4].IN1
b[5] => b_invert0[5].IN1
b[6] => b_invert0[6].IN1
b[7] => b_invert0[7].IN1
b[8] => b_invert0[8].IN1
b[9] => b_invert0[9].IN1
b[10] => b_invert0[10].IN1
b[11] => b_invert0[11].IN1
b[12] => b_invert0[12].IN1
b[13] => b_invert0[13].IN1
b[14] => b_invert0[14].IN1
b[15] => b_invert0[15].IN1
b[16] => b_invert0[16].IN1
b[17] => b_invert0[17].IN1
b[18] => b_invert0[18].IN1
b[19] => b_invert0[19].IN1
b[20] => b_invert0[20].IN1
b[21] => b_invert0[21].IN1
b[22] => b_invert0[22].IN1
b[23] => b_invert0[23].IN1
b[24] => b_invert0[24].IN1
b[25] => b_invert0[25].IN1
b[26] => b_invert0[26].IN1
b[27] => b_invert0[27].IN1
b[28] => b_invert0[28].IN1
b[29] => b_invert0[29].IN1
b[30] => b_invert0[30].IN1
b[31] => b_invert0[31].IN1
difference[0] <= Adder32:complement.port3
difference[1] <= Adder32:complement.port3
difference[2] <= Adder32:complement.port3
difference[3] <= Adder32:complement.port3
difference[4] <= Adder32:complement.port3
difference[5] <= Adder32:complement.port3
difference[6] <= Adder32:complement.port3
difference[7] <= Adder32:complement.port3
difference[8] <= Adder32:complement.port3
difference[9] <= Adder32:complement.port3
difference[10] <= Adder32:complement.port3
difference[11] <= Adder32:complement.port3
difference[12] <= Adder32:complement.port3
difference[13] <= Adder32:complement.port3
difference[14] <= Adder32:complement.port3
difference[15] <= Adder32:complement.port3
difference[16] <= Adder32:complement.port3
difference[17] <= Adder32:complement.port3
difference[18] <= Adder32:complement.port3
difference[19] <= Adder32:complement.port3
difference[20] <= Adder32:complement.port3
difference[21] <= Adder32:complement.port3
difference[22] <= Adder32:complement.port3
difference[23] <= Adder32:complement.port3
difference[24] <= Adder32:complement.port3
difference[25] <= Adder32:complement.port3
difference[26] <= Adder32:complement.port3
difference[27] <= Adder32:complement.port3
difference[28] <= Adder32:complement.port3
difference[29] <= Adder32:complement.port3
difference[30] <= Adder32:complement.port3
difference[31] <= Adder32:complement.port3
c_out <= Adder32:complement.port4


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:neg_quo
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:neg_quo|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa
A[0] => to_shft.DATAB
A[0] => A_inv[0].IN1
A[1] => to_shft.DATAB
A[1] => A_inv[1].IN1
A[2] => to_shft.DATAB
A[2] => A_inv[2].IN1
A[3] => to_shft.DATAB
A[3] => A_inv[3].IN1
A[4] => to_shft.DATAB
A[4] => A_inv[4].IN1
A[5] => to_shft.DATAB
A[5] => A_inv[5].IN1
A[6] => to_shft.DATAB
A[6] => A_inv[6].IN1
A[7] => to_shft.DATAB
A[7] => A_inv[7].IN1
A[8] => to_shft.DATAB
A[8] => A_inv[8].IN1
A[9] => to_shft.DATAB
A[9] => A_inv[9].IN1
A[10] => to_shft.DATAB
A[10] => A_inv[10].IN1
A[11] => to_shft.DATAB
A[11] => A_inv[11].IN1
A[12] => to_shft.DATAB
A[12] => A_inv[12].IN1
A[13] => to_shft.DATAB
A[13] => A_inv[13].IN1
A[14] => to_shft.DATAB
A[14] => A_inv[14].IN1
A[15] => to_shft.DATAB
A[15] => A_inv[15].IN1
A[16] => to_shft.DATAB
A[16] => A_inv[16].IN1
A[17] => to_shft.DATAB
A[17] => A_inv[17].IN1
A[18] => to_shft.DATAB
A[18] => A_inv[18].IN1
A[19] => to_shft.DATAB
A[19] => A_inv[19].IN1
A[20] => to_shft.DATAB
A[20] => A_inv[20].IN1
A[21] => to_shft.DATAB
A[21] => A_inv[21].IN1
A[22] => to_shft.DATAB
A[22] => A_inv[22].IN1
A[23] => to_shft.DATAB
A[23] => A_inv[23].IN1
A[24] => to_shft.DATAB
A[24] => A_inv[24].IN1
A[25] => to_shft.DATAB
A[25] => A_inv[25].IN1
A[26] => to_shft.DATAB
A[26] => A_inv[26].IN1
A[27] => to_shft.DATAB
A[27] => A_inv[27].IN1
A[28] => to_shft.DATAB
A[28] => A_inv[28].IN1
A[29] => to_shft.DATAB
A[29] => A_inv[29].IN1
A[30] => to_shft.DATAB
A[30] => A_inv[30].IN1
A[31] => to_shft.DATAB
A[31] => A_inv[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
ct[0] => ct[0].IN2
ct[1] => ct[1].IN2
ct[2] => ct[2].IN2
ct[3] => ct[3].IN2
ct[4] => ct[4].IN2
result[0] <= cur_res[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= cur_res[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= cur_res[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= cur_res[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= cur_res[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= cur_res[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= cur_res[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= cur_res[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= cur_res[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= cur_res[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= cur_res[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= cur_res[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= cur_res[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= cur_res[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= cur_res[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= cur_res[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= cur_res[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= cur_res[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= cur_res[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= cur_res[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= cur_res[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= cur_res[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= cur_res[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= cur_res[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= cur_res[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= cur_res[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= cur_res[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= cur_res[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= cur_res[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= cur_res[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= cur_res[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= cur_res[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN1
rst => nrst.IN1
ovf <= ovf_add.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|findc:fc
B[0] => c.DATAIN
B[0] => c1.DATAIN
B[1] => c.DATAIN
B[1] => c1.DATAIN
B[2] => c.DATAIN
B[2] => c1.DATAIN
B[3] => c.DATAIN
B[3] => c1.DATAIN
B[4] => c.DATAIN
B[4] => c1.DATAIN
B[5] => c.DATAIN
B[5] => c1.DATAIN
B[6] => c.DATAIN
B[6] => c1.DATAIN
B[7] => c.DATAIN
B[7] => c1.DATAIN
B[8] => c.DATAIN
B[8] => c1.DATAIN
B[9] => c.DATAIN
B[9] => c1.DATAIN
B[10] => c.DATAIN
B[10] => c1.DATAIN
B[11] => c.DATAIN
B[11] => c1.DATAIN
B[12] => c.DATAIN
B[12] => c1.DATAIN
B[13] => c.DATAIN
B[13] => c1.DATAIN
B[14] => c.DATAIN
B[14] => c1.DATAIN
B[15] => c.DATAIN
B[15] => c1.DATAIN
B[16] => c.DATAIN
B[16] => c1.DATAIN
B[17] => c.DATAIN
B[17] => c1.DATAIN
B[18] => c.DATAIN
B[18] => c1.DATAIN
B[19] => c.DATAIN
B[19] => c1.DATAIN
B[20] => c.DATAIN
B[20] => c1.DATAIN
B[21] => c.DATAIN
B[21] => c1.DATAIN
B[22] => c.DATAIN
B[22] => c1.DATAIN
B[23] => c.DATAIN
B[23] => c1.DATAIN
B[24] => c.DATAIN
B[24] => c1.DATAIN
B[25] => c.DATAIN
B[25] => c1.DATAIN
B[26] => c.DATAIN
B[26] => c1.DATAIN
B[27] => c.DATAIN
B[27] => c1.DATAIN
B[28] => c.DATAIN
B[28] => c1.DATAIN
B[29] => c.DATAIN
B[29] => c1.DATAIN
B[30] => c.DATAIN
B[30] => c1.DATAIN
B[31] => c1.DATAIN
ct[0] => ct[0].IN1
ct[1] => ct[1].IN1
ct[2] => ct[2].IN1
ct[3] => ct[3].IN1
ct[4] => ct[4].IN1
B_c1_c[0] <= B_c1_c[0].DB_MAX_OUTPUT_PORT_TYPE
B_c1_c[1] <= B_c1_c[1].DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|findc:fc|decoder32:de
select[0] => a1.IN0
select[0] => a3.IN0
select[0] => a5.IN0
select[0] => a7.IN0
select[0] => a9.IN0
select[0] => a11.IN0
select[0] => a13.IN0
select[0] => a15.IN0
select[0] => a17.IN0
select[0] => a19.IN0
select[0] => a21.IN0
select[0] => a23.IN0
select[0] => a25.IN0
select[0] => a27.IN0
select[0] => a29.IN0
select[0] => a31.IN0
select[0] => a0.IN0
select[0] => a2.IN0
select[0] => a4.IN0
select[0] => a6.IN0
select[0] => a8.IN0
select[0] => a10.IN0
select[0] => a12.IN0
select[0] => a14.IN0
select[0] => a16.IN0
select[0] => a18.IN0
select[0] => a20.IN0
select[0] => a22.IN0
select[0] => a24.IN0
select[0] => a26.IN0
select[0] => a28.IN0
select[0] => a30.IN0
select[1] => a2.IN1
select[1] => a3.IN1
select[1] => a6.IN1
select[1] => a7.IN1
select[1] => a10.IN1
select[1] => a11.IN1
select[1] => a14.IN1
select[1] => a15.IN1
select[1] => a18.IN1
select[1] => a19.IN1
select[1] => a22.IN1
select[1] => a23.IN1
select[1] => a26.IN1
select[1] => a27.IN1
select[1] => a30.IN1
select[1] => a31.IN1
select[1] => a0.IN1
select[1] => a1.IN1
select[1] => a4.IN1
select[1] => a5.IN1
select[1] => a8.IN1
select[1] => a9.IN1
select[1] => a12.IN1
select[1] => a13.IN1
select[1] => a16.IN1
select[1] => a17.IN1
select[1] => a20.IN1
select[1] => a21.IN1
select[1] => a24.IN1
select[1] => a25.IN1
select[1] => a28.IN1
select[1] => a29.IN1
select[2] => a4.IN2
select[2] => a5.IN2
select[2] => a6.IN2
select[2] => a7.IN2
select[2] => a12.IN2
select[2] => a13.IN2
select[2] => a14.IN2
select[2] => a15.IN2
select[2] => a20.IN2
select[2] => a21.IN2
select[2] => a22.IN2
select[2] => a23.IN2
select[2] => a28.IN2
select[2] => a29.IN2
select[2] => a30.IN2
select[2] => a31.IN2
select[2] => a0.IN2
select[2] => a1.IN2
select[2] => a2.IN2
select[2] => a3.IN2
select[2] => a8.IN2
select[2] => a9.IN2
select[2] => a10.IN2
select[2] => a11.IN2
select[2] => a16.IN2
select[2] => a17.IN2
select[2] => a18.IN2
select[2] => a19.IN2
select[2] => a24.IN2
select[2] => a25.IN2
select[2] => a26.IN2
select[2] => a27.IN2
select[3] => a8.IN3
select[3] => a9.IN3
select[3] => a10.IN3
select[3] => a11.IN3
select[3] => a12.IN3
select[3] => a13.IN3
select[3] => a14.IN3
select[3] => a15.IN3
select[3] => a24.IN3
select[3] => a25.IN3
select[3] => a26.IN3
select[3] => a27.IN3
select[3] => a28.IN3
select[3] => a29.IN3
select[3] => a30.IN3
select[3] => a31.IN3
select[3] => a0.IN3
select[3] => a1.IN3
select[3] => a2.IN3
select[3] => a3.IN3
select[3] => a4.IN3
select[3] => a5.IN3
select[3] => a6.IN3
select[3] => a7.IN3
select[3] => a16.IN3
select[3] => a17.IN3
select[3] => a18.IN3
select[3] => a19.IN3
select[3] => a20.IN3
select[3] => a21.IN3
select[3] => a22.IN3
select[3] => a23.IN3
select[4] => a16.IN4
select[4] => a17.IN4
select[4] => a18.IN4
select[4] => a19.IN4
select[4] => a20.IN4
select[4] => a21.IN4
select[4] => a22.IN4
select[4] => a23.IN4
select[4] => a24.IN4
select[4] => a25.IN4
select[4] => a26.IN4
select[4] => a27.IN4
select[4] => a28.IN4
select[4] => a29.IN4
select[4] => a30.IN4
select[4] => a31.IN4
select[4] => a0.IN4
select[4] => a1.IN4
select[4] => a2.IN4
select[4] => a3.IN4
select[4] => a4.IN4
select[4] => a5.IN4
select[4] => a6.IN4
select[4] => a7.IN4
select[4] => a8.IN4
select[4] => a9.IN4
select[4] => a10.IN4
select[4] => a11.IN4
select[4] => a12.IN4
select[4] => a13.IN4
select[4] => a14.IN4
select[4] => a15.IN4
out[0] <= a0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a31.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:complement
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:complement|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:complement|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:complement|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:complement|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:complement|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:complement|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:complement|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|SLL32:shifter
a[0] => y4[16].DATAB
a[0] => y4[0].DATAA
a[1] => y4[17].DATAB
a[1] => y4[1].DATAA
a[2] => y4[18].DATAB
a[2] => y4[2].DATAA
a[3] => y4[19].DATAB
a[3] => y4[3].DATAA
a[4] => y4[20].DATAB
a[4] => y4[4].DATAA
a[5] => y4[21].DATAB
a[5] => y4[5].DATAA
a[6] => y4[22].DATAB
a[6] => y4[6].DATAA
a[7] => y4[23].DATAB
a[7] => y4[7].DATAA
a[8] => y4[24].DATAB
a[8] => y4[8].DATAA
a[9] => y4[25].DATAB
a[9] => y4[9].DATAA
a[10] => y4[26].DATAB
a[10] => y4[10].DATAA
a[11] => y4[27].DATAB
a[11] => y4[11].DATAA
a[12] => y4[28].DATAB
a[12] => y4[12].DATAA
a[13] => y4[29].DATAB
a[13] => y4[13].DATAA
a[14] => y4[30].DATAB
a[14] => y4[14].DATAA
a[15] => y4[31].DATAB
a[15] => y4[15].DATAA
a[16] => y4[16].DATAA
a[17] => y4[17].DATAA
a[18] => y4[18].DATAA
a[19] => y4[19].DATAA
a[20] => y4[20].DATAA
a[21] => y4[21].DATAA
a[22] => y4[22].DATAA
a[23] => y4[23].DATAA
a[24] => y4[24].DATAA
a[25] => y4[25].DATAA
a[26] => y4[26].DATAA
a[27] => y4[27].DATAA
a[28] => y4[28].DATAA
a[29] => y4[29].DATAA
a[30] => y4[30].DATAA
a[31] => y4[31].DATAA
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[1] => y1[31].OUTPUTSELECT
shiftamt[1] => y1[30].OUTPUTSELECT
shiftamt[1] => y1[29].OUTPUTSELECT
shiftamt[1] => y1[28].OUTPUTSELECT
shiftamt[1] => y1[27].OUTPUTSELECT
shiftamt[1] => y1[26].OUTPUTSELECT
shiftamt[1] => y1[25].OUTPUTSELECT
shiftamt[1] => y1[24].OUTPUTSELECT
shiftamt[1] => y1[23].OUTPUTSELECT
shiftamt[1] => y1[22].OUTPUTSELECT
shiftamt[1] => y1[21].OUTPUTSELECT
shiftamt[1] => y1[20].OUTPUTSELECT
shiftamt[1] => y1[19].OUTPUTSELECT
shiftamt[1] => y1[18].OUTPUTSELECT
shiftamt[1] => y1[17].OUTPUTSELECT
shiftamt[1] => y1[16].OUTPUTSELECT
shiftamt[1] => y1[15].OUTPUTSELECT
shiftamt[1] => y1[14].OUTPUTSELECT
shiftamt[1] => y1[13].OUTPUTSELECT
shiftamt[1] => y1[12].OUTPUTSELECT
shiftamt[1] => y1[11].OUTPUTSELECT
shiftamt[1] => y1[10].OUTPUTSELECT
shiftamt[1] => y1[9].OUTPUTSELECT
shiftamt[1] => y1[8].OUTPUTSELECT
shiftamt[1] => y1[7].OUTPUTSELECT
shiftamt[1] => y1[6].OUTPUTSELECT
shiftamt[1] => y1[5].OUTPUTSELECT
shiftamt[1] => y1[4].OUTPUTSELECT
shiftamt[1] => y1[3].OUTPUTSELECT
shiftamt[1] => y1[2].OUTPUTSELECT
shiftamt[1] => y1[1].OUTPUTSELECT
shiftamt[1] => y1[0].OUTPUTSELECT
shiftamt[2] => y2[31].OUTPUTSELECT
shiftamt[2] => y2[30].OUTPUTSELECT
shiftamt[2] => y2[29].OUTPUTSELECT
shiftamt[2] => y2[28].OUTPUTSELECT
shiftamt[2] => y2[27].OUTPUTSELECT
shiftamt[2] => y2[26].OUTPUTSELECT
shiftamt[2] => y2[25].OUTPUTSELECT
shiftamt[2] => y2[24].OUTPUTSELECT
shiftamt[2] => y2[23].OUTPUTSELECT
shiftamt[2] => y2[22].OUTPUTSELECT
shiftamt[2] => y2[21].OUTPUTSELECT
shiftamt[2] => y2[20].OUTPUTSELECT
shiftamt[2] => y2[19].OUTPUTSELECT
shiftamt[2] => y2[18].OUTPUTSELECT
shiftamt[2] => y2[17].OUTPUTSELECT
shiftamt[2] => y2[16].OUTPUTSELECT
shiftamt[2] => y2[15].OUTPUTSELECT
shiftamt[2] => y2[14].OUTPUTSELECT
shiftamt[2] => y2[13].OUTPUTSELECT
shiftamt[2] => y2[12].OUTPUTSELECT
shiftamt[2] => y2[11].OUTPUTSELECT
shiftamt[2] => y2[10].OUTPUTSELECT
shiftamt[2] => y2[9].OUTPUTSELECT
shiftamt[2] => y2[8].OUTPUTSELECT
shiftamt[2] => y2[7].OUTPUTSELECT
shiftamt[2] => y2[6].OUTPUTSELECT
shiftamt[2] => y2[5].OUTPUTSELECT
shiftamt[2] => y2[4].OUTPUTSELECT
shiftamt[2] => y2[3].OUTPUTSELECT
shiftamt[2] => y2[2].OUTPUTSELECT
shiftamt[2] => y2[1].OUTPUTSELECT
shiftamt[2] => y2[0].OUTPUTSELECT
shiftamt[3] => y3[31].OUTPUTSELECT
shiftamt[3] => y3[30].OUTPUTSELECT
shiftamt[3] => y3[29].OUTPUTSELECT
shiftamt[3] => y3[28].OUTPUTSELECT
shiftamt[3] => y3[27].OUTPUTSELECT
shiftamt[3] => y3[26].OUTPUTSELECT
shiftamt[3] => y3[25].OUTPUTSELECT
shiftamt[3] => y3[24].OUTPUTSELECT
shiftamt[3] => y3[23].OUTPUTSELECT
shiftamt[3] => y3[22].OUTPUTSELECT
shiftamt[3] => y3[21].OUTPUTSELECT
shiftamt[3] => y3[20].OUTPUTSELECT
shiftamt[3] => y3[19].OUTPUTSELECT
shiftamt[3] => y3[18].OUTPUTSELECT
shiftamt[3] => y3[17].OUTPUTSELECT
shiftamt[3] => y3[16].OUTPUTSELECT
shiftamt[3] => y3[15].OUTPUTSELECT
shiftamt[3] => y3[14].OUTPUTSELECT
shiftamt[3] => y3[13].OUTPUTSELECT
shiftamt[3] => y3[12].OUTPUTSELECT
shiftamt[3] => y3[11].OUTPUTSELECT
shiftamt[3] => y3[10].OUTPUTSELECT
shiftamt[3] => y3[9].OUTPUTSELECT
shiftamt[3] => y3[8].OUTPUTSELECT
shiftamt[3] => y3[7].OUTPUTSELECT
shiftamt[3] => y3[6].OUTPUTSELECT
shiftamt[3] => y3[5].OUTPUTSELECT
shiftamt[3] => y3[4].OUTPUTSELECT
shiftamt[3] => y3[3].OUTPUTSELECT
shiftamt[3] => y3[2].OUTPUTSELECT
shiftamt[3] => y3[1].OUTPUTSELECT
shiftamt[3] => y3[0].OUTPUTSELECT
shiftamt[4] => y4[31].OUTPUTSELECT
shiftamt[4] => y4[30].OUTPUTSELECT
shiftamt[4] => y4[29].OUTPUTSELECT
shiftamt[4] => y4[28].OUTPUTSELECT
shiftamt[4] => y4[27].OUTPUTSELECT
shiftamt[4] => y4[26].OUTPUTSELECT
shiftamt[4] => y4[25].OUTPUTSELECT
shiftamt[4] => y4[24].OUTPUTSELECT
shiftamt[4] => y4[23].OUTPUTSELECT
shiftamt[4] => y4[22].OUTPUTSELECT
shiftamt[4] => y4[21].OUTPUTSELECT
shiftamt[4] => y4[20].OUTPUTSELECT
shiftamt[4] => y4[19].OUTPUTSELECT
shiftamt[4] => y4[18].OUTPUTSELECT
shiftamt[4] => y4[17].OUTPUTSELECT
shiftamt[4] => y4[16].OUTPUTSELECT
shiftamt[4] => y4[15].OUTPUTSELECT
shiftamt[4] => y4[14].OUTPUTSELECT
shiftamt[4] => y4[13].OUTPUTSELECT
shiftamt[4] => y4[12].OUTPUTSELECT
shiftamt[4] => y4[11].OUTPUTSELECT
shiftamt[4] => y4[10].OUTPUTSELECT
shiftamt[4] => y4[9].OUTPUTSELECT
shiftamt[4] => y4[8].OUTPUTSELECT
shiftamt[4] => y4[7].OUTPUTSELECT
shiftamt[4] => y4[6].OUTPUTSELECT
shiftamt[4] => y4[5].OUTPUTSELECT
shiftamt[4] => y4[4].OUTPUTSELECT
shiftamt[4] => y4[3].OUTPUTSELECT
shiftamt[4] => y4[2].OUTPUTSELECT
shiftamt[4] => y4[1].OUTPUTSELECT
shiftamt[4] => y4[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:add_next
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:add_next|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:add_next|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:add_next|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:add_next|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:add_next|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:add_next|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|Adder32:add_next|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|shiftadder:sa|reg32:r|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|counter:c
clk => clk.IN5
reset => Equal0.IN6
reset => WideNor0.IN1
reset => Selector2.IN5
reset => Selector3.IN5
reset => Selector4.IN5
reset => Selector5.IN5
reset => Selector6.IN5
reset => _.IN1
reset => _.IN1
reset => _.IN1
reset => _.IN1
reset => _.IN1
ct[0] <= mydffe:dff0.port5
ct[1] <= mydffe:dff1.port5
ct[2] <= mydffe:dff2.port5
ct[3] <= mydffe:dff3.port5
ct[4] <= mydffe:dff4.port5
c_end <= c_end$latch.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff0
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff1
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff2
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff3
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|counter:c|mydffe:dff4
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|mydffe:dff0
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|mydffe:dff1
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:r|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|mydffe:dff1_exc
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regA|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|multi:mt|reg32:regB|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug
A_dum[0] => A_dum[0].IN1
A_dum[1] => A_dum[1].IN1
A_dum[2] => A_dum[2].IN1
A_dum[3] => A_dum[3].IN1
A_dum[4] => A_dum[4].IN1
A_dum[5] => A_dum[5].IN1
A_dum[6] => A_dum[6].IN1
A_dum[7] => A_dum[7].IN1
A_dum[8] => A_dum[8].IN1
A_dum[9] => A_dum[9].IN1
A_dum[10] => A_dum[10].IN1
A_dum[11] => A_dum[11].IN1
A_dum[12] => A_dum[12].IN1
A_dum[13] => A_dum[13].IN1
A_dum[14] => A_dum[14].IN1
A_dum[15] => A_dum[15].IN1
A_dum[16] => A_dum[16].IN1
A_dum[17] => A_dum[17].IN1
A_dum[18] => A_dum[18].IN1
A_dum[19] => A_dum[19].IN1
A_dum[20] => A_dum[20].IN1
A_dum[21] => A_dum[21].IN1
A_dum[22] => A_dum[22].IN1
A_dum[23] => A_dum[23].IN1
A_dum[24] => A_dum[24].IN1
A_dum[25] => A_dum[25].IN1
A_dum[26] => A_dum[26].IN1
A_dum[27] => A_dum[27].IN1
A_dum[28] => A_dum[28].IN1
A_dum[29] => A_dum[29].IN1
A_dum[30] => A_dum[30].IN1
A_dum[31] => A_dum[31].IN1
B_dum[0] => B_dum[0].IN1
B_dum[1] => B_dum[1].IN1
B_dum[2] => B_dum[2].IN1
B_dum[3] => B_dum[3].IN1
B_dum[4] => B_dum[4].IN1
B_dum[5] => B_dum[5].IN1
B_dum[6] => B_dum[6].IN1
B_dum[7] => B_dum[7].IN1
B_dum[8] => B_dum[8].IN1
B_dum[9] => B_dum[9].IN1
B_dum[10] => B_dum[10].IN1
B_dum[11] => B_dum[11].IN1
B_dum[12] => B_dum[12].IN1
B_dum[13] => B_dum[13].IN1
B_dum[14] => B_dum[14].IN1
B_dum[15] => B_dum[15].IN1
B_dum[16] => B_dum[16].IN1
B_dum[17] => B_dum[17].IN1
B_dum[18] => B_dum[18].IN1
B_dum[19] => B_dum[19].IN1
B_dum[20] => B_dum[20].IN1
B_dum[21] => B_dum[21].IN1
B_dum[22] => B_dum[22].IN1
B_dum[23] => B_dum[23].IN1
B_dum[24] => B_dum[24].IN1
B_dum[25] => B_dum[25].IN1
B_dum[26] => B_dum[26].IN1
B_dum[27] => B_dum[27].IN1
B_dum[28] => B_dum[28].IN1
B_dum[29] => B_dum[29].IN1
B_dum[30] => B_dum[30].IN1
B_dum[31] => B_dum[31].IN1
ctrl_DIV => ctrl_DIV.IN3
clk => clk.IN8
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE
data_exception <= Comparer0:c1.port1
RDY <= ready.DB_MAX_OUTPUT_PORT_TYPE
ct[0] <= ct[0].DB_MAX_OUTPUT_PORT_TYPE
ct[1] <= ct[1].DB_MAX_OUTPUT_PORT_TYPE
ct[2] <= ct[2].DB_MAX_OUTPUT_PORT_TYPE
ct[3] <= ct[3].DB_MAX_OUTPUT_PORT_TYPE
ct[4] <= ct[4].DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= A[16].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= A[17].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= A[18].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= A[19].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= A[20].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= A[21].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= A[22].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= A[23].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= A[24].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= A[25].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= A[26].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= A[27].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= A[28].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= A[29].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= A[30].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= A[31].DB_MAX_OUTPUT_PORT_TYPE
B_org[0] <= B_org[0].DB_MAX_OUTPUT_PORT_TYPE
B_org[1] <= B_org[1].DB_MAX_OUTPUT_PORT_TYPE
B_org[2] <= B_org[2].DB_MAX_OUTPUT_PORT_TYPE
B_org[3] <= B_org[3].DB_MAX_OUTPUT_PORT_TYPE
B_org[4] <= B_org[4].DB_MAX_OUTPUT_PORT_TYPE
B_org[5] <= B_org[5].DB_MAX_OUTPUT_PORT_TYPE
B_org[6] <= B_org[6].DB_MAX_OUTPUT_PORT_TYPE
B_org[7] <= B_org[7].DB_MAX_OUTPUT_PORT_TYPE
B_org[8] <= B_org[8].DB_MAX_OUTPUT_PORT_TYPE
B_org[9] <= B_org[9].DB_MAX_OUTPUT_PORT_TYPE
B_org[10] <= B_org[10].DB_MAX_OUTPUT_PORT_TYPE
B_org[11] <= B_org[11].DB_MAX_OUTPUT_PORT_TYPE
B_org[12] <= B_org[12].DB_MAX_OUTPUT_PORT_TYPE
B_org[13] <= B_org[13].DB_MAX_OUTPUT_PORT_TYPE
B_org[14] <= B_org[14].DB_MAX_OUTPUT_PORT_TYPE
B_org[15] <= B_org[15].DB_MAX_OUTPUT_PORT_TYPE
B_org[16] <= B_org[16].DB_MAX_OUTPUT_PORT_TYPE
B_org[17] <= B_org[17].DB_MAX_OUTPUT_PORT_TYPE
B_org[18] <= B_org[18].DB_MAX_OUTPUT_PORT_TYPE
B_org[19] <= B_org[19].DB_MAX_OUTPUT_PORT_TYPE
B_org[20] <= B_org[20].DB_MAX_OUTPUT_PORT_TYPE
B_org[21] <= B_org[21].DB_MAX_OUTPUT_PORT_TYPE
B_org[22] <= B_org[22].DB_MAX_OUTPUT_PORT_TYPE
B_org[23] <= B_org[23].DB_MAX_OUTPUT_PORT_TYPE
B_org[24] <= B_org[24].DB_MAX_OUTPUT_PORT_TYPE
B_org[25] <= B_org[25].DB_MAX_OUTPUT_PORT_TYPE
B_org[26] <= B_org[26].DB_MAX_OUTPUT_PORT_TYPE
B_org[27] <= B_org[27].DB_MAX_OUTPUT_PORT_TYPE
B_org[28] <= B_org[28].DB_MAX_OUTPUT_PORT_TYPE
B_org[29] <= B_org[29].DB_MAX_OUTPUT_PORT_TYPE
B_org[30] <= B_org[30].DB_MAX_OUTPUT_PORT_TYPE
B_org[31] <= B_org[31].DB_MAX_OUTPUT_PORT_TYPE
shftamt[0] <= shftamt[0].DB_MAX_OUTPUT_PORT_TYPE
shftamt[1] <= shftamt[1].DB_MAX_OUTPUT_PORT_TYPE
shftamt[2] <= shftamt[2].DB_MAX_OUTPUT_PORT_TYPE
shftamt[3] <= shftamt[3].DB_MAX_OUTPUT_PORT_TYPE
shftamt[4] <= shftamt[4].DB_MAX_OUTPUT_PORT_TYPE
myctrl <= myctrl.DB_MAX_OUTPUT_PORT_TYPE
s_ctrl <= s_ctrl.DB_MAX_OUTPUT_PORT_TYPE
cur_rem[0] <= shiftdiver:sd.port4
cur_rem[1] <= shiftdiver:sd.port4
cur_rem[2] <= shiftdiver:sd.port4
cur_rem[3] <= shiftdiver:sd.port4
cur_rem[4] <= shiftdiver:sd.port4
cur_rem[5] <= shiftdiver:sd.port4
cur_rem[6] <= shiftdiver:sd.port4
cur_rem[7] <= shiftdiver:sd.port4
cur_rem[8] <= shiftdiver:sd.port4
cur_rem[9] <= shiftdiver:sd.port4
cur_rem[10] <= shiftdiver:sd.port4
cur_rem[11] <= shiftdiver:sd.port4
cur_rem[12] <= shiftdiver:sd.port4
cur_rem[13] <= shiftdiver:sd.port4
cur_rem[14] <= shiftdiver:sd.port4
cur_rem[15] <= shiftdiver:sd.port4
cur_rem[16] <= shiftdiver:sd.port4
cur_rem[17] <= shiftdiver:sd.port4
cur_rem[18] <= shiftdiver:sd.port4
cur_rem[19] <= shiftdiver:sd.port4
cur_rem[20] <= shiftdiver:sd.port4
cur_rem[21] <= shiftdiver:sd.port4
cur_rem[22] <= shiftdiver:sd.port4
cur_rem[23] <= shiftdiver:sd.port4
cur_rem[24] <= shiftdiver:sd.port4
cur_rem[25] <= shiftdiver:sd.port4
cur_rem[26] <= shiftdiver:sd.port4
cur_rem[27] <= shiftdiver:sd.port4
cur_rem[28] <= shiftdiver:sd.port4
cur_rem[29] <= shiftdiver:sd.port4
cur_rem[30] <= shiftdiver:sd.port4
cur_rem[31] <= shiftdiver:sd.port4
done <= done.DB_MAX_OUTPUT_PORT_TYPE
to_store[0] <= shiftdiver:sd.port7
to_store[1] <= shiftdiver:sd.port7
to_store[2] <= shiftdiver:sd.port7
to_store[3] <= shiftdiver:sd.port7
to_store[4] <= shiftdiver:sd.port7
to_store[5] <= shiftdiver:sd.port7
to_store[6] <= shiftdiver:sd.port7
to_store[7] <= shiftdiver:sd.port7
to_store[8] <= shiftdiver:sd.port7
to_store[9] <= shiftdiver:sd.port7
to_store[10] <= shiftdiver:sd.port7
to_store[11] <= shiftdiver:sd.port7
to_store[12] <= shiftdiver:sd.port7
to_store[13] <= shiftdiver:sd.port7
to_store[14] <= shiftdiver:sd.port7
to_store[15] <= shiftdiver:sd.port7
to_store[16] <= shiftdiver:sd.port7
to_store[17] <= shiftdiver:sd.port7
to_store[18] <= shiftdiver:sd.port7
to_store[19] <= shiftdiver:sd.port7
to_store[20] <= shiftdiver:sd.port7
to_store[21] <= shiftdiver:sd.port7
to_store[22] <= shiftdiver:sd.port7
to_store[23] <= shiftdiver:sd.port7
to_store[24] <= shiftdiver:sd.port7
to_store[25] <= shiftdiver:sd.port7
to_store[26] <= shiftdiver:sd.port7
to_store[27] <= shiftdiver:sd.port7
to_store[28] <= shiftdiver:sd.port7
to_store[29] <= shiftdiver:sd.port7
to_store[30] <= shiftdiver:sd.port7
to_store[31] <= shiftdiver:sd.port7
next_rem[0] <= shiftdiver:sd.port8
next_rem[1] <= shiftdiver:sd.port8
next_rem[2] <= shiftdiver:sd.port8
next_rem[3] <= shiftdiver:sd.port8
next_rem[4] <= shiftdiver:sd.port8
next_rem[5] <= shiftdiver:sd.port8
next_rem[6] <= shiftdiver:sd.port8
next_rem[7] <= shiftdiver:sd.port8
next_rem[8] <= shiftdiver:sd.port8
next_rem[9] <= shiftdiver:sd.port8
next_rem[10] <= shiftdiver:sd.port8
next_rem[11] <= shiftdiver:sd.port8
next_rem[12] <= shiftdiver:sd.port8
next_rem[13] <= shiftdiver:sd.port8
next_rem[14] <= shiftdiver:sd.port8
next_rem[15] <= shiftdiver:sd.port8
next_rem[16] <= shiftdiver:sd.port8
next_rem[17] <= shiftdiver:sd.port8
next_rem[18] <= shiftdiver:sd.port8
next_rem[19] <= shiftdiver:sd.port8
next_rem[20] <= shiftdiver:sd.port8
next_rem[21] <= shiftdiver:sd.port8
next_rem[22] <= shiftdiver:sd.port8
next_rem[23] <= shiftdiver:sd.port8
next_rem[24] <= shiftdiver:sd.port8
next_rem[25] <= shiftdiver:sd.port8
next_rem[26] <= shiftdiver:sd.port8
next_rem[27] <= shiftdiver:sd.port8
next_rem[28] <= shiftdiver:sd.port8
next_rem[29] <= shiftdiver:sd.port8
next_rem[30] <= shiftdiver:sd.port8
next_rem[31] <= shiftdiver:sd.port8
to_sub[0] <= shiftdiver:sd.port9
to_sub[1] <= shiftdiver:sd.port9
to_sub[2] <= shiftdiver:sd.port9
to_sub[3] <= shiftdiver:sd.port9
to_sub[4] <= shiftdiver:sd.port9
to_sub[5] <= shiftdiver:sd.port9
to_sub[6] <= shiftdiver:sd.port9
to_sub[7] <= shiftdiver:sd.port9
to_sub[8] <= shiftdiver:sd.port9
to_sub[9] <= shiftdiver:sd.port9
to_sub[10] <= shiftdiver:sd.port9
to_sub[11] <= shiftdiver:sd.port9
to_sub[12] <= shiftdiver:sd.port9
to_sub[13] <= shiftdiver:sd.port9
to_sub[14] <= shiftdiver:sd.port9
to_sub[15] <= shiftdiver:sd.port9
to_sub[16] <= shiftdiver:sd.port9
to_sub[17] <= shiftdiver:sd.port9
to_sub[18] <= shiftdiver:sd.port9
to_sub[19] <= shiftdiver:sd.port9
to_sub[20] <= shiftdiver:sd.port9
to_sub[21] <= shiftdiver:sd.port9
to_sub[22] <= shiftdiver:sd.port9
to_sub[23] <= shiftdiver:sd.port9
to_sub[24] <= shiftdiver:sd.port9
to_sub[25] <= shiftdiver:sd.port9
to_sub[26] <= shiftdiver:sd.port9
to_sub[27] <= shiftdiver:sd.port9
to_sub[28] <= shiftdiver:sd.port9
to_sub[29] <= shiftdiver:sd.port9
to_sub[30] <= shiftdiver:sd.port9
to_sub[31] <= shiftdiver:sd.port9
divisor[0] <= shiftdiver:sd.port10
divisor[1] <= shiftdiver:sd.port10
divisor[2] <= shiftdiver:sd.port10
divisor[3] <= shiftdiver:sd.port10
divisor[4] <= shiftdiver:sd.port10
divisor[5] <= shiftdiver:sd.port10
divisor[6] <= shiftdiver:sd.port10
divisor[7] <= shiftdiver:sd.port10
divisor[8] <= shiftdiver:sd.port10
divisor[9] <= shiftdiver:sd.port10
divisor[10] <= shiftdiver:sd.port10
divisor[11] <= shiftdiver:sd.port10
divisor[12] <= shiftdiver:sd.port10
divisor[13] <= shiftdiver:sd.port10
divisor[14] <= shiftdiver:sd.port10
divisor[15] <= shiftdiver:sd.port10
divisor[16] <= shiftdiver:sd.port10
divisor[17] <= shiftdiver:sd.port10
divisor[18] <= shiftdiver:sd.port10
divisor[19] <= shiftdiver:sd.port10
divisor[20] <= shiftdiver:sd.port10
divisor[21] <= shiftdiver:sd.port10
divisor[22] <= shiftdiver:sd.port10
divisor[23] <= shiftdiver:sd.port10
divisor[24] <= shiftdiver:sd.port10
divisor[25] <= shiftdiver:sd.port10
divisor[26] <= shiftdiver:sd.port10
divisor[27] <= shiftdiver:sd.port10
divisor[28] <= shiftdiver:sd.port10
divisor[29] <= shiftdiver:sd.port10
divisor[30] <= shiftdiver:sd.port10
divisor[31] <= shiftdiver:sd.port10


|processor|multdiv:multdiv_ut|div:div_debug|mydffe:latch_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy_ex|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy_ex|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Comparer0:c1
a[0] => temp[1].DATAA
a[1] => temp[1].OUTPUTSELECT
a[2] => temp[2].OUTPUTSELECT
a[3] => temp[3].OUTPUTSELECT
a[4] => temp[4].OUTPUTSELECT
a[5] => temp[5].OUTPUTSELECT
a[6] => temp[6].OUTPUTSELECT
a[7] => temp[7].OUTPUTSELECT
a[8] => temp[8].OUTPUTSELECT
a[9] => temp[9].OUTPUTSELECT
a[10] => temp[10].OUTPUTSELECT
a[11] => temp[11].OUTPUTSELECT
a[12] => temp[12].OUTPUTSELECT
a[13] => temp[13].OUTPUTSELECT
a[14] => temp[14].OUTPUTSELECT
a[15] => temp[15].OUTPUTSELECT
a[16] => temp[16].OUTPUTSELECT
a[17] => temp[17].OUTPUTSELECT
a[18] => temp[18].OUTPUTSELECT
a[19] => temp[19].OUTPUTSELECT
a[20] => temp[20].OUTPUTSELECT
a[21] => temp[21].OUTPUTSELECT
a[22] => temp[22].OUTPUTSELECT
a[23] => temp[23].OUTPUTSELECT
a[24] => temp[24].OUTPUTSELECT
a[25] => temp[25].OUTPUTSELECT
a[26] => temp[26].OUTPUTSELECT
a[27] => temp[27].OUTPUTSELECT
a[28] => temp[28].OUTPUTSELECT
a[29] => temp[29].OUTPUTSELECT
a[30] => temp[30].OUTPUTSELECT
a[31] => Positive.OUTPUTSELECT
a[31] => is0.OUTPUTSELECT
is0 <= is0.DB_MAX_OUTPUT_PORT_TYPE
Positive <= Positive.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Comparer0:ca
a[0] => temp[1].DATAA
a[1] => temp[1].OUTPUTSELECT
a[2] => temp[2].OUTPUTSELECT
a[3] => temp[3].OUTPUTSELECT
a[4] => temp[4].OUTPUTSELECT
a[5] => temp[5].OUTPUTSELECT
a[6] => temp[6].OUTPUTSELECT
a[7] => temp[7].OUTPUTSELECT
a[8] => temp[8].OUTPUTSELECT
a[9] => temp[9].OUTPUTSELECT
a[10] => temp[10].OUTPUTSELECT
a[11] => temp[11].OUTPUTSELECT
a[12] => temp[12].OUTPUTSELECT
a[13] => temp[13].OUTPUTSELECT
a[14] => temp[14].OUTPUTSELECT
a[15] => temp[15].OUTPUTSELECT
a[16] => temp[16].OUTPUTSELECT
a[17] => temp[17].OUTPUTSELECT
a[18] => temp[18].OUTPUTSELECT
a[19] => temp[19].OUTPUTSELECT
a[20] => temp[20].OUTPUTSELECT
a[21] => temp[21].OUTPUTSELECT
a[22] => temp[22].OUTPUTSELECT
a[23] => temp[23].OUTPUTSELECT
a[24] => temp[24].OUTPUTSELECT
a[25] => temp[25].OUTPUTSELECT
a[26] => temp[26].OUTPUTSELECT
a[27] => temp[27].OUTPUTSELECT
a[28] => temp[28].OUTPUTSELECT
a[29] => temp[29].OUTPUTSELECT
a[30] => temp[30].OUTPUTSELECT
a[31] => Positive.OUTPUTSELECT
a[31] => is0.OUTPUTSELECT
is0 <= is0.DB_MAX_OUTPUT_PORT_TYPE
Positive <= Positive.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absA
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absA|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absA|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absA|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absA|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absA|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absA|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absA|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absB
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absB|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absB|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absB|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absB|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absB|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absB|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:absB|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|mydffe:a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|mydffe:a1_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|mydffe:a2_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|mydffe:a3_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:A_copy|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|reg32:B_copy|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|aligner:al
A[0] => buffer1[149].DATAA
A[0] => buffer1[148].DATAA
A[0] => buffer1[147].DATAA
A[0] => buffer1[146].DATAA
A[1] => buffer1[149].OUTPUTSELECT
A[1] => buffer1[148].OUTPUTSELECT
A[1] => buffer1[147].OUTPUTSELECT
A[1] => buffer1[146].OUTPUTSELECT
A[1] => buffer1[140].DATAA
A[2] => buffer1[144].OUTPUTSELECT
A[2] => buffer1[143].OUTPUTSELECT
A[2] => buffer1[142].OUTPUTSELECT
A[2] => buffer1[141].OUTPUTSELECT
A[2] => buffer1[140].OUTPUTSELECT
A[3] => buffer1[139].OUTPUTSELECT
A[3] => buffer1[138].OUTPUTSELECT
A[3] => buffer1[137].OUTPUTSELECT
A[3] => buffer1[136].OUTPUTSELECT
A[3] => buffer1[135].OUTPUTSELECT
A[4] => buffer1[134].OUTPUTSELECT
A[4] => buffer1[133].OUTPUTSELECT
A[4] => buffer1[132].OUTPUTSELECT
A[4] => buffer1[131].OUTPUTSELECT
A[4] => buffer1[130].OUTPUTSELECT
A[5] => buffer1[129].OUTPUTSELECT
A[5] => buffer1[128].OUTPUTSELECT
A[5] => buffer1[127].OUTPUTSELECT
A[5] => buffer1[126].OUTPUTSELECT
A[5] => buffer1[125].OUTPUTSELECT
A[6] => buffer1[124].OUTPUTSELECT
A[6] => buffer1[123].OUTPUTSELECT
A[6] => buffer1[122].OUTPUTSELECT
A[6] => buffer1[121].OUTPUTSELECT
A[6] => buffer1[120].OUTPUTSELECT
A[7] => buffer1[119].OUTPUTSELECT
A[7] => buffer1[118].OUTPUTSELECT
A[7] => buffer1[117].OUTPUTSELECT
A[7] => buffer1[116].OUTPUTSELECT
A[7] => buffer1[115].OUTPUTSELECT
A[8] => buffer1[114].OUTPUTSELECT
A[8] => buffer1[113].OUTPUTSELECT
A[8] => buffer1[112].OUTPUTSELECT
A[8] => buffer1[111].OUTPUTSELECT
A[8] => buffer1[110].OUTPUTSELECT
A[9] => buffer1[109].OUTPUTSELECT
A[9] => buffer1[108].OUTPUTSELECT
A[9] => buffer1[107].OUTPUTSELECT
A[9] => buffer1[106].OUTPUTSELECT
A[9] => buffer1[105].OUTPUTSELECT
A[10] => buffer1[104].OUTPUTSELECT
A[10] => buffer1[103].OUTPUTSELECT
A[10] => buffer1[102].OUTPUTSELECT
A[10] => buffer1[101].OUTPUTSELECT
A[10] => buffer1[100].OUTPUTSELECT
A[11] => buffer1[99].OUTPUTSELECT
A[11] => buffer1[98].OUTPUTSELECT
A[11] => buffer1[97].OUTPUTSELECT
A[11] => buffer1[96].OUTPUTSELECT
A[11] => buffer1[95].OUTPUTSELECT
A[12] => buffer1[94].OUTPUTSELECT
A[12] => buffer1[93].OUTPUTSELECT
A[12] => buffer1[92].OUTPUTSELECT
A[12] => buffer1[91].OUTPUTSELECT
A[12] => buffer1[90].OUTPUTSELECT
A[13] => buffer1[89].OUTPUTSELECT
A[13] => buffer1[88].OUTPUTSELECT
A[13] => buffer1[87].OUTPUTSELECT
A[13] => buffer1[86].OUTPUTSELECT
A[13] => buffer1[85].OUTPUTSELECT
A[14] => buffer1[84].OUTPUTSELECT
A[14] => buffer1[83].OUTPUTSELECT
A[14] => buffer1[82].OUTPUTSELECT
A[14] => buffer1[81].OUTPUTSELECT
A[14] => buffer1[80].OUTPUTSELECT
A[15] => buffer1[79].OUTPUTSELECT
A[15] => buffer1[78].OUTPUTSELECT
A[15] => buffer1[77].OUTPUTSELECT
A[15] => buffer1[76].OUTPUTSELECT
A[15] => buffer1[75].OUTPUTSELECT
A[16] => buffer1[74].OUTPUTSELECT
A[16] => buffer1[73].OUTPUTSELECT
A[16] => buffer1[72].OUTPUTSELECT
A[16] => buffer1[71].OUTPUTSELECT
A[16] => buffer1[70].OUTPUTSELECT
A[17] => buffer1[69].OUTPUTSELECT
A[17] => buffer1[68].OUTPUTSELECT
A[17] => buffer1[67].OUTPUTSELECT
A[17] => buffer1[66].OUTPUTSELECT
A[17] => buffer1[65].OUTPUTSELECT
A[18] => buffer1[64].OUTPUTSELECT
A[18] => buffer1[63].OUTPUTSELECT
A[18] => buffer1[62].OUTPUTSELECT
A[18] => buffer1[61].OUTPUTSELECT
A[18] => buffer1[60].OUTPUTSELECT
A[19] => buffer1[59].OUTPUTSELECT
A[19] => buffer1[58].OUTPUTSELECT
A[19] => buffer1[57].OUTPUTSELECT
A[19] => buffer1[56].OUTPUTSELECT
A[19] => buffer1[55].OUTPUTSELECT
A[20] => buffer1[54].OUTPUTSELECT
A[20] => buffer1[53].OUTPUTSELECT
A[20] => buffer1[52].OUTPUTSELECT
A[20] => buffer1[51].OUTPUTSELECT
A[20] => buffer1[50].OUTPUTSELECT
A[21] => buffer1[49].OUTPUTSELECT
A[21] => buffer1[48].OUTPUTSELECT
A[21] => buffer1[47].OUTPUTSELECT
A[21] => buffer1[46].OUTPUTSELECT
A[21] => buffer1[45].OUTPUTSELECT
A[22] => buffer1[44].OUTPUTSELECT
A[22] => buffer1[43].OUTPUTSELECT
A[22] => buffer1[42].OUTPUTSELECT
A[22] => buffer1[41].OUTPUTSELECT
A[22] => buffer1[40].OUTPUTSELECT
A[23] => buffer1[39].OUTPUTSELECT
A[23] => buffer1[38].OUTPUTSELECT
A[23] => buffer1[37].OUTPUTSELECT
A[23] => buffer1[36].OUTPUTSELECT
A[23] => buffer1[35].OUTPUTSELECT
A[24] => buffer1[34].OUTPUTSELECT
A[24] => buffer1[33].OUTPUTSELECT
A[24] => buffer1[32].OUTPUTSELECT
A[24] => buffer1[31].OUTPUTSELECT
A[24] => buffer1[30].OUTPUTSELECT
A[25] => buffer1[29].OUTPUTSELECT
A[25] => buffer1[28].OUTPUTSELECT
A[25] => buffer1[27].OUTPUTSELECT
A[25] => buffer1[26].OUTPUTSELECT
A[25] => buffer1[25].OUTPUTSELECT
A[26] => buffer1[24].OUTPUTSELECT
A[26] => buffer1[23].OUTPUTSELECT
A[26] => buffer1[22].OUTPUTSELECT
A[26] => buffer1[21].OUTPUTSELECT
A[26] => buffer1[20].OUTPUTSELECT
A[27] => buffer1[19].OUTPUTSELECT
A[27] => buffer1[18].OUTPUTSELECT
A[27] => buffer1[17].OUTPUTSELECT
A[27] => buffer1[16].OUTPUTSELECT
A[27] => buffer1[15].OUTPUTSELECT
A[28] => buffer1[14].OUTPUTSELECT
A[28] => buffer1[13].OUTPUTSELECT
A[28] => buffer1[12].OUTPUTSELECT
A[28] => buffer1[11].OUTPUTSELECT
A[28] => buffer1[10].OUTPUTSELECT
A[29] => buffer1[9].OUTPUTSELECT
A[29] => buffer1[8].OUTPUTSELECT
A[29] => buffer1[7].OUTPUTSELECT
A[29] => buffer1[6].OUTPUTSELECT
A[29] => buffer1[5].OUTPUTSELECT
A[30] => buffer1.OUTPUTSELECT
A[30] => buffer1.OUTPUTSELECT
A[30] => buffer1.OUTPUTSELECT
A[30] => buffer1.OUTPUTSELECT
A[30] => buffer1.OUTPUTSELECT
A[31] => ~NO_FANOUT~
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
out[0] <= SRA32:sfr.port2
out[1] <= SRA32:sfr.port2
out[2] <= SRA32:sfr.port2
out[3] <= SRA32:sfr.port2
out[4] <= SRA32:sfr.port2
out[5] <= SRA32:sfr.port2
out[6] <= SRA32:sfr.port2
out[7] <= SRA32:sfr.port2
out[8] <= SRA32:sfr.port2
out[9] <= SRA32:sfr.port2
out[10] <= SRA32:sfr.port2
out[11] <= SRA32:sfr.port2
out[12] <= SRA32:sfr.port2
out[13] <= SRA32:sfr.port2
out[14] <= SRA32:sfr.port2
out[15] <= SRA32:sfr.port2
out[16] <= SRA32:sfr.port2
out[17] <= SRA32:sfr.port2
out[18] <= SRA32:sfr.port2
out[19] <= SRA32:sfr.port2
out[20] <= SRA32:sfr.port2
out[21] <= SRA32:sfr.port2
out[22] <= SRA32:sfr.port2
out[23] <= SRA32:sfr.port2
out[24] <= SRA32:sfr.port2
out[25] <= SRA32:sfr.port2
out[26] <= SRA32:sfr.port2
out[27] <= SRA32:sfr.port2
out[28] <= SRA32:sfr.port2
out[29] <= SRA32:sfr.port2
out[30] <= SRA32:sfr.port2
out[31] <= SRA32:sfr.port2
shftamt[0] <= CLA8bit:cla8.port3
shftamt[1] <= CLA8bit:cla8.port3
shftamt[2] <= CLA8bit:cla8.port3
shftamt[3] <= CLA8bit:cla8.port3
shftamt[4] <= CLA8bit:cla8.port3


|processor|multdiv:multdiv_ut|div:div_debug|aligner:al|SLL32:sf
a[0] => y4[16].DATAB
a[0] => y4[0].DATAA
a[1] => y4[17].DATAB
a[1] => y4[1].DATAA
a[2] => y4[18].DATAB
a[2] => y4[2].DATAA
a[3] => y4[19].DATAB
a[3] => y4[3].DATAA
a[4] => y4[20].DATAB
a[4] => y4[4].DATAA
a[5] => y4[21].DATAB
a[5] => y4[5].DATAA
a[6] => y4[22].DATAB
a[6] => y4[6].DATAA
a[7] => y4[23].DATAB
a[7] => y4[7].DATAA
a[8] => y4[24].DATAB
a[8] => y4[8].DATAA
a[9] => y4[25].DATAB
a[9] => y4[9].DATAA
a[10] => y4[26].DATAB
a[10] => y4[10].DATAA
a[11] => y4[27].DATAB
a[11] => y4[11].DATAA
a[12] => y4[28].DATAB
a[12] => y4[12].DATAA
a[13] => y4[29].DATAB
a[13] => y4[13].DATAA
a[14] => y4[30].DATAB
a[14] => y4[14].DATAA
a[15] => y4[31].DATAB
a[15] => y4[15].DATAA
a[16] => y4[16].DATAA
a[17] => y4[17].DATAA
a[18] => y4[18].DATAA
a[19] => y4[19].DATAA
a[20] => y4[20].DATAA
a[21] => y4[21].DATAA
a[22] => y4[22].DATAA
a[23] => y4[23].DATAA
a[24] => y4[24].DATAA
a[25] => y4[25].DATAA
a[26] => y4[26].DATAA
a[27] => y4[27].DATAA
a[28] => y4[28].DATAA
a[29] => y4[29].DATAA
a[30] => y4[30].DATAA
a[31] => y4[31].DATAA
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[1] => y1[31].OUTPUTSELECT
shiftamt[1] => y1[30].OUTPUTSELECT
shiftamt[1] => y1[29].OUTPUTSELECT
shiftamt[1] => y1[28].OUTPUTSELECT
shiftamt[1] => y1[27].OUTPUTSELECT
shiftamt[1] => y1[26].OUTPUTSELECT
shiftamt[1] => y1[25].OUTPUTSELECT
shiftamt[1] => y1[24].OUTPUTSELECT
shiftamt[1] => y1[23].OUTPUTSELECT
shiftamt[1] => y1[22].OUTPUTSELECT
shiftamt[1] => y1[21].OUTPUTSELECT
shiftamt[1] => y1[20].OUTPUTSELECT
shiftamt[1] => y1[19].OUTPUTSELECT
shiftamt[1] => y1[18].OUTPUTSELECT
shiftamt[1] => y1[17].OUTPUTSELECT
shiftamt[1] => y1[16].OUTPUTSELECT
shiftamt[1] => y1[15].OUTPUTSELECT
shiftamt[1] => y1[14].OUTPUTSELECT
shiftamt[1] => y1[13].OUTPUTSELECT
shiftamt[1] => y1[12].OUTPUTSELECT
shiftamt[1] => y1[11].OUTPUTSELECT
shiftamt[1] => y1[10].OUTPUTSELECT
shiftamt[1] => y1[9].OUTPUTSELECT
shiftamt[1] => y1[8].OUTPUTSELECT
shiftamt[1] => y1[7].OUTPUTSELECT
shiftamt[1] => y1[6].OUTPUTSELECT
shiftamt[1] => y1[5].OUTPUTSELECT
shiftamt[1] => y1[4].OUTPUTSELECT
shiftamt[1] => y1[3].OUTPUTSELECT
shiftamt[1] => y1[2].OUTPUTSELECT
shiftamt[1] => y1[1].OUTPUTSELECT
shiftamt[1] => y1[0].OUTPUTSELECT
shiftamt[2] => y2[31].OUTPUTSELECT
shiftamt[2] => y2[30].OUTPUTSELECT
shiftamt[2] => y2[29].OUTPUTSELECT
shiftamt[2] => y2[28].OUTPUTSELECT
shiftamt[2] => y2[27].OUTPUTSELECT
shiftamt[2] => y2[26].OUTPUTSELECT
shiftamt[2] => y2[25].OUTPUTSELECT
shiftamt[2] => y2[24].OUTPUTSELECT
shiftamt[2] => y2[23].OUTPUTSELECT
shiftamt[2] => y2[22].OUTPUTSELECT
shiftamt[2] => y2[21].OUTPUTSELECT
shiftamt[2] => y2[20].OUTPUTSELECT
shiftamt[2] => y2[19].OUTPUTSELECT
shiftamt[2] => y2[18].OUTPUTSELECT
shiftamt[2] => y2[17].OUTPUTSELECT
shiftamt[2] => y2[16].OUTPUTSELECT
shiftamt[2] => y2[15].OUTPUTSELECT
shiftamt[2] => y2[14].OUTPUTSELECT
shiftamt[2] => y2[13].OUTPUTSELECT
shiftamt[2] => y2[12].OUTPUTSELECT
shiftamt[2] => y2[11].OUTPUTSELECT
shiftamt[2] => y2[10].OUTPUTSELECT
shiftamt[2] => y2[9].OUTPUTSELECT
shiftamt[2] => y2[8].OUTPUTSELECT
shiftamt[2] => y2[7].OUTPUTSELECT
shiftamt[2] => y2[6].OUTPUTSELECT
shiftamt[2] => y2[5].OUTPUTSELECT
shiftamt[2] => y2[4].OUTPUTSELECT
shiftamt[2] => y2[3].OUTPUTSELECT
shiftamt[2] => y2[2].OUTPUTSELECT
shiftamt[2] => y2[1].OUTPUTSELECT
shiftamt[2] => y2[0].OUTPUTSELECT
shiftamt[3] => y3[31].OUTPUTSELECT
shiftamt[3] => y3[30].OUTPUTSELECT
shiftamt[3] => y3[29].OUTPUTSELECT
shiftamt[3] => y3[28].OUTPUTSELECT
shiftamt[3] => y3[27].OUTPUTSELECT
shiftamt[3] => y3[26].OUTPUTSELECT
shiftamt[3] => y3[25].OUTPUTSELECT
shiftamt[3] => y3[24].OUTPUTSELECT
shiftamt[3] => y3[23].OUTPUTSELECT
shiftamt[3] => y3[22].OUTPUTSELECT
shiftamt[3] => y3[21].OUTPUTSELECT
shiftamt[3] => y3[20].OUTPUTSELECT
shiftamt[3] => y3[19].OUTPUTSELECT
shiftamt[3] => y3[18].OUTPUTSELECT
shiftamt[3] => y3[17].OUTPUTSELECT
shiftamt[3] => y3[16].OUTPUTSELECT
shiftamt[3] => y3[15].OUTPUTSELECT
shiftamt[3] => y3[14].OUTPUTSELECT
shiftamt[3] => y3[13].OUTPUTSELECT
shiftamt[3] => y3[12].OUTPUTSELECT
shiftamt[3] => y3[11].OUTPUTSELECT
shiftamt[3] => y3[10].OUTPUTSELECT
shiftamt[3] => y3[9].OUTPUTSELECT
shiftamt[3] => y3[8].OUTPUTSELECT
shiftamt[3] => y3[7].OUTPUTSELECT
shiftamt[3] => y3[6].OUTPUTSELECT
shiftamt[3] => y3[5].OUTPUTSELECT
shiftamt[3] => y3[4].OUTPUTSELECT
shiftamt[3] => y3[3].OUTPUTSELECT
shiftamt[3] => y3[2].OUTPUTSELECT
shiftamt[3] => y3[1].OUTPUTSELECT
shiftamt[3] => y3[0].OUTPUTSELECT
shiftamt[4] => y4[31].OUTPUTSELECT
shiftamt[4] => y4[30].OUTPUTSELECT
shiftamt[4] => y4[29].OUTPUTSELECT
shiftamt[4] => y4[28].OUTPUTSELECT
shiftamt[4] => y4[27].OUTPUTSELECT
shiftamt[4] => y4[26].OUTPUTSELECT
shiftamt[4] => y4[25].OUTPUTSELECT
shiftamt[4] => y4[24].OUTPUTSELECT
shiftamt[4] => y4[23].OUTPUTSELECT
shiftamt[4] => y4[22].OUTPUTSELECT
shiftamt[4] => y4[21].OUTPUTSELECT
shiftamt[4] => y4[20].OUTPUTSELECT
shiftamt[4] => y4[19].OUTPUTSELECT
shiftamt[4] => y4[18].OUTPUTSELECT
shiftamt[4] => y4[17].OUTPUTSELECT
shiftamt[4] => y4[16].OUTPUTSELECT
shiftamt[4] => y4[15].OUTPUTSELECT
shiftamt[4] => y4[14].OUTPUTSELECT
shiftamt[4] => y4[13].OUTPUTSELECT
shiftamt[4] => y4[12].OUTPUTSELECT
shiftamt[4] => y4[11].OUTPUTSELECT
shiftamt[4] => y4[10].OUTPUTSELECT
shiftamt[4] => y4[9].OUTPUTSELECT
shiftamt[4] => y4[8].OUTPUTSELECT
shiftamt[4] => y4[7].OUTPUTSELECT
shiftamt[4] => y4[6].OUTPUTSELECT
shiftamt[4] => y4[5].OUTPUTSELECT
shiftamt[4] => y4[4].OUTPUTSELECT
shiftamt[4] => y4[3].OUTPUTSELECT
shiftamt[4] => y4[2].OUTPUTSELECT
shiftamt[4] => y4[1].OUTPUTSELECT
shiftamt[4] => y4[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|aligner:al|SRA32:sfr
a[0] => y4[0].DATAA
a[1] => y4[1].DATAA
a[2] => y4[2].DATAA
a[3] => y4[3].DATAA
a[4] => y4[4].DATAA
a[5] => y4[5].DATAA
a[6] => y4[6].DATAA
a[7] => y4[7].DATAA
a[8] => y4[8].DATAA
a[9] => y4[9].DATAA
a[10] => y4[10].DATAA
a[11] => y4[11].DATAA
a[12] => y4[12].DATAA
a[13] => y4[13].DATAA
a[14] => y4[14].DATAA
a[15] => y4[15].DATAA
a[16] => y4[16].DATAA
a[16] => y4[0].DATAB
a[17] => y4[17].DATAA
a[17] => y4[1].DATAB
a[18] => y4[18].DATAA
a[18] => y4[2].DATAB
a[19] => y4[19].DATAA
a[19] => y4[3].DATAB
a[20] => y4[20].DATAA
a[20] => y4[4].DATAB
a[21] => y4[21].DATAA
a[21] => y4[5].DATAB
a[22] => y4[22].DATAA
a[22] => y4[6].DATAB
a[23] => y4[23].DATAA
a[23] => y4[7].DATAB
a[24] => y4[24].DATAA
a[24] => y4[8].DATAB
a[25] => y4[25].DATAA
a[25] => y4[9].DATAB
a[26] => y4[26].DATAA
a[26] => y4[10].DATAB
a[27] => y4[27].DATAA
a[27] => y4[11].DATAB
a[28] => y4[28].DATAA
a[28] => y4[12].DATAB
a[29] => y4[29].DATAA
a[29] => y4[13].DATAB
a[30] => y4[30].DATAA
a[30] => y4[14].DATAB
a[31] => y4[30].DATAB
a[31] => y4[29].DATAB
a[31] => y4[28].DATAB
a[31] => y4[27].DATAB
a[31] => y4[26].DATAB
a[31] => y4[25].DATAB
a[31] => y4[24].DATAB
a[31] => y4[23].DATAB
a[31] => y4[22].DATAB
a[31] => y4[21].DATAB
a[31] => y4[20].DATAB
a[31] => y4[19].DATAB
a[31] => y4[18].DATAB
a[31] => y4[17].DATAB
a[31] => y4[16].DATAB
a[31] => y3[30].DATAB
a[31] => y3[29].DATAB
a[31] => y3[28].DATAB
a[31] => y3[27].DATAB
a[31] => y3[26].DATAB
a[31] => y3[25].DATAB
a[31] => y3[24].DATAB
a[31] => y2[30].DATAB
a[31] => y2[29].DATAB
a[31] => y2[28].DATAB
a[31] => y1[30].DATAB
a[31] => y4[15].DATAB
a[31] => y3[23].DATAB
a[31] => y2[27].DATAB
a[31] => y1[29].DATAB
a[31] => result.DATAB
a[31] => result[31].DATAIN
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[1] => y1[30].OUTPUTSELECT
shiftamt[1] => y1[29].OUTPUTSELECT
shiftamt[1] => y1[28].OUTPUTSELECT
shiftamt[1] => y1[27].OUTPUTSELECT
shiftamt[1] => y1[26].OUTPUTSELECT
shiftamt[1] => y1[25].OUTPUTSELECT
shiftamt[1] => y1[24].OUTPUTSELECT
shiftamt[1] => y1[23].OUTPUTSELECT
shiftamt[1] => y1[22].OUTPUTSELECT
shiftamt[1] => y1[21].OUTPUTSELECT
shiftamt[1] => y1[20].OUTPUTSELECT
shiftamt[1] => y1[19].OUTPUTSELECT
shiftamt[1] => y1[18].OUTPUTSELECT
shiftamt[1] => y1[17].OUTPUTSELECT
shiftamt[1] => y1[16].OUTPUTSELECT
shiftamt[1] => y1[15].OUTPUTSELECT
shiftamt[1] => y1[14].OUTPUTSELECT
shiftamt[1] => y1[13].OUTPUTSELECT
shiftamt[1] => y1[12].OUTPUTSELECT
shiftamt[1] => y1[11].OUTPUTSELECT
shiftamt[1] => y1[10].OUTPUTSELECT
shiftamt[1] => y1[9].OUTPUTSELECT
shiftamt[1] => y1[8].OUTPUTSELECT
shiftamt[1] => y1[7].OUTPUTSELECT
shiftamt[1] => y1[6].OUTPUTSELECT
shiftamt[1] => y1[5].OUTPUTSELECT
shiftamt[1] => y1[4].OUTPUTSELECT
shiftamt[1] => y1[3].OUTPUTSELECT
shiftamt[1] => y1[2].OUTPUTSELECT
shiftamt[1] => y1[1].OUTPUTSELECT
shiftamt[1] => y1[0].OUTPUTSELECT
shiftamt[2] => y2[30].OUTPUTSELECT
shiftamt[2] => y2[29].OUTPUTSELECT
shiftamt[2] => y2[28].OUTPUTSELECT
shiftamt[2] => y2[27].OUTPUTSELECT
shiftamt[2] => y2[26].OUTPUTSELECT
shiftamt[2] => y2[25].OUTPUTSELECT
shiftamt[2] => y2[24].OUTPUTSELECT
shiftamt[2] => y2[23].OUTPUTSELECT
shiftamt[2] => y2[22].OUTPUTSELECT
shiftamt[2] => y2[21].OUTPUTSELECT
shiftamt[2] => y2[20].OUTPUTSELECT
shiftamt[2] => y2[19].OUTPUTSELECT
shiftamt[2] => y2[18].OUTPUTSELECT
shiftamt[2] => y2[17].OUTPUTSELECT
shiftamt[2] => y2[16].OUTPUTSELECT
shiftamt[2] => y2[15].OUTPUTSELECT
shiftamt[2] => y2[14].OUTPUTSELECT
shiftamt[2] => y2[13].OUTPUTSELECT
shiftamt[2] => y2[12].OUTPUTSELECT
shiftamt[2] => y2[11].OUTPUTSELECT
shiftamt[2] => y2[10].OUTPUTSELECT
shiftamt[2] => y2[9].OUTPUTSELECT
shiftamt[2] => y2[8].OUTPUTSELECT
shiftamt[2] => y2[7].OUTPUTSELECT
shiftamt[2] => y2[6].OUTPUTSELECT
shiftamt[2] => y2[5].OUTPUTSELECT
shiftamt[2] => y2[4].OUTPUTSELECT
shiftamt[2] => y2[3].OUTPUTSELECT
shiftamt[2] => y2[2].OUTPUTSELECT
shiftamt[2] => y2[1].OUTPUTSELECT
shiftamt[2] => y2[0].OUTPUTSELECT
shiftamt[3] => y3[30].OUTPUTSELECT
shiftamt[3] => y3[29].OUTPUTSELECT
shiftamt[3] => y3[28].OUTPUTSELECT
shiftamt[3] => y3[27].OUTPUTSELECT
shiftamt[3] => y3[26].OUTPUTSELECT
shiftamt[3] => y3[25].OUTPUTSELECT
shiftamt[3] => y3[24].OUTPUTSELECT
shiftamt[3] => y3[23].OUTPUTSELECT
shiftamt[3] => y3[22].OUTPUTSELECT
shiftamt[3] => y3[21].OUTPUTSELECT
shiftamt[3] => y3[20].OUTPUTSELECT
shiftamt[3] => y3[19].OUTPUTSELECT
shiftamt[3] => y3[18].OUTPUTSELECT
shiftamt[3] => y3[17].OUTPUTSELECT
shiftamt[3] => y3[16].OUTPUTSELECT
shiftamt[3] => y3[15].OUTPUTSELECT
shiftamt[3] => y3[14].OUTPUTSELECT
shiftamt[3] => y3[13].OUTPUTSELECT
shiftamt[3] => y3[12].OUTPUTSELECT
shiftamt[3] => y3[11].OUTPUTSELECT
shiftamt[3] => y3[10].OUTPUTSELECT
shiftamt[3] => y3[9].OUTPUTSELECT
shiftamt[3] => y3[8].OUTPUTSELECT
shiftamt[3] => y3[7].OUTPUTSELECT
shiftamt[3] => y3[6].OUTPUTSELECT
shiftamt[3] => y3[5].OUTPUTSELECT
shiftamt[3] => y3[4].OUTPUTSELECT
shiftamt[3] => y3[3].OUTPUTSELECT
shiftamt[3] => y3[2].OUTPUTSELECT
shiftamt[3] => y3[1].OUTPUTSELECT
shiftamt[3] => y3[0].OUTPUTSELECT
shiftamt[4] => y4[30].OUTPUTSELECT
shiftamt[4] => y4[29].OUTPUTSELECT
shiftamt[4] => y4[28].OUTPUTSELECT
shiftamt[4] => y4[27].OUTPUTSELECT
shiftamt[4] => y4[26].OUTPUTSELECT
shiftamt[4] => y4[25].OUTPUTSELECT
shiftamt[4] => y4[24].OUTPUTSELECT
shiftamt[4] => y4[23].OUTPUTSELECT
shiftamt[4] => y4[22].OUTPUTSELECT
shiftamt[4] => y4[21].OUTPUTSELECT
shiftamt[4] => y4[20].OUTPUTSELECT
shiftamt[4] => y4[19].OUTPUTSELECT
shiftamt[4] => y4[18].OUTPUTSELECT
shiftamt[4] => y4[17].OUTPUTSELECT
shiftamt[4] => y4[16].OUTPUTSELECT
shiftamt[4] => y4[15].OUTPUTSELECT
shiftamt[4] => y4[14].OUTPUTSELECT
shiftamt[4] => y4[13].OUTPUTSELECT
shiftamt[4] => y4[12].OUTPUTSELECT
shiftamt[4] => y4[11].OUTPUTSELECT
shiftamt[4] => y4[10].OUTPUTSELECT
shiftamt[4] => y4[9].OUTPUTSELECT
shiftamt[4] => y4[8].OUTPUTSELECT
shiftamt[4] => y4[7].OUTPUTSELECT
shiftamt[4] => y4[6].OUTPUTSELECT
shiftamt[4] => y4[5].OUTPUTSELECT
shiftamt[4] => y4[4].OUTPUTSELECT
shiftamt[4] => y4[3].OUTPUTSELECT
shiftamt[4] => y4[2].OUTPUTSELECT
shiftamt[4] => y4[1].OUTPUTSELECT
shiftamt[4] => y4[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|aligner:al|CLA8bit:cla8
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|div_counter:c8
clk => clk.IN5
set => set.IN5
st_amt[0] => Selector4.IN5
st_amt[1] => Selector3.IN5
st_amt[2] => Selector2.IN5
st_amt[3] => Selector0.IN5
st_amt[4] => Selector7.IN5
ct[0] <= mydffe:dff0.port5
ct[1] <= mydffe:dff1.port5
ct[2] <= mydffe:dff2.port5
ct[3] <= mydffe:dff3.port5
ct[4] <= mydffe:dff4.port5
c_end <= c_end$latch.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|div_counter:c8|mydffe:dff0
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|div_counter:c8|mydffe:dff1
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|div_counter:c8|mydffe:dff2
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|div_counter:c8|mydffe:dff3
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|div_counter:c8|mydffe:dff4
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|mydffe:r_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|mydffe:r2_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd
A_dum[0] => A_dum[0].IN1
A_dum[1] => A_dum[1].IN1
A_dum[2] => A_dum[2].IN1
A_dum[3] => A_dum[3].IN1
A_dum[4] => A_dum[4].IN1
A_dum[5] => A_dum[5].IN1
A_dum[6] => A_dum[6].IN1
A_dum[7] => A_dum[7].IN1
A_dum[8] => A_dum[8].IN1
A_dum[9] => A_dum[9].IN1
A_dum[10] => A_dum[10].IN1
A_dum[11] => A_dum[11].IN1
A_dum[12] => A_dum[12].IN1
A_dum[13] => A_dum[13].IN1
A_dum[14] => A_dum[14].IN1
A_dum[15] => A_dum[15].IN1
A_dum[16] => A_dum[16].IN1
A_dum[17] => A_dum[17].IN1
A_dum[18] => A_dum[18].IN1
A_dum[19] => A_dum[19].IN1
A_dum[20] => A_dum[20].IN1
A_dum[21] => A_dum[21].IN1
A_dum[22] => A_dum[22].IN1
A_dum[23] => A_dum[23].IN1
A_dum[24] => A_dum[24].IN1
A_dum[25] => A_dum[25].IN1
A_dum[26] => A_dum[26].IN1
A_dum[27] => A_dum[27].IN1
A_dum[28] => A_dum[28].IN1
A_dum[29] => A_dum[29].IN1
A_dum[30] => A_dum[30].IN1
A_dum[31] => A_dum[31].IN1
B_dum[0] => B_dum[0].IN1
B_dum[1] => B_dum[1].IN1
B_dum[2] => B_dum[2].IN1
B_dum[3] => B_dum[3].IN1
B_dum[4] => B_dum[4].IN1
B_dum[5] => B_dum[5].IN1
B_dum[6] => B_dum[6].IN1
B_dum[7] => B_dum[7].IN1
B_dum[8] => B_dum[8].IN1
B_dum[9] => B_dum[9].IN1
B_dum[10] => B_dum[10].IN1
B_dum[11] => B_dum[11].IN1
B_dum[12] => B_dum[12].IN1
B_dum[13] => B_dum[13].IN1
B_dum[14] => B_dum[14].IN1
B_dum[15] => B_dum[15].IN1
B_dum[16] => B_dum[16].IN1
B_dum[17] => B_dum[17].IN1
B_dum[18] => B_dum[18].IN1
B_dum[19] => B_dum[19].IN1
B_dum[20] => B_dum[20].IN1
B_dum[21] => B_dum[21].IN1
B_dum[22] => B_dum[22].IN1
B_dum[23] => B_dum[23].IN1
B_dum[24] => B_dum[24].IN1
B_dum[25] => B_dum[25].IN1
B_dum[26] => B_dum[26].IN1
B_dum[27] => B_dum[27].IN1
B_dum[28] => B_dum[28].IN1
B_dum[29] => B_dum[29].IN1
B_dum[30] => B_dum[30].IN1
B_dum[31] => B_dum[31].IN1
ctrl => ctrl.IN3
ct[0] => ct[0].IN2
ct[1] => ct[1].IN2
ct[2] => ct[2].IN2
ct[3] => ct[3].IN2
ct[4] => ct[4].IN2
rem[0] <= cur_rem[0].DB_MAX_OUTPUT_PORT_TYPE
rem[1] <= cur_rem[1].DB_MAX_OUTPUT_PORT_TYPE
rem[2] <= cur_rem[2].DB_MAX_OUTPUT_PORT_TYPE
rem[3] <= cur_rem[3].DB_MAX_OUTPUT_PORT_TYPE
rem[4] <= cur_rem[4].DB_MAX_OUTPUT_PORT_TYPE
rem[5] <= cur_rem[5].DB_MAX_OUTPUT_PORT_TYPE
rem[6] <= cur_rem[6].DB_MAX_OUTPUT_PORT_TYPE
rem[7] <= cur_rem[7].DB_MAX_OUTPUT_PORT_TYPE
rem[8] <= cur_rem[8].DB_MAX_OUTPUT_PORT_TYPE
rem[9] <= cur_rem[9].DB_MAX_OUTPUT_PORT_TYPE
rem[10] <= cur_rem[10].DB_MAX_OUTPUT_PORT_TYPE
rem[11] <= cur_rem[11].DB_MAX_OUTPUT_PORT_TYPE
rem[12] <= cur_rem[12].DB_MAX_OUTPUT_PORT_TYPE
rem[13] <= cur_rem[13].DB_MAX_OUTPUT_PORT_TYPE
rem[14] <= cur_rem[14].DB_MAX_OUTPUT_PORT_TYPE
rem[15] <= cur_rem[15].DB_MAX_OUTPUT_PORT_TYPE
rem[16] <= cur_rem[16].DB_MAX_OUTPUT_PORT_TYPE
rem[17] <= cur_rem[17].DB_MAX_OUTPUT_PORT_TYPE
rem[18] <= cur_rem[18].DB_MAX_OUTPUT_PORT_TYPE
rem[19] <= cur_rem[19].DB_MAX_OUTPUT_PORT_TYPE
rem[20] <= cur_rem[20].DB_MAX_OUTPUT_PORT_TYPE
rem[21] <= cur_rem[21].DB_MAX_OUTPUT_PORT_TYPE
rem[22] <= cur_rem[22].DB_MAX_OUTPUT_PORT_TYPE
rem[23] <= cur_rem[23].DB_MAX_OUTPUT_PORT_TYPE
rem[24] <= cur_rem[24].DB_MAX_OUTPUT_PORT_TYPE
rem[25] <= cur_rem[25].DB_MAX_OUTPUT_PORT_TYPE
rem[26] <= cur_rem[26].DB_MAX_OUTPUT_PORT_TYPE
rem[27] <= cur_rem[27].DB_MAX_OUTPUT_PORT_TYPE
rem[28] <= cur_rem[28].DB_MAX_OUTPUT_PORT_TYPE
rem[29] <= cur_rem[29].DB_MAX_OUTPUT_PORT_TYPE
rem[30] <= cur_rem[30].DB_MAX_OUTPUT_PORT_TYPE
rem[31] <= cur_rem[31].DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN5
quoti[0] <= cur_quo[0].DB_MAX_OUTPUT_PORT_TYPE
quoti[1] <= cur_quo[1].DB_MAX_OUTPUT_PORT_TYPE
quoti[2] <= cur_quo[2].DB_MAX_OUTPUT_PORT_TYPE
quoti[3] <= cur_quo[3].DB_MAX_OUTPUT_PORT_TYPE
quoti[4] <= cur_quo[4].DB_MAX_OUTPUT_PORT_TYPE
quoti[5] <= cur_quo[5].DB_MAX_OUTPUT_PORT_TYPE
quoti[6] <= cur_quo[6].DB_MAX_OUTPUT_PORT_TYPE
quoti[7] <= cur_quo[7].DB_MAX_OUTPUT_PORT_TYPE
quoti[8] <= cur_quo[8].DB_MAX_OUTPUT_PORT_TYPE
quoti[9] <= cur_quo[9].DB_MAX_OUTPUT_PORT_TYPE
quoti[10] <= cur_quo[10].DB_MAX_OUTPUT_PORT_TYPE
quoti[11] <= cur_quo[11].DB_MAX_OUTPUT_PORT_TYPE
quoti[12] <= cur_quo[12].DB_MAX_OUTPUT_PORT_TYPE
quoti[13] <= cur_quo[13].DB_MAX_OUTPUT_PORT_TYPE
quoti[14] <= cur_quo[14].DB_MAX_OUTPUT_PORT_TYPE
quoti[15] <= cur_quo[15].DB_MAX_OUTPUT_PORT_TYPE
quoti[16] <= cur_quo[16].DB_MAX_OUTPUT_PORT_TYPE
quoti[17] <= cur_quo[17].DB_MAX_OUTPUT_PORT_TYPE
quoti[18] <= cur_quo[18].DB_MAX_OUTPUT_PORT_TYPE
quoti[19] <= cur_quo[19].DB_MAX_OUTPUT_PORT_TYPE
quoti[20] <= cur_quo[20].DB_MAX_OUTPUT_PORT_TYPE
quoti[21] <= cur_quo[21].DB_MAX_OUTPUT_PORT_TYPE
quoti[22] <= cur_quo[22].DB_MAX_OUTPUT_PORT_TYPE
quoti[23] <= cur_quo[23].DB_MAX_OUTPUT_PORT_TYPE
quoti[24] <= cur_quo[24].DB_MAX_OUTPUT_PORT_TYPE
quoti[25] <= cur_quo[25].DB_MAX_OUTPUT_PORT_TYPE
quoti[26] <= cur_quo[26].DB_MAX_OUTPUT_PORT_TYPE
quoti[27] <= cur_quo[27].DB_MAX_OUTPUT_PORT_TYPE
quoti[28] <= cur_quo[28].DB_MAX_OUTPUT_PORT_TYPE
quoti[29] <= cur_quo[29].DB_MAX_OUTPUT_PORT_TYPE
quoti[30] <= cur_quo[30].DB_MAX_OUTPUT_PORT_TYPE
quoti[31] <= cur_quo[31].DB_MAX_OUTPUT_PORT_TYPE
to_store[0] <= to_store[0].DB_MAX_OUTPUT_PORT_TYPE
to_store[1] <= to_store[1].DB_MAX_OUTPUT_PORT_TYPE
to_store[2] <= to_store[2].DB_MAX_OUTPUT_PORT_TYPE
to_store[3] <= to_store[3].DB_MAX_OUTPUT_PORT_TYPE
to_store[4] <= to_store[4].DB_MAX_OUTPUT_PORT_TYPE
to_store[5] <= to_store[5].DB_MAX_OUTPUT_PORT_TYPE
to_store[6] <= to_store[6].DB_MAX_OUTPUT_PORT_TYPE
to_store[7] <= to_store[7].DB_MAX_OUTPUT_PORT_TYPE
to_store[8] <= to_store[8].DB_MAX_OUTPUT_PORT_TYPE
to_store[9] <= to_store[9].DB_MAX_OUTPUT_PORT_TYPE
to_store[10] <= to_store[10].DB_MAX_OUTPUT_PORT_TYPE
to_store[11] <= to_store[11].DB_MAX_OUTPUT_PORT_TYPE
to_store[12] <= to_store[12].DB_MAX_OUTPUT_PORT_TYPE
to_store[13] <= to_store[13].DB_MAX_OUTPUT_PORT_TYPE
to_store[14] <= to_store[14].DB_MAX_OUTPUT_PORT_TYPE
to_store[15] <= to_store[15].DB_MAX_OUTPUT_PORT_TYPE
to_store[16] <= to_store[16].DB_MAX_OUTPUT_PORT_TYPE
to_store[17] <= to_store[17].DB_MAX_OUTPUT_PORT_TYPE
to_store[18] <= to_store[18].DB_MAX_OUTPUT_PORT_TYPE
to_store[19] <= to_store[19].DB_MAX_OUTPUT_PORT_TYPE
to_store[20] <= to_store[20].DB_MAX_OUTPUT_PORT_TYPE
to_store[21] <= to_store[21].DB_MAX_OUTPUT_PORT_TYPE
to_store[22] <= to_store[22].DB_MAX_OUTPUT_PORT_TYPE
to_store[23] <= to_store[23].DB_MAX_OUTPUT_PORT_TYPE
to_store[24] <= to_store[24].DB_MAX_OUTPUT_PORT_TYPE
to_store[25] <= to_store[25].DB_MAX_OUTPUT_PORT_TYPE
to_store[26] <= to_store[26].DB_MAX_OUTPUT_PORT_TYPE
to_store[27] <= to_store[27].DB_MAX_OUTPUT_PORT_TYPE
to_store[28] <= to_store[28].DB_MAX_OUTPUT_PORT_TYPE
to_store[29] <= to_store[29].DB_MAX_OUTPUT_PORT_TYPE
to_store[30] <= to_store[30].DB_MAX_OUTPUT_PORT_TYPE
to_store[31] <= to_store[31].DB_MAX_OUTPUT_PORT_TYPE
next_rem[0] <= Subber32:sb.port2
next_rem[1] <= Subber32:sb.port2
next_rem[2] <= Subber32:sb.port2
next_rem[3] <= Subber32:sb.port2
next_rem[4] <= Subber32:sb.port2
next_rem[5] <= Subber32:sb.port2
next_rem[6] <= Subber32:sb.port2
next_rem[7] <= Subber32:sb.port2
next_rem[8] <= Subber32:sb.port2
next_rem[9] <= Subber32:sb.port2
next_rem[10] <= Subber32:sb.port2
next_rem[11] <= Subber32:sb.port2
next_rem[12] <= Subber32:sb.port2
next_rem[13] <= Subber32:sb.port2
next_rem[14] <= Subber32:sb.port2
next_rem[15] <= Subber32:sb.port2
next_rem[16] <= Subber32:sb.port2
next_rem[17] <= Subber32:sb.port2
next_rem[18] <= Subber32:sb.port2
next_rem[19] <= Subber32:sb.port2
next_rem[20] <= Subber32:sb.port2
next_rem[21] <= Subber32:sb.port2
next_rem[22] <= Subber32:sb.port2
next_rem[23] <= Subber32:sb.port2
next_rem[24] <= Subber32:sb.port2
next_rem[25] <= Subber32:sb.port2
next_rem[26] <= Subber32:sb.port2
next_rem[27] <= Subber32:sb.port2
next_rem[28] <= Subber32:sb.port2
next_rem[29] <= Subber32:sb.port2
next_rem[30] <= Subber32:sb.port2
next_rem[31] <= Subber32:sb.port2
to_sub[0] <= to_sub[0].DB_MAX_OUTPUT_PORT_TYPE
to_sub[1] <= to_sub[1].DB_MAX_OUTPUT_PORT_TYPE
to_sub[2] <= to_sub[2].DB_MAX_OUTPUT_PORT_TYPE
to_sub[3] <= to_sub[3].DB_MAX_OUTPUT_PORT_TYPE
to_sub[4] <= to_sub[4].DB_MAX_OUTPUT_PORT_TYPE
to_sub[5] <= to_sub[5].DB_MAX_OUTPUT_PORT_TYPE
to_sub[6] <= to_sub[6].DB_MAX_OUTPUT_PORT_TYPE
to_sub[7] <= to_sub[7].DB_MAX_OUTPUT_PORT_TYPE
to_sub[8] <= to_sub[8].DB_MAX_OUTPUT_PORT_TYPE
to_sub[9] <= to_sub[9].DB_MAX_OUTPUT_PORT_TYPE
to_sub[10] <= to_sub[10].DB_MAX_OUTPUT_PORT_TYPE
to_sub[11] <= to_sub[11].DB_MAX_OUTPUT_PORT_TYPE
to_sub[12] <= to_sub[12].DB_MAX_OUTPUT_PORT_TYPE
to_sub[13] <= to_sub[13].DB_MAX_OUTPUT_PORT_TYPE
to_sub[14] <= to_sub[14].DB_MAX_OUTPUT_PORT_TYPE
to_sub[15] <= to_sub[15].DB_MAX_OUTPUT_PORT_TYPE
to_sub[16] <= to_sub[16].DB_MAX_OUTPUT_PORT_TYPE
to_sub[17] <= to_sub[17].DB_MAX_OUTPUT_PORT_TYPE
to_sub[18] <= to_sub[18].DB_MAX_OUTPUT_PORT_TYPE
to_sub[19] <= to_sub[19].DB_MAX_OUTPUT_PORT_TYPE
to_sub[20] <= to_sub[20].DB_MAX_OUTPUT_PORT_TYPE
to_sub[21] <= to_sub[21].DB_MAX_OUTPUT_PORT_TYPE
to_sub[22] <= to_sub[22].DB_MAX_OUTPUT_PORT_TYPE
to_sub[23] <= to_sub[23].DB_MAX_OUTPUT_PORT_TYPE
to_sub[24] <= to_sub[24].DB_MAX_OUTPUT_PORT_TYPE
to_sub[25] <= to_sub[25].DB_MAX_OUTPUT_PORT_TYPE
to_sub[26] <= to_sub[26].DB_MAX_OUTPUT_PORT_TYPE
to_sub[27] <= to_sub[27].DB_MAX_OUTPUT_PORT_TYPE
to_sub[28] <= to_sub[28].DB_MAX_OUTPUT_PORT_TYPE
to_sub[29] <= to_sub[29].DB_MAX_OUTPUT_PORT_TYPE
to_sub[30] <= to_sub[30].DB_MAX_OUTPUT_PORT_TYPE
to_sub[31] <= to_sub[31].DB_MAX_OUTPUT_PORT_TYPE
divisor[0] <= divisor[0].DB_MAX_OUTPUT_PORT_TYPE
divisor[1] <= divisor[1].DB_MAX_OUTPUT_PORT_TYPE
divisor[2] <= divisor[2].DB_MAX_OUTPUT_PORT_TYPE
divisor[3] <= divisor[3].DB_MAX_OUTPUT_PORT_TYPE
divisor[4] <= divisor[4].DB_MAX_OUTPUT_PORT_TYPE
divisor[5] <= divisor[5].DB_MAX_OUTPUT_PORT_TYPE
divisor[6] <= divisor[6].DB_MAX_OUTPUT_PORT_TYPE
divisor[7] <= divisor[7].DB_MAX_OUTPUT_PORT_TYPE
divisor[8] <= divisor[8].DB_MAX_OUTPUT_PORT_TYPE
divisor[9] <= divisor[9].DB_MAX_OUTPUT_PORT_TYPE
divisor[10] <= divisor[10].DB_MAX_OUTPUT_PORT_TYPE
divisor[11] <= divisor[11].DB_MAX_OUTPUT_PORT_TYPE
divisor[12] <= divisor[12].DB_MAX_OUTPUT_PORT_TYPE
divisor[13] <= divisor[13].DB_MAX_OUTPUT_PORT_TYPE
divisor[14] <= divisor[14].DB_MAX_OUTPUT_PORT_TYPE
divisor[15] <= divisor[15].DB_MAX_OUTPUT_PORT_TYPE
divisor[16] <= divisor[16].DB_MAX_OUTPUT_PORT_TYPE
divisor[17] <= divisor[17].DB_MAX_OUTPUT_PORT_TYPE
divisor[18] <= divisor[18].DB_MAX_OUTPUT_PORT_TYPE
divisor[19] <= divisor[19].DB_MAX_OUTPUT_PORT_TYPE
divisor[20] <= divisor[20].DB_MAX_OUTPUT_PORT_TYPE
divisor[21] <= divisor[21].DB_MAX_OUTPUT_PORT_TYPE
divisor[22] <= divisor[22].DB_MAX_OUTPUT_PORT_TYPE
divisor[23] <= divisor[23].DB_MAX_OUTPUT_PORT_TYPE
divisor[24] <= divisor[24].DB_MAX_OUTPUT_PORT_TYPE
divisor[25] <= divisor[25].DB_MAX_OUTPUT_PORT_TYPE
divisor[26] <= divisor[26].DB_MAX_OUTPUT_PORT_TYPE
divisor[27] <= divisor[27].DB_MAX_OUTPUT_PORT_TYPE
divisor[28] <= divisor[28].DB_MAX_OUTPUT_PORT_TYPE
divisor[29] <= divisor[29].DB_MAX_OUTPUT_PORT_TYPE
divisor[30] <= divisor[30].DB_MAX_OUTPUT_PORT_TYPE
divisor[31] <= divisor[31].DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:A_copy|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:remainder|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:B_copy|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient
CLK => CLK.IN32
nrst => nrst.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|reg32:quotient|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|mydffe:a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|mydffe:b_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|mydffe:c_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|SLL32:shftleft
a[0] => y4[16].DATAB
a[0] => y4[0].DATAA
a[1] => y4[17].DATAB
a[1] => y4[1].DATAA
a[2] => y4[18].DATAB
a[2] => y4[2].DATAA
a[3] => y4[19].DATAB
a[3] => y4[3].DATAA
a[4] => y4[20].DATAB
a[4] => y4[4].DATAA
a[5] => y4[21].DATAB
a[5] => y4[5].DATAA
a[6] => y4[22].DATAB
a[6] => y4[6].DATAA
a[7] => y4[23].DATAB
a[7] => y4[7].DATAA
a[8] => y4[24].DATAB
a[8] => y4[8].DATAA
a[9] => y4[25].DATAB
a[9] => y4[9].DATAA
a[10] => y4[26].DATAB
a[10] => y4[10].DATAA
a[11] => y4[27].DATAB
a[11] => y4[11].DATAA
a[12] => y4[28].DATAB
a[12] => y4[12].DATAA
a[13] => y4[29].DATAB
a[13] => y4[13].DATAA
a[14] => y4[30].DATAB
a[14] => y4[14].DATAA
a[15] => y4[31].DATAB
a[15] => y4[15].DATAA
a[16] => y4[16].DATAA
a[17] => y4[17].DATAA
a[18] => y4[18].DATAA
a[19] => y4[19].DATAA
a[20] => y4[20].DATAA
a[21] => y4[21].DATAA
a[22] => y4[22].DATAA
a[23] => y4[23].DATAA
a[24] => y4[24].DATAA
a[25] => y4[25].DATAA
a[26] => y4[26].DATAA
a[27] => y4[27].DATAA
a[28] => y4[28].DATAA
a[29] => y4[29].DATAA
a[30] => y4[30].DATAA
a[31] => y4[31].DATAA
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[0] => result.OUTPUTSELECT
shiftamt[1] => y1[31].OUTPUTSELECT
shiftamt[1] => y1[30].OUTPUTSELECT
shiftamt[1] => y1[29].OUTPUTSELECT
shiftamt[1] => y1[28].OUTPUTSELECT
shiftamt[1] => y1[27].OUTPUTSELECT
shiftamt[1] => y1[26].OUTPUTSELECT
shiftamt[1] => y1[25].OUTPUTSELECT
shiftamt[1] => y1[24].OUTPUTSELECT
shiftamt[1] => y1[23].OUTPUTSELECT
shiftamt[1] => y1[22].OUTPUTSELECT
shiftamt[1] => y1[21].OUTPUTSELECT
shiftamt[1] => y1[20].OUTPUTSELECT
shiftamt[1] => y1[19].OUTPUTSELECT
shiftamt[1] => y1[18].OUTPUTSELECT
shiftamt[1] => y1[17].OUTPUTSELECT
shiftamt[1] => y1[16].OUTPUTSELECT
shiftamt[1] => y1[15].OUTPUTSELECT
shiftamt[1] => y1[14].OUTPUTSELECT
shiftamt[1] => y1[13].OUTPUTSELECT
shiftamt[1] => y1[12].OUTPUTSELECT
shiftamt[1] => y1[11].OUTPUTSELECT
shiftamt[1] => y1[10].OUTPUTSELECT
shiftamt[1] => y1[9].OUTPUTSELECT
shiftamt[1] => y1[8].OUTPUTSELECT
shiftamt[1] => y1[7].OUTPUTSELECT
shiftamt[1] => y1[6].OUTPUTSELECT
shiftamt[1] => y1[5].OUTPUTSELECT
shiftamt[1] => y1[4].OUTPUTSELECT
shiftamt[1] => y1[3].OUTPUTSELECT
shiftamt[1] => y1[2].OUTPUTSELECT
shiftamt[1] => y1[1].OUTPUTSELECT
shiftamt[1] => y1[0].OUTPUTSELECT
shiftamt[2] => y2[31].OUTPUTSELECT
shiftamt[2] => y2[30].OUTPUTSELECT
shiftamt[2] => y2[29].OUTPUTSELECT
shiftamt[2] => y2[28].OUTPUTSELECT
shiftamt[2] => y2[27].OUTPUTSELECT
shiftamt[2] => y2[26].OUTPUTSELECT
shiftamt[2] => y2[25].OUTPUTSELECT
shiftamt[2] => y2[24].OUTPUTSELECT
shiftamt[2] => y2[23].OUTPUTSELECT
shiftamt[2] => y2[22].OUTPUTSELECT
shiftamt[2] => y2[21].OUTPUTSELECT
shiftamt[2] => y2[20].OUTPUTSELECT
shiftamt[2] => y2[19].OUTPUTSELECT
shiftamt[2] => y2[18].OUTPUTSELECT
shiftamt[2] => y2[17].OUTPUTSELECT
shiftamt[2] => y2[16].OUTPUTSELECT
shiftamt[2] => y2[15].OUTPUTSELECT
shiftamt[2] => y2[14].OUTPUTSELECT
shiftamt[2] => y2[13].OUTPUTSELECT
shiftamt[2] => y2[12].OUTPUTSELECT
shiftamt[2] => y2[11].OUTPUTSELECT
shiftamt[2] => y2[10].OUTPUTSELECT
shiftamt[2] => y2[9].OUTPUTSELECT
shiftamt[2] => y2[8].OUTPUTSELECT
shiftamt[2] => y2[7].OUTPUTSELECT
shiftamt[2] => y2[6].OUTPUTSELECT
shiftamt[2] => y2[5].OUTPUTSELECT
shiftamt[2] => y2[4].OUTPUTSELECT
shiftamt[2] => y2[3].OUTPUTSELECT
shiftamt[2] => y2[2].OUTPUTSELECT
shiftamt[2] => y2[1].OUTPUTSELECT
shiftamt[2] => y2[0].OUTPUTSELECT
shiftamt[3] => y3[31].OUTPUTSELECT
shiftamt[3] => y3[30].OUTPUTSELECT
shiftamt[3] => y3[29].OUTPUTSELECT
shiftamt[3] => y3[28].OUTPUTSELECT
shiftamt[3] => y3[27].OUTPUTSELECT
shiftamt[3] => y3[26].OUTPUTSELECT
shiftamt[3] => y3[25].OUTPUTSELECT
shiftamt[3] => y3[24].OUTPUTSELECT
shiftamt[3] => y3[23].OUTPUTSELECT
shiftamt[3] => y3[22].OUTPUTSELECT
shiftamt[3] => y3[21].OUTPUTSELECT
shiftamt[3] => y3[20].OUTPUTSELECT
shiftamt[3] => y3[19].OUTPUTSELECT
shiftamt[3] => y3[18].OUTPUTSELECT
shiftamt[3] => y3[17].OUTPUTSELECT
shiftamt[3] => y3[16].OUTPUTSELECT
shiftamt[3] => y3[15].OUTPUTSELECT
shiftamt[3] => y3[14].OUTPUTSELECT
shiftamt[3] => y3[13].OUTPUTSELECT
shiftamt[3] => y3[12].OUTPUTSELECT
shiftamt[3] => y3[11].OUTPUTSELECT
shiftamt[3] => y3[10].OUTPUTSELECT
shiftamt[3] => y3[9].OUTPUTSELECT
shiftamt[3] => y3[8].OUTPUTSELECT
shiftamt[3] => y3[7].OUTPUTSELECT
shiftamt[3] => y3[6].OUTPUTSELECT
shiftamt[3] => y3[5].OUTPUTSELECT
shiftamt[3] => y3[4].OUTPUTSELECT
shiftamt[3] => y3[3].OUTPUTSELECT
shiftamt[3] => y3[2].OUTPUTSELECT
shiftamt[3] => y3[1].OUTPUTSELECT
shiftamt[3] => y3[0].OUTPUTSELECT
shiftamt[4] => y4[31].OUTPUTSELECT
shiftamt[4] => y4[30].OUTPUTSELECT
shiftamt[4] => y4[29].OUTPUTSELECT
shiftamt[4] => y4[28].OUTPUTSELECT
shiftamt[4] => y4[27].OUTPUTSELECT
shiftamt[4] => y4[26].OUTPUTSELECT
shiftamt[4] => y4[25].OUTPUTSELECT
shiftamt[4] => y4[24].OUTPUTSELECT
shiftamt[4] => y4[23].OUTPUTSELECT
shiftamt[4] => y4[22].OUTPUTSELECT
shiftamt[4] => y4[21].OUTPUTSELECT
shiftamt[4] => y4[20].OUTPUTSELECT
shiftamt[4] => y4[19].OUTPUTSELECT
shiftamt[4] => y4[18].OUTPUTSELECT
shiftamt[4] => y4[17].OUTPUTSELECT
shiftamt[4] => y4[16].OUTPUTSELECT
shiftamt[4] => y4[15].OUTPUTSELECT
shiftamt[4] => y4[14].OUTPUTSELECT
shiftamt[4] => y4[13].OUTPUTSELECT
shiftamt[4] => y4[12].OUTPUTSELECT
shiftamt[4] => y4[11].OUTPUTSELECT
shiftamt[4] => y4[10].OUTPUTSELECT
shiftamt[4] => y4[9].OUTPUTSELECT
shiftamt[4] => y4[8].OUTPUTSELECT
shiftamt[4] => y4[7].OUTPUTSELECT
shiftamt[4] => y4[6].OUTPUTSELECT
shiftamt[4] => y4[5].OUTPUTSELECT
shiftamt[4] => y4[4].OUTPUTSELECT
shiftamt[4] => y4[3].OUTPUTSELECT
shiftamt[4] => y4[2].OUTPUTSELECT
shiftamt[4] => y4[1].OUTPUTSELECT
shiftamt[4] => y4[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp
A[0] => A[0].IN2
A[1] => A[1].IN2
A[2] => A[2].IN2
A[3] => A[3].IN2
A[4] => A[4].IN2
A[5] => A[5].IN2
A[6] => A[6].IN2
A[7] => A[7].IN2
A[8] => A[8].IN2
A[9] => A[9].IN2
A[10] => A[10].IN2
A[11] => A[11].IN2
A[12] => A[12].IN2
A[13] => A[13].IN2
A[14] => A[14].IN2
A[15] => A[15].IN2
A[16] => A[16].IN2
A[17] => A[17].IN2
A[18] => A[18].IN2
A[19] => A[19].IN2
A[20] => A[20].IN2
A[21] => A[21].IN2
A[22] => A[22].IN2
A[23] => A[23].IN2
A[24] => A[24].IN2
A[25] => A[25].IN2
A[26] => A[26].IN2
A[27] => A[27].IN2
A[28] => A[28].IN2
A[29] => A[29].IN2
A[30] => A[30].IN2
A[31] => A[31].IN1
B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
B[4] => B[4].IN2
B[5] => B[5].IN2
B[6] => B[6].IN2
B[7] => B[7].IN2
B[8] => B[8].IN2
B[9] => B[9].IN2
B[10] => B[10].IN2
B[11] => B[11].IN2
B[12] => B[12].IN2
B[13] => B[13].IN2
B[14] => B[14].IN2
B[15] => B[15].IN2
B[16] => B[16].IN2
B[17] => B[17].IN2
B[18] => B[18].IN2
B[19] => B[19].IN2
B[20] => B[20].IN2
B[21] => B[21].IN2
B[22] => B[22].IN2
B[23] => B[23].IN2
B[24] => B[24].IN2
B[25] => B[25].IN2
B[26] => B[26].IN2
B[27] => B[27].IN2
B[28] => B[28].IN2
B[29] => B[29].IN2
B[30] => B[30].IN2
B[31] => B[31].IN1
NotEqual <= NotEqual.DB_MAX_OUTPUT_PORT_TYPE
LessThan <= LessThan.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_invert0[0].IN1
b[1] => b_invert0[1].IN1
b[2] => b_invert0[2].IN1
b[3] => b_invert0[3].IN1
b[4] => b_invert0[4].IN1
b[5] => b_invert0[5].IN1
b[6] => b_invert0[6].IN1
b[7] => b_invert0[7].IN1
b[8] => b_invert0[8].IN1
b[9] => b_invert0[9].IN1
b[10] => b_invert0[10].IN1
b[11] => b_invert0[11].IN1
b[12] => b_invert0[12].IN1
b[13] => b_invert0[13].IN1
b[14] => b_invert0[14].IN1
b[15] => b_invert0[15].IN1
b[16] => b_invert0[16].IN1
b[17] => b_invert0[17].IN1
b[18] => b_invert0[18].IN1
b[19] => b_invert0[19].IN1
b[20] => b_invert0[20].IN1
b[21] => b_invert0[21].IN1
b[22] => b_invert0[22].IN1
b[23] => b_invert0[23].IN1
b[24] => b_invert0[24].IN1
b[25] => b_invert0[25].IN1
b[26] => b_invert0[26].IN1
b[27] => b_invert0[27].IN1
b[28] => b_invert0[28].IN1
b[29] => b_invert0[29].IN1
b[30] => b_invert0[30].IN1
b[31] => b_invert0[31].IN1
difference[0] <= Adder32:complement.port3
difference[1] <= Adder32:complement.port3
difference[2] <= Adder32:complement.port3
difference[3] <= Adder32:complement.port3
difference[4] <= Adder32:complement.port3
difference[5] <= Adder32:complement.port3
difference[6] <= Adder32:complement.port3
difference[7] <= Adder32:complement.port3
difference[8] <= Adder32:complement.port3
difference[9] <= Adder32:complement.port3
difference[10] <= Adder32:complement.port3
difference[11] <= Adder32:complement.port3
difference[12] <= Adder32:complement.port3
difference[13] <= Adder32:complement.port3
difference[14] <= Adder32:complement.port3
difference[15] <= Adder32:complement.port3
difference[16] <= Adder32:complement.port3
difference[17] <= Adder32:complement.port3
difference[18] <= Adder32:complement.port3
difference[19] <= Adder32:complement.port3
difference[20] <= Adder32:complement.port3
difference[21] <= Adder32:complement.port3
difference[22] <= Adder32:complement.port3
difference[23] <= Adder32:complement.port3
difference[24] <= Adder32:complement.port3
difference[25] <= Adder32:complement.port3
difference[26] <= Adder32:complement.port3
difference[27] <= Adder32:complement.port3
difference[28] <= Adder32:complement.port3
difference[29] <= Adder32:complement.port3
difference[30] <= Adder32:complement.port3
difference[31] <= Adder32:complement.port3
c_out <= Adder32:complement.port4


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub11|Adder32:complement|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Comparer0:c1
a[0] => temp[1].DATAA
a[1] => temp[1].OUTPUTSELECT
a[2] => temp[2].OUTPUTSELECT
a[3] => temp[3].OUTPUTSELECT
a[4] => temp[4].OUTPUTSELECT
a[5] => temp[5].OUTPUTSELECT
a[6] => temp[6].OUTPUTSELECT
a[7] => temp[7].OUTPUTSELECT
a[8] => temp[8].OUTPUTSELECT
a[9] => temp[9].OUTPUTSELECT
a[10] => temp[10].OUTPUTSELECT
a[11] => temp[11].OUTPUTSELECT
a[12] => temp[12].OUTPUTSELECT
a[13] => temp[13].OUTPUTSELECT
a[14] => temp[14].OUTPUTSELECT
a[15] => temp[15].OUTPUTSELECT
a[16] => temp[16].OUTPUTSELECT
a[17] => temp[17].OUTPUTSELECT
a[18] => temp[18].OUTPUTSELECT
a[19] => temp[19].OUTPUTSELECT
a[20] => temp[20].OUTPUTSELECT
a[21] => temp[21].OUTPUTSELECT
a[22] => temp[22].OUTPUTSELECT
a[23] => temp[23].OUTPUTSELECT
a[24] => temp[24].OUTPUTSELECT
a[25] => temp[25].OUTPUTSELECT
a[26] => temp[26].OUTPUTSELECT
a[27] => temp[27].OUTPUTSELECT
a[28] => temp[28].OUTPUTSELECT
a[29] => temp[29].OUTPUTSELECT
a[30] => temp[30].OUTPUTSELECT
a[31] => Positive.OUTPUTSELECT
a[31] => is0.OUTPUTSELECT
is0 <= is0.DB_MAX_OUTPUT_PORT_TYPE
Positive <= Positive.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_invert0[0].IN1
b[1] => b_invert0[1].IN1
b[2] => b_invert0[2].IN1
b[3] => b_invert0[3].IN1
b[4] => b_invert0[4].IN1
b[5] => b_invert0[5].IN1
b[6] => b_invert0[6].IN1
b[7] => b_invert0[7].IN1
b[8] => b_invert0[8].IN1
b[9] => b_invert0[9].IN1
b[10] => b_invert0[10].IN1
b[11] => b_invert0[11].IN1
b[12] => b_invert0[12].IN1
b[13] => b_invert0[13].IN1
b[14] => b_invert0[14].IN1
b[15] => b_invert0[15].IN1
b[16] => b_invert0[16].IN1
b[17] => b_invert0[17].IN1
b[18] => b_invert0[18].IN1
b[19] => b_invert0[19].IN1
b[20] => b_invert0[20].IN1
b[21] => b_invert0[21].IN1
b[22] => b_invert0[22].IN1
b[23] => b_invert0[23].IN1
b[24] => b_invert0[24].IN1
b[25] => b_invert0[25].IN1
b[26] => b_invert0[26].IN1
b[27] => b_invert0[27].IN1
b[28] => b_invert0[28].IN1
b[29] => b_invert0[29].IN1
b[30] => b_invert0[30].IN1
b[31] => b_invert0[31].IN1
difference[0] <= Adder32:complement.port3
difference[1] <= Adder32:complement.port3
difference[2] <= Adder32:complement.port3
difference[3] <= Adder32:complement.port3
difference[4] <= Adder32:complement.port3
difference[5] <= Adder32:complement.port3
difference[6] <= Adder32:complement.port3
difference[7] <= Adder32:complement.port3
difference[8] <= Adder32:complement.port3
difference[9] <= Adder32:complement.port3
difference[10] <= Adder32:complement.port3
difference[11] <= Adder32:complement.port3
difference[12] <= Adder32:complement.port3
difference[13] <= Adder32:complement.port3
difference[14] <= Adder32:complement.port3
difference[15] <= Adder32:complement.port3
difference[16] <= Adder32:complement.port3
difference[17] <= Adder32:complement.port3
difference[18] <= Adder32:complement.port3
difference[19] <= Adder32:complement.port3
difference[20] <= Adder32:complement.port3
difference[21] <= Adder32:complement.port3
difference[22] <= Adder32:complement.port3
difference[23] <= Adder32:complement.port3
difference[24] <= Adder32:complement.port3
difference[25] <= Adder32:complement.port3
difference[26] <= Adder32:complement.port3
difference[27] <= Adder32:complement.port3
difference[28] <= Adder32:complement.port3
difference[29] <= Adder32:complement.port3
difference[30] <= Adder32:complement.port3
difference[31] <= Adder32:complement.port3
c_out <= Adder32:complement.port4


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Subber32:sub00|Adder32:complement|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Comparer:cmp|Comparer0:c0
a[0] => temp[1].DATAA
a[1] => temp[1].OUTPUTSELECT
a[2] => temp[2].OUTPUTSELECT
a[3] => temp[3].OUTPUTSELECT
a[4] => temp[4].OUTPUTSELECT
a[5] => temp[5].OUTPUTSELECT
a[6] => temp[6].OUTPUTSELECT
a[7] => temp[7].OUTPUTSELECT
a[8] => temp[8].OUTPUTSELECT
a[9] => temp[9].OUTPUTSELECT
a[10] => temp[10].OUTPUTSELECT
a[11] => temp[11].OUTPUTSELECT
a[12] => temp[12].OUTPUTSELECT
a[13] => temp[13].OUTPUTSELECT
a[14] => temp[14].OUTPUTSELECT
a[15] => temp[15].OUTPUTSELECT
a[16] => temp[16].OUTPUTSELECT
a[17] => temp[17].OUTPUTSELECT
a[18] => temp[18].OUTPUTSELECT
a[19] => temp[19].OUTPUTSELECT
a[20] => temp[20].OUTPUTSELECT
a[21] => temp[21].OUTPUTSELECT
a[22] => temp[22].OUTPUTSELECT
a[23] => temp[23].OUTPUTSELECT
a[24] => temp[24].OUTPUTSELECT
a[25] => temp[25].OUTPUTSELECT
a[26] => temp[26].OUTPUTSELECT
a[27] => temp[27].OUTPUTSELECT
a[28] => temp[28].OUTPUTSELECT
a[29] => temp[29].OUTPUTSELECT
a[30] => temp[30].OUTPUTSELECT
a[31] => Positive.OUTPUTSELECT
a[31] => is0.OUTPUTSELECT
is0 <= is0.DB_MAX_OUTPUT_PORT_TYPE
Positive <= Positive.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|decoder32:decode
select[0] => a1.IN0
select[0] => a3.IN0
select[0] => a5.IN0
select[0] => a7.IN0
select[0] => a9.IN0
select[0] => a11.IN0
select[0] => a13.IN0
select[0] => a15.IN0
select[0] => a17.IN0
select[0] => a19.IN0
select[0] => a21.IN0
select[0] => a23.IN0
select[0] => a25.IN0
select[0] => a27.IN0
select[0] => a29.IN0
select[0] => a31.IN0
select[0] => a0.IN0
select[0] => a2.IN0
select[0] => a4.IN0
select[0] => a6.IN0
select[0] => a8.IN0
select[0] => a10.IN0
select[0] => a12.IN0
select[0] => a14.IN0
select[0] => a16.IN0
select[0] => a18.IN0
select[0] => a20.IN0
select[0] => a22.IN0
select[0] => a24.IN0
select[0] => a26.IN0
select[0] => a28.IN0
select[0] => a30.IN0
select[1] => a2.IN1
select[1] => a3.IN1
select[1] => a6.IN1
select[1] => a7.IN1
select[1] => a10.IN1
select[1] => a11.IN1
select[1] => a14.IN1
select[1] => a15.IN1
select[1] => a18.IN1
select[1] => a19.IN1
select[1] => a22.IN1
select[1] => a23.IN1
select[1] => a26.IN1
select[1] => a27.IN1
select[1] => a30.IN1
select[1] => a31.IN1
select[1] => a0.IN1
select[1] => a1.IN1
select[1] => a4.IN1
select[1] => a5.IN1
select[1] => a8.IN1
select[1] => a9.IN1
select[1] => a12.IN1
select[1] => a13.IN1
select[1] => a16.IN1
select[1] => a17.IN1
select[1] => a20.IN1
select[1] => a21.IN1
select[1] => a24.IN1
select[1] => a25.IN1
select[1] => a28.IN1
select[1] => a29.IN1
select[2] => a4.IN2
select[2] => a5.IN2
select[2] => a6.IN2
select[2] => a7.IN2
select[2] => a12.IN2
select[2] => a13.IN2
select[2] => a14.IN2
select[2] => a15.IN2
select[2] => a20.IN2
select[2] => a21.IN2
select[2] => a22.IN2
select[2] => a23.IN2
select[2] => a28.IN2
select[2] => a29.IN2
select[2] => a30.IN2
select[2] => a31.IN2
select[2] => a0.IN2
select[2] => a1.IN2
select[2] => a2.IN2
select[2] => a3.IN2
select[2] => a8.IN2
select[2] => a9.IN2
select[2] => a10.IN2
select[2] => a11.IN2
select[2] => a16.IN2
select[2] => a17.IN2
select[2] => a18.IN2
select[2] => a19.IN2
select[2] => a24.IN2
select[2] => a25.IN2
select[2] => a26.IN2
select[2] => a27.IN2
select[3] => a8.IN3
select[3] => a9.IN3
select[3] => a10.IN3
select[3] => a11.IN3
select[3] => a12.IN3
select[3] => a13.IN3
select[3] => a14.IN3
select[3] => a15.IN3
select[3] => a24.IN3
select[3] => a25.IN3
select[3] => a26.IN3
select[3] => a27.IN3
select[3] => a28.IN3
select[3] => a29.IN3
select[3] => a30.IN3
select[3] => a31.IN3
select[3] => a0.IN3
select[3] => a1.IN3
select[3] => a2.IN3
select[3] => a3.IN3
select[3] => a4.IN3
select[3] => a5.IN3
select[3] => a6.IN3
select[3] => a7.IN3
select[3] => a16.IN3
select[3] => a17.IN3
select[3] => a18.IN3
select[3] => a19.IN3
select[3] => a20.IN3
select[3] => a21.IN3
select[3] => a22.IN3
select[3] => a23.IN3
select[4] => a16.IN4
select[4] => a17.IN4
select[4] => a18.IN4
select[4] => a19.IN4
select[4] => a20.IN4
select[4] => a21.IN4
select[4] => a22.IN4
select[4] => a23.IN4
select[4] => a24.IN4
select[4] => a25.IN4
select[4] => a26.IN4
select[4] => a27.IN4
select[4] => a28.IN4
select[4] => a29.IN4
select[4] => a30.IN4
select[4] => a31.IN4
select[4] => a0.IN4
select[4] => a1.IN4
select[4] => a2.IN4
select[4] => a3.IN4
select[4] => a4.IN4
select[4] => a5.IN4
select[4] => a6.IN4
select[4] => a7.IN4
select[4] => a8.IN4
select[4] => a9.IN4
select[4] => a10.IN4
select[4] => a11.IN4
select[4] => a12.IN4
select[4] => a13.IN4
select[4] => a14.IN4
select[4] => a15.IN4
out[0] <= a0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= a1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= a2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= a3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= a4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= a5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= a6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= a7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= a8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= a9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= a10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= a11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= a12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= a13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= a14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= a15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= a16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= a17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= a18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= a19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= a20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= a21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= a22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= a23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= a24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= a25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= a26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= a27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= a28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= a29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= a30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= a31.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|OR32:or32er
a[0] => comb.IN0
a[1] => comb.IN0
a[2] => comb.IN0
a[3] => comb.IN0
a[4] => comb.IN0
a[5] => comb.IN0
a[6] => comb.IN0
a[7] => comb.IN0
a[8] => comb.IN0
a[9] => comb.IN0
a[10] => comb.IN0
a[11] => comb.IN0
a[12] => comb.IN0
a[13] => comb.IN0
a[14] => comb.IN0
a[15] => comb.IN0
a[16] => comb.IN0
a[17] => comb.IN0
a[18] => comb.IN0
a[19] => comb.IN0
a[20] => comb.IN0
a[21] => comb.IN0
a[22] => comb.IN0
a[23] => comb.IN0
a[24] => comb.IN0
a[25] => comb.IN0
a[26] => comb.IN0
a[27] => comb.IN0
a[28] => comb.IN0
a[29] => comb.IN0
a[30] => comb.IN0
a[31] => comb.IN0
b[0] => comb.IN1
b[1] => comb.IN1
b[2] => comb.IN1
b[3] => comb.IN1
b[4] => comb.IN1
b[5] => comb.IN1
b[6] => comb.IN1
b[7] => comb.IN1
b[8] => comb.IN1
b[9] => comb.IN1
b[10] => comb.IN1
b[11] => comb.IN1
b[12] => comb.IN1
b[13] => comb.IN1
b[14] => comb.IN1
b[15] => comb.IN1
b[16] => comb.IN1
b[17] => comb.IN1
b[18] => comb.IN1
b[19] => comb.IN1
b[20] => comb.IN1
b[21] => comb.IN1
b[22] => comb.IN1
b[23] => comb.IN1
b[24] => comb.IN1
b[25] => comb.IN1
b[26] => comb.IN1
b[27] => comb.IN1
b[28] => comb.IN1
b[29] => comb.IN1
b[30] => comb.IN1
b[31] => comb.IN1
result[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Subber32:sb
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_invert0[0].IN1
b[1] => b_invert0[1].IN1
b[2] => b_invert0[2].IN1
b[3] => b_invert0[3].IN1
b[4] => b_invert0[4].IN1
b[5] => b_invert0[5].IN1
b[6] => b_invert0[6].IN1
b[7] => b_invert0[7].IN1
b[8] => b_invert0[8].IN1
b[9] => b_invert0[9].IN1
b[10] => b_invert0[10].IN1
b[11] => b_invert0[11].IN1
b[12] => b_invert0[12].IN1
b[13] => b_invert0[13].IN1
b[14] => b_invert0[14].IN1
b[15] => b_invert0[15].IN1
b[16] => b_invert0[16].IN1
b[17] => b_invert0[17].IN1
b[18] => b_invert0[18].IN1
b[19] => b_invert0[19].IN1
b[20] => b_invert0[20].IN1
b[21] => b_invert0[21].IN1
b[22] => b_invert0[22].IN1
b[23] => b_invert0[23].IN1
b[24] => b_invert0[24].IN1
b[25] => b_invert0[25].IN1
b[26] => b_invert0[26].IN1
b[27] => b_invert0[27].IN1
b[28] => b_invert0[28].IN1
b[29] => b_invert0[29].IN1
b[30] => b_invert0[30].IN1
b[31] => b_invert0[31].IN1
difference[0] <= Adder32:complement.port3
difference[1] <= Adder32:complement.port3
difference[2] <= Adder32:complement.port3
difference[3] <= Adder32:complement.port3
difference[4] <= Adder32:complement.port3
difference[5] <= Adder32:complement.port3
difference[6] <= Adder32:complement.port3
difference[7] <= Adder32:complement.port3
difference[8] <= Adder32:complement.port3
difference[9] <= Adder32:complement.port3
difference[10] <= Adder32:complement.port3
difference[11] <= Adder32:complement.port3
difference[12] <= Adder32:complement.port3
difference[13] <= Adder32:complement.port3
difference[14] <= Adder32:complement.port3
difference[15] <= Adder32:complement.port3
difference[16] <= Adder32:complement.port3
difference[17] <= Adder32:complement.port3
difference[18] <= Adder32:complement.port3
difference[19] <= Adder32:complement.port3
difference[20] <= Adder32:complement.port3
difference[21] <= Adder32:complement.port3
difference[22] <= Adder32:complement.port3
difference[23] <= Adder32:complement.port3
difference[24] <= Adder32:complement.port3
difference[25] <= Adder32:complement.port3
difference[26] <= Adder32:complement.port3
difference[27] <= Adder32:complement.port3
difference[28] <= Adder32:complement.port3
difference[29] <= Adder32:complement.port3
difference[30] <= Adder32:complement.port3
difference[31] <= Adder32:complement.port3
c_out <= Adder32:complement.port4


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|shiftdiver:sd|Subber32:sb|Adder32:complement|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:neg_quo
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
c_in => c_in.IN1
sum[0] <= CLA8bit:cla0.port3
sum[1] <= CLA8bit:cla0.port3
sum[2] <= CLA8bit:cla0.port3
sum[3] <= CLA8bit:cla0.port3
sum[4] <= CLA8bit:cla0.port3
sum[5] <= CLA8bit:cla0.port3
sum[6] <= CLA8bit:cla0.port3
sum[7] <= CLA8bit:cla0.port3
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_temp.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:neg_quo|CLA8bit:cla0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[1].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[1].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[2].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[2].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[3].cla1
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|multdiv:multdiv_ut|div:div_debug|Adder32:neg_quo|CLA8bit:loop0[3].cla2
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
a[4] => p[4].IN0
a[4] => g[4].IN0
a[5] => p[5].IN0
a[5] => g[5].IN0
a[6] => p[6].IN0
a[6] => g[6].IN0
a[7] => p[7].IN0
a[7] => g[7].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
b[4] => p[4].IN1
b[4] => g[4].IN1
b[5] => p[5].IN1
b[5] => g[5].IN1
b[6] => p[6].IN1
b[6] => g[6].IN1
b[7] => p[7].IN1
b[7] => g[7].IN1
c_in => inter1[0].IN1
c_in => comb.IN1
c_in => inter1[1].IN1
c_in => inter1[2].IN1
c_in => inter1[3].IN1
c_in => inter1[4].IN1
c_in => inter1[5].IN1
c_in => inter1[6].IN1
c_in => inter1[7].IN1
sum[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
c_out <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0
clk => clk.IN5
nrst => nrst.IN5
result_x[0] => result_x[0].IN1
result_x[1] => result_x[1].IN1
result_x[2] => result_x[2].IN1
result_x[3] => result_x[3].IN1
result_x[4] => result_x[4].IN1
result_x[5] => result_x[5].IN1
result_x[6] => result_x[6].IN1
result_x[7] => result_x[7].IN1
result_x[8] => result_x[8].IN1
result_x[9] => result_x[9].IN1
result_x[10] => result_x[10].IN1
result_x[11] => result_x[11].IN1
result_x[12] => result_x[12].IN1
result_x[13] => result_x[13].IN1
result_x[14] => result_x[14].IN1
result_x[15] => result_x[15].IN1
result_x[16] => result_x[16].IN1
result_x[17] => result_x[17].IN1
result_x[18] => result_x[18].IN1
result_x[19] => result_x[19].IN1
result_x[20] => result_x[20].IN1
result_x[21] => result_x[21].IN1
result_x[22] => result_x[22].IN1
result_x[23] => result_x[23].IN1
result_x[24] => result_x[24].IN1
result_x[25] => result_x[25].IN1
result_x[26] => result_x[26].IN1
result_x[27] => result_x[27].IN1
result_x[28] => result_x[28].IN1
result_x[29] => result_x[29].IN1
result_x[30] => result_x[30].IN1
result_x[31] => result_x[31].IN1
result_m[0] <= reg_n:result_xm.port4
result_m[1] <= reg_n:result_xm.port4
result_m[2] <= reg_n:result_xm.port4
result_m[3] <= reg_n:result_xm.port4
result_m[4] <= reg_n:result_xm.port4
result_m[5] <= reg_n:result_xm.port4
result_m[6] <= reg_n:result_xm.port4
result_m[7] <= reg_n:result_xm.port4
result_m[8] <= reg_n:result_xm.port4
result_m[9] <= reg_n:result_xm.port4
result_m[10] <= reg_n:result_xm.port4
result_m[11] <= reg_n:result_xm.port4
result_m[12] <= reg_n:result_xm.port4
result_m[13] <= reg_n:result_xm.port4
result_m[14] <= reg_n:result_xm.port4
result_m[15] <= reg_n:result_xm.port4
result_m[16] <= reg_n:result_xm.port4
result_m[17] <= reg_n:result_xm.port4
result_m[18] <= reg_n:result_xm.port4
result_m[19] <= reg_n:result_xm.port4
result_m[20] <= reg_n:result_xm.port4
result_m[21] <= reg_n:result_xm.port4
result_m[22] <= reg_n:result_xm.port4
result_m[23] <= reg_n:result_xm.port4
result_m[24] <= reg_n:result_xm.port4
result_m[25] <= reg_n:result_xm.port4
result_m[26] <= reg_n:result_xm.port4
result_m[27] <= reg_n:result_xm.port4
result_m[28] <= reg_n:result_xm.port4
result_m[29] <= reg_n:result_xm.port4
result_m[30] <= reg_n:result_xm.port4
result_m[31] <= reg_n:result_xm.port4
rd_val_x[0] => rd_val_x[0].IN1
rd_val_x[1] => rd_val_x[1].IN1
rd_val_x[2] => rd_val_x[2].IN1
rd_val_x[3] => rd_val_x[3].IN1
rd_val_x[4] => rd_val_x[4].IN1
rd_val_x[5] => rd_val_x[5].IN1
rd_val_x[6] => rd_val_x[6].IN1
rd_val_x[7] => rd_val_x[7].IN1
rd_val_x[8] => rd_val_x[8].IN1
rd_val_x[9] => rd_val_x[9].IN1
rd_val_x[10] => rd_val_x[10].IN1
rd_val_x[11] => rd_val_x[11].IN1
rd_val_x[12] => rd_val_x[12].IN1
rd_val_x[13] => rd_val_x[13].IN1
rd_val_x[14] => rd_val_x[14].IN1
rd_val_x[15] => rd_val_x[15].IN1
rd_val_x[16] => rd_val_x[16].IN1
rd_val_x[17] => rd_val_x[17].IN1
rd_val_x[18] => rd_val_x[18].IN1
rd_val_x[19] => rd_val_x[19].IN1
rd_val_x[20] => rd_val_x[20].IN1
rd_val_x[21] => rd_val_x[21].IN1
rd_val_x[22] => rd_val_x[22].IN1
rd_val_x[23] => rd_val_x[23].IN1
rd_val_x[24] => rd_val_x[24].IN1
rd_val_x[25] => rd_val_x[25].IN1
rd_val_x[26] => rd_val_x[26].IN1
rd_val_x[27] => rd_val_x[27].IN1
rd_val_x[28] => rd_val_x[28].IN1
rd_val_x[29] => rd_val_x[29].IN1
rd_val_x[30] => rd_val_x[30].IN1
rd_val_x[31] => rd_val_x[31].IN1
rd_val_m[0] <= reg_n:rd_val_xm.port4
rd_val_m[1] <= reg_n:rd_val_xm.port4
rd_val_m[2] <= reg_n:rd_val_xm.port4
rd_val_m[3] <= reg_n:rd_val_xm.port4
rd_val_m[4] <= reg_n:rd_val_xm.port4
rd_val_m[5] <= reg_n:rd_val_xm.port4
rd_val_m[6] <= reg_n:rd_val_xm.port4
rd_val_m[7] <= reg_n:rd_val_xm.port4
rd_val_m[8] <= reg_n:rd_val_xm.port4
rd_val_m[9] <= reg_n:rd_val_xm.port4
rd_val_m[10] <= reg_n:rd_val_xm.port4
rd_val_m[11] <= reg_n:rd_val_xm.port4
rd_val_m[12] <= reg_n:rd_val_xm.port4
rd_val_m[13] <= reg_n:rd_val_xm.port4
rd_val_m[14] <= reg_n:rd_val_xm.port4
rd_val_m[15] <= reg_n:rd_val_xm.port4
rd_val_m[16] <= reg_n:rd_val_xm.port4
rd_val_m[17] <= reg_n:rd_val_xm.port4
rd_val_m[18] <= reg_n:rd_val_xm.port4
rd_val_m[19] <= reg_n:rd_val_xm.port4
rd_val_m[20] <= reg_n:rd_val_xm.port4
rd_val_m[21] <= reg_n:rd_val_xm.port4
rd_val_m[22] <= reg_n:rd_val_xm.port4
rd_val_m[23] <= reg_n:rd_val_xm.port4
rd_val_m[24] <= reg_n:rd_val_xm.port4
rd_val_m[25] <= reg_n:rd_val_xm.port4
rd_val_m[26] <= reg_n:rd_val_xm.port4
rd_val_m[27] <= reg_n:rd_val_xm.port4
rd_val_m[28] <= reg_n:rd_val_xm.port4
rd_val_m[29] <= reg_n:rd_val_xm.port4
rd_val_m[30] <= reg_n:rd_val_xm.port4
rd_val_m[31] <= reg_n:rd_val_xm.port4
rd_x[0] => rd_x[0].IN1
rd_x[1] => rd_x[1].IN1
rd_x[2] => rd_x[2].IN1
rd_x[3] => rd_x[3].IN1
rd_x[4] => rd_x[4].IN1
rd_m[0] <= reg_n:rd_xm.port4
rd_m[1] <= reg_n:rd_xm.port4
rd_m[2] <= reg_n:rd_xm.port4
rd_m[3] <= reg_n:rd_xm.port4
rd_m[4] <= reg_n:rd_xm.port4
WE_x => WE_x.IN1
WE_m <= reg_n:WE_xm.port4
decoded_instr_x[0] => decoded_instr_x[0].IN1
decoded_instr_x[1] => decoded_instr_x[1].IN1
decoded_instr_x[2] => decoded_instr_x[2].IN1
decoded_instr_x[3] => decoded_instr_x[3].IN1
decoded_instr_x[4] => decoded_instr_x[4].IN1
decoded_instr_x[5] => decoded_instr_x[5].IN1
decoded_instr_x[6] => decoded_instr_x[6].IN1
decoded_instr_x[7] => decoded_instr_x[7].IN1
decoded_instr_x[8] => decoded_instr_x[8].IN1
decoded_instr_x[9] => decoded_instr_x[9].IN1
decoded_instr_x[10] => decoded_instr_x[10].IN1
decoded_instr_x[11] => decoded_instr_x[11].IN1
decoded_instr_x[12] => decoded_instr_x[12].IN1
decoded_instr_x[13] => decoded_instr_x[13].IN1
decoded_instr_x[14] => decoded_instr_x[14].IN1
decoded_instr_x[15] => decoded_instr_x[15].IN1
decoded_instr_x[16] => decoded_instr_x[16].IN1
decoded_instr_x[17] => decoded_instr_x[17].IN1
decoded_instr_x[18] => decoded_instr_x[18].IN1
decoded_instr_x[19] => decoded_instr_x[19].IN1
decoded_instr_x[20] => decoded_instr_x[20].IN1
decoded_instr_m[0] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[1] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[2] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[3] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[4] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[5] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[6] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[7] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[8] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[9] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[10] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[11] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[12] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[13] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[14] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[15] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[16] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[17] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[18] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[19] <= reg_n:decoded_instr_xm.port4
decoded_instr_m[20] <= reg_n:decoded_instr_xm.port4


|processor|xm_latch:xm_latch0|reg_n:WE_xm
clk => clk.IN1
nrst => nrst.IN1
en => en.IN1
D[0] => D[0].IN1
Q[0] <= mydffe:loop1[0].a_dff.q


|processor|xm_latch:xm_latch0|reg_n:WE_xm|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_xm
clk => clk.IN5
nrst => nrst.IN5
en => en.IN5
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q


|processor|xm_latch:xm_latch0|reg_n:rd_xm|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_xm|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_xm|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_xm|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_xm|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm
clk => clk.IN21
nrst => nrst.IN21
en => en.IN21
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:decoded_instr_xm|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:result_xm|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|xm_latch:xm_latch0|reg_n:rd_val_xm|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mydmem_mod:mydmem1
address[0] => Equal0.IN23
address[0] => Equal1.IN23
address[0] => Equal2.IN23
address[0] => Equal3.IN23
address[0] => Equal4.IN23
address[0] => Equal5.IN23
address[1] => Equal0.IN22
address[1] => Equal1.IN22
address[1] => Equal2.IN22
address[1] => Equal3.IN22
address[1] => Equal4.IN22
address[1] => Equal5.IN22
address[2] => Equal0.IN21
address[2] => Equal1.IN21
address[2] => Equal2.IN21
address[2] => Equal3.IN21
address[2] => Equal4.IN21
address[2] => Equal5.IN21
address[3] => Equal0.IN20
address[3] => Equal1.IN20
address[3] => Equal2.IN20
address[3] => Equal3.IN20
address[3] => Equal4.IN20
address[3] => Equal5.IN20
address[4] => Equal0.IN19
address[4] => Equal1.IN19
address[4] => Equal2.IN19
address[4] => Equal3.IN19
address[4] => Equal4.IN19
address[4] => Equal5.IN19
address[5] => Equal0.IN18
address[5] => Equal1.IN18
address[5] => Equal2.IN18
address[5] => Equal3.IN18
address[5] => Equal4.IN18
address[5] => Equal5.IN18
address[6] => Equal0.IN17
address[6] => Equal1.IN17
address[6] => Equal2.IN17
address[6] => Equal3.IN17
address[6] => Equal4.IN17
address[6] => Equal5.IN17
address[7] => Equal0.IN16
address[7] => Equal1.IN16
address[7] => Equal2.IN16
address[7] => Equal3.IN16
address[7] => Equal4.IN16
address[7] => Equal5.IN16
address[8] => Equal0.IN15
address[8] => Equal1.IN15
address[8] => Equal2.IN15
address[8] => Equal3.IN15
address[8] => Equal4.IN15
address[8] => Equal5.IN15
address[9] => Equal0.IN14
address[9] => Equal1.IN14
address[9] => Equal2.IN14
address[9] => Equal3.IN14
address[9] => Equal4.IN14
address[9] => Equal5.IN14
address[10] => Equal0.IN13
address[10] => Equal1.IN13
address[10] => Equal2.IN13
address[10] => Equal3.IN13
address[10] => Equal4.IN13
address[10] => Equal5.IN13
address[11] => Equal0.IN12
address[11] => Equal1.IN12
address[11] => Equal2.IN12
address[11] => Equal3.IN12
address[11] => Equal4.IN12
address[11] => Equal5.IN12
clock => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
wren => ~NO_FANOUT~
value[0] => Selector31.IN11
value[1] => Selector30.IN11
value[2] => Selector29.IN11
value[3] => Selector28.IN11
value[4] => Selector27.IN11
value[5] => Selector26.IN11
value[6] => Selector25.IN11
value[7] => Selector24.IN11
value[8] => Selector23.IN11
value[9] => Selector22.IN11
value[10] => Selector21.IN11
value[11] => Selector20.IN11
value[12] => Selector19.IN11
value[13] => Selector18.IN11
value[14] => Selector17.IN11
value[15] => Selector16.IN11
value[16] => Selector15.IN11
value[17] => Selector14.IN11
value[18] => Selector13.IN11
value[19] => Selector12.IN11
value[20] => Selector11.IN11
value[21] => Selector10.IN11
value[22] => Selector9.IN11
value[23] => Selector8.IN11
value[24] => Selector7.IN11
value[25] => Selector6.IN11
value[26] => Selector5.IN11
value[27] => Selector4.IN11
value[28] => Selector3.IN11
value[29] => Selector2.IN11
value[30] => Selector1.IN11
value[31] => Selector0.IN11
value[32] => Selector31.IN10
value[33] => Selector30.IN10
value[34] => Selector29.IN10
value[35] => Selector28.IN10
value[36] => Selector27.IN10
value[37] => Selector26.IN10
value[38] => Selector25.IN10
value[39] => Selector24.IN10
value[40] => Selector23.IN10
value[41] => Selector22.IN10
value[42] => Selector21.IN10
value[43] => Selector20.IN10
value[44] => Selector19.IN10
value[45] => Selector18.IN10
value[46] => Selector17.IN10
value[47] => Selector16.IN10
value[48] => Selector15.IN10
value[49] => Selector14.IN10
value[50] => Selector13.IN10
value[51] => Selector12.IN10
value[52] => Selector11.IN10
value[53] => Selector10.IN10
value[54] => Selector9.IN10
value[55] => Selector8.IN10
value[56] => Selector7.IN10
value[57] => Selector6.IN10
value[58] => Selector5.IN10
value[59] => Selector4.IN10
value[60] => Selector3.IN10
value[61] => Selector2.IN10
value[62] => Selector1.IN10
value[63] => Selector0.IN10
value[64] => Selector31.IN9
value[65] => Selector30.IN9
value[66] => Selector29.IN9
value[67] => Selector28.IN9
value[68] => Selector27.IN9
value[69] => Selector26.IN9
value[70] => Selector25.IN9
value[71] => Selector24.IN9
value[72] => Selector23.IN9
value[73] => Selector22.IN9
value[74] => Selector21.IN9
value[75] => Selector20.IN9
value[76] => Selector19.IN9
value[77] => Selector18.IN9
value[78] => Selector17.IN9
value[79] => Selector16.IN9
value[80] => Selector15.IN9
value[81] => Selector14.IN9
value[82] => Selector13.IN9
value[83] => Selector12.IN9
value[84] => Selector11.IN9
value[85] => Selector10.IN9
value[86] => Selector9.IN9
value[87] => Selector8.IN9
value[88] => Selector7.IN9
value[89] => Selector6.IN9
value[90] => Selector5.IN9
value[91] => Selector4.IN9
value[92] => Selector3.IN9
value[93] => Selector2.IN9
value[94] => Selector1.IN9
value[95] => Selector0.IN9
value[96] => Selector31.IN8
value[97] => Selector30.IN8
value[98] => Selector29.IN8
value[99] => Selector28.IN8
value[100] => Selector27.IN8
value[101] => Selector26.IN8
value[102] => Selector25.IN8
value[103] => Selector24.IN8
value[104] => Selector23.IN8
value[105] => Selector22.IN8
value[106] => Selector21.IN8
value[107] => Selector20.IN8
value[108] => Selector19.IN8
value[109] => Selector18.IN8
value[110] => Selector17.IN8
value[111] => Selector16.IN8
value[112] => Selector15.IN8
value[113] => Selector14.IN8
value[114] => Selector13.IN8
value[115] => Selector12.IN8
value[116] => Selector11.IN8
value[117] => Selector10.IN8
value[118] => Selector9.IN8
value[119] => Selector8.IN8
value[120] => Selector7.IN8
value[121] => Selector6.IN8
value[122] => Selector5.IN8
value[123] => Selector4.IN8
value[124] => Selector3.IN8
value[125] => Selector2.IN8
value[126] => Selector1.IN8
value[127] => Selector0.IN8
value[128] => Selector31.IN7
value[129] => Selector30.IN7
value[130] => Selector29.IN7
value[131] => Selector28.IN7
value[132] => Selector27.IN7
value[133] => Selector26.IN7
value[134] => Selector25.IN7
value[135] => Selector24.IN7
value[136] => Selector23.IN7
value[137] => Selector22.IN7
value[138] => Selector21.IN7
value[139] => Selector20.IN7
value[140] => Selector19.IN7
value[141] => Selector18.IN7
value[142] => Selector17.IN7
value[143] => Selector16.IN7
value[144] => Selector15.IN7
value[145] => Selector14.IN7
value[146] => Selector13.IN7
value[147] => Selector12.IN7
value[148] => Selector11.IN7
value[149] => Selector10.IN7
value[150] => Selector9.IN7
value[151] => Selector8.IN7
value[152] => Selector7.IN7
value[153] => Selector6.IN7
value[154] => Selector5.IN7
value[155] => Selector4.IN7
value[156] => Selector3.IN7
value[157] => Selector2.IN7
value[158] => Selector1.IN7
value[159] => Selector0.IN7
q[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0
clk => clk.IN5
nrst => nrst.IN5
mem_data_m[0] => mem_data_m[0].IN1
mem_data_m[1] => mem_data_m[1].IN1
mem_data_m[2] => mem_data_m[2].IN1
mem_data_m[3] => mem_data_m[3].IN1
mem_data_m[4] => mem_data_m[4].IN1
mem_data_m[5] => mem_data_m[5].IN1
mem_data_m[6] => mem_data_m[6].IN1
mem_data_m[7] => mem_data_m[7].IN1
mem_data_m[8] => mem_data_m[8].IN1
mem_data_m[9] => mem_data_m[9].IN1
mem_data_m[10] => mem_data_m[10].IN1
mem_data_m[11] => mem_data_m[11].IN1
mem_data_m[12] => mem_data_m[12].IN1
mem_data_m[13] => mem_data_m[13].IN1
mem_data_m[14] => mem_data_m[14].IN1
mem_data_m[15] => mem_data_m[15].IN1
mem_data_m[16] => mem_data_m[16].IN1
mem_data_m[17] => mem_data_m[17].IN1
mem_data_m[18] => mem_data_m[18].IN1
mem_data_m[19] => mem_data_m[19].IN1
mem_data_m[20] => mem_data_m[20].IN1
mem_data_m[21] => mem_data_m[21].IN1
mem_data_m[22] => mem_data_m[22].IN1
mem_data_m[23] => mem_data_m[23].IN1
mem_data_m[24] => mem_data_m[24].IN1
mem_data_m[25] => mem_data_m[25].IN1
mem_data_m[26] => mem_data_m[26].IN1
mem_data_m[27] => mem_data_m[27].IN1
mem_data_m[28] => mem_data_m[28].IN1
mem_data_m[29] => mem_data_m[29].IN1
mem_data_m[30] => mem_data_m[30].IN1
mem_data_m[31] => mem_data_m[31].IN1
mem_data_w[0] <= reg_n:mem_data_mw.port4
mem_data_w[1] <= reg_n:mem_data_mw.port4
mem_data_w[2] <= reg_n:mem_data_mw.port4
mem_data_w[3] <= reg_n:mem_data_mw.port4
mem_data_w[4] <= reg_n:mem_data_mw.port4
mem_data_w[5] <= reg_n:mem_data_mw.port4
mem_data_w[6] <= reg_n:mem_data_mw.port4
mem_data_w[7] <= reg_n:mem_data_mw.port4
mem_data_w[8] <= reg_n:mem_data_mw.port4
mem_data_w[9] <= reg_n:mem_data_mw.port4
mem_data_w[10] <= reg_n:mem_data_mw.port4
mem_data_w[11] <= reg_n:mem_data_mw.port4
mem_data_w[12] <= reg_n:mem_data_mw.port4
mem_data_w[13] <= reg_n:mem_data_mw.port4
mem_data_w[14] <= reg_n:mem_data_mw.port4
mem_data_w[15] <= reg_n:mem_data_mw.port4
mem_data_w[16] <= reg_n:mem_data_mw.port4
mem_data_w[17] <= reg_n:mem_data_mw.port4
mem_data_w[18] <= reg_n:mem_data_mw.port4
mem_data_w[19] <= reg_n:mem_data_mw.port4
mem_data_w[20] <= reg_n:mem_data_mw.port4
mem_data_w[21] <= reg_n:mem_data_mw.port4
mem_data_w[22] <= reg_n:mem_data_mw.port4
mem_data_w[23] <= reg_n:mem_data_mw.port4
mem_data_w[24] <= reg_n:mem_data_mw.port4
mem_data_w[25] <= reg_n:mem_data_mw.port4
mem_data_w[26] <= reg_n:mem_data_mw.port4
mem_data_w[27] <= reg_n:mem_data_mw.port4
mem_data_w[28] <= reg_n:mem_data_mw.port4
mem_data_w[29] <= reg_n:mem_data_mw.port4
mem_data_w[30] <= reg_n:mem_data_mw.port4
mem_data_w[31] <= reg_n:mem_data_mw.port4
result_m[0] => result_m[0].IN1
result_m[1] => result_m[1].IN1
result_m[2] => result_m[2].IN1
result_m[3] => result_m[3].IN1
result_m[4] => result_m[4].IN1
result_m[5] => result_m[5].IN1
result_m[6] => result_m[6].IN1
result_m[7] => result_m[7].IN1
result_m[8] => result_m[8].IN1
result_m[9] => result_m[9].IN1
result_m[10] => result_m[10].IN1
result_m[11] => result_m[11].IN1
result_m[12] => result_m[12].IN1
result_m[13] => result_m[13].IN1
result_m[14] => result_m[14].IN1
result_m[15] => result_m[15].IN1
result_m[16] => result_m[16].IN1
result_m[17] => result_m[17].IN1
result_m[18] => result_m[18].IN1
result_m[19] => result_m[19].IN1
result_m[20] => result_m[20].IN1
result_m[21] => result_m[21].IN1
result_m[22] => result_m[22].IN1
result_m[23] => result_m[23].IN1
result_m[24] => result_m[24].IN1
result_m[25] => result_m[25].IN1
result_m[26] => result_m[26].IN1
result_m[27] => result_m[27].IN1
result_m[28] => result_m[28].IN1
result_m[29] => result_m[29].IN1
result_m[30] => result_m[30].IN1
result_m[31] => result_m[31].IN1
result_w[0] <= reg_n:result_mw.port4
result_w[1] <= reg_n:result_mw.port4
result_w[2] <= reg_n:result_mw.port4
result_w[3] <= reg_n:result_mw.port4
result_w[4] <= reg_n:result_mw.port4
result_w[5] <= reg_n:result_mw.port4
result_w[6] <= reg_n:result_mw.port4
result_w[7] <= reg_n:result_mw.port4
result_w[8] <= reg_n:result_mw.port4
result_w[9] <= reg_n:result_mw.port4
result_w[10] <= reg_n:result_mw.port4
result_w[11] <= reg_n:result_mw.port4
result_w[12] <= reg_n:result_mw.port4
result_w[13] <= reg_n:result_mw.port4
result_w[14] <= reg_n:result_mw.port4
result_w[15] <= reg_n:result_mw.port4
result_w[16] <= reg_n:result_mw.port4
result_w[17] <= reg_n:result_mw.port4
result_w[18] <= reg_n:result_mw.port4
result_w[19] <= reg_n:result_mw.port4
result_w[20] <= reg_n:result_mw.port4
result_w[21] <= reg_n:result_mw.port4
result_w[22] <= reg_n:result_mw.port4
result_w[23] <= reg_n:result_mw.port4
result_w[24] <= reg_n:result_mw.port4
result_w[25] <= reg_n:result_mw.port4
result_w[26] <= reg_n:result_mw.port4
result_w[27] <= reg_n:result_mw.port4
result_w[28] <= reg_n:result_mw.port4
result_w[29] <= reg_n:result_mw.port4
result_w[30] <= reg_n:result_mw.port4
result_w[31] <= reg_n:result_mw.port4
rd_m[0] => rd_m[0].IN1
rd_m[1] => rd_m[1].IN1
rd_m[2] => rd_m[2].IN1
rd_m[3] => rd_m[3].IN1
rd_m[4] => rd_m[4].IN1
rd_w[0] <= reg_n:rd_mw.port4
rd_w[1] <= reg_n:rd_mw.port4
rd_w[2] <= reg_n:rd_mw.port4
rd_w[3] <= reg_n:rd_mw.port4
rd_w[4] <= reg_n:rd_mw.port4
WE_m => WE_m.IN1
WE_w <= reg_n:WE_mw.port4
decoded_instr_m[0] => decoded_instr_m[0].IN1
decoded_instr_m[1] => decoded_instr_m[1].IN1
decoded_instr_m[2] => decoded_instr_m[2].IN1
decoded_instr_m[3] => decoded_instr_m[3].IN1
decoded_instr_m[4] => decoded_instr_m[4].IN1
decoded_instr_m[5] => decoded_instr_m[5].IN1
decoded_instr_m[6] => decoded_instr_m[6].IN1
decoded_instr_m[7] => decoded_instr_m[7].IN1
decoded_instr_m[8] => decoded_instr_m[8].IN1
decoded_instr_m[9] => decoded_instr_m[9].IN1
decoded_instr_m[10] => decoded_instr_m[10].IN1
decoded_instr_m[11] => decoded_instr_m[11].IN1
decoded_instr_m[12] => decoded_instr_m[12].IN1
decoded_instr_m[13] => decoded_instr_m[13].IN1
decoded_instr_m[14] => decoded_instr_m[14].IN1
decoded_instr_m[15] => decoded_instr_m[15].IN1
decoded_instr_m[16] => decoded_instr_m[16].IN1
decoded_instr_m[17] => decoded_instr_m[17].IN1
decoded_instr_m[18] => decoded_instr_m[18].IN1
decoded_instr_m[19] => decoded_instr_m[19].IN1
decoded_instr_m[20] => decoded_instr_m[20].IN1
decoded_instr_w[0] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[1] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[2] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[3] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[4] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[5] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[6] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[7] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[8] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[9] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[10] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[11] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[12] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[13] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[14] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[15] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[16] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[17] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[18] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[19] <= reg_n:decoded_instr_mw.port4
decoded_instr_w[20] <= reg_n:decoded_instr_mw.port4


|processor|mw_latch:mw_latch0|reg_n:WE_mw
clk => clk.IN1
nrst => nrst.IN1
en => en.IN1
D[0] => D[0].IN1
Q[0] <= mydffe:loop1[0].a_dff.q


|processor|mw_latch:mw_latch0|reg_n:WE_mw|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:rd_mw
clk => clk.IN5
nrst => nrst.IN5
en => en.IN5
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q


|processor|mw_latch:mw_latch0|reg_n:rd_mw|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:rd_mw|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:rd_mw|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:rd_mw|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:rd_mw|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw
clk => clk.IN21
nrst => nrst.IN21
en => en.IN21
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:decoded_instr_mw|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:result_mw|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw
clk => clk.IN32
nrst => nrst.IN32
en => en.IN32
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= mydffe:loop1[0].a_dff.q
Q[1] <= mydffe:loop1[1].a_dff.q
Q[2] <= mydffe:loop1[2].a_dff.q
Q[3] <= mydffe:loop1[3].a_dff.q
Q[4] <= mydffe:loop1[4].a_dff.q
Q[5] <= mydffe:loop1[5].a_dff.q
Q[6] <= mydffe:loop1[6].a_dff.q
Q[7] <= mydffe:loop1[7].a_dff.q
Q[8] <= mydffe:loop1[8].a_dff.q
Q[9] <= mydffe:loop1[9].a_dff.q
Q[10] <= mydffe:loop1[10].a_dff.q
Q[11] <= mydffe:loop1[11].a_dff.q
Q[12] <= mydffe:loop1[12].a_dff.q
Q[13] <= mydffe:loop1[13].a_dff.q
Q[14] <= mydffe:loop1[14].a_dff.q
Q[15] <= mydffe:loop1[15].a_dff.q
Q[16] <= mydffe:loop1[16].a_dff.q
Q[17] <= mydffe:loop1[17].a_dff.q
Q[18] <= mydffe:loop1[18].a_dff.q
Q[19] <= mydffe:loop1[19].a_dff.q
Q[20] <= mydffe:loop1[20].a_dff.q
Q[21] <= mydffe:loop1[21].a_dff.q
Q[22] <= mydffe:loop1[22].a_dff.q
Q[23] <= mydffe:loop1[23].a_dff.q
Q[24] <= mydffe:loop1[24].a_dff.q
Q[25] <= mydffe:loop1[25].a_dff.q
Q[26] <= mydffe:loop1[26].a_dff.q
Q[27] <= mydffe:loop1[27].a_dff.q
Q[28] <= mydffe:loop1[28].a_dff.q
Q[29] <= mydffe:loop1[29].a_dff.q
Q[30] <= mydffe:loop1[30].a_dff.q
Q[31] <= mydffe:loop1[31].a_dff.q


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[0].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[1].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[2].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[3].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[4].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[5].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[6].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[7].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[8].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[9].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[10].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[11].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[12].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[13].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[14].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[15].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[16].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[17].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[18].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[19].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[20].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[21].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[22].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[23].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[24].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[25].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[26].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[27].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[28].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[29].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[30].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|mw_latch:mw_latch0|reg_n:mem_data_mw|mydffe:loop1[31].a_dff
d => q~reg0.DATAIN
clk => q~reg0.CLK
clrn => q~reg0.ACLR
prn => ~NO_FANOUT~
ena => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


