<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='726' type='unsigned int llvm::RegisterBankInfo::getSizeInBits(unsigned int Reg, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='280' u='c' c='_ZNK4llvm13RegBankSelect13getRepairCostERKNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='720'>/// Get the size in bits of \p Reg.
  /// Utility method to get the size of any registers. Unlike
  /// MachineRegisterInfo::getSize, the register does not need to be a
  /// virtual register.
  ///
  /// \pre \p Reg != 0 (NoRegister).</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='211' u='c' c='_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='217' u='c' c='_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='470' ll='483' type='unsigned int llvm::RegisterBankInfo::getSizeInBits(unsigned int Reg, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetRegisterInfo &amp; TRI) const'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='601' u='c' c='_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='474' u='c' c='_ZL11isValidCopyRKN4llvm12MachineInstrERKNS_12RegisterBankERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='475' u='c' c='_ZL11isValidCopyRKN4llvm12MachineInstrERKNS_12RegisterBankERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='537' u='c' c='_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='538' u='c' c='_ZL20getRegClassesForCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='571' u='c' c='_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='279' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='300' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='336' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='575' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='287' u='c' c='_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
