#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan 27 06:00:24 2021
# Process ID: 31919
# Current directory: /tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1
# Command line: vivado -log StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.tcl
# Log file: /tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.vds
# Journal file: /tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/extended_broadcaster2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/splitter_4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/combiner3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFIFO_0_va5oh1z4/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_0_hjzgxsrx/project_StreamingFCLayer_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_cfx8cjey/project_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_utd1uvlx/project_StreamingDataWidthConverter_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_2_908v5i3j/project_StreamingFCLayer_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingDataWidthConverter_Batch_2_46fyv4dv/project_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_3_a9whvd4t/project_StreamingFCLayer_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_1_292bhhzq/project_StreamingDataflowPartition_1_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/uma/Desktop/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2145.406 ; gain = 0.000 ; free physical = 1380 ; free virtual = 5203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_0_Matrix_Vector_Activa' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_0_StreamingFCLayer_bkb' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_bkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 15 - type: integer 
	Parameter din3_WIDTH bound to: 15 - type: integer 
	Parameter din4_WIDTH bound to: 15 - type: integer 
	Parameter din5_WIDTH bound to: 15 - type: integer 
	Parameter din6_WIDTH bound to: 15 - type: integer 
	Parameter din7_WIDTH bound to: 15 - type: integer 
	Parameter din8_WIDTH bound to: 15 - type: integer 
	Parameter din9_WIDTH bound to: 15 - type: integer 
	Parameter din10_WIDTH bound to: 15 - type: integer 
	Parameter din11_WIDTH bound to: 15 - type: integer 
	Parameter din12_WIDTH bound to: 15 - type: integer 
	Parameter din13_WIDTH bound to: 15 - type: integer 
	Parameter din14_WIDTH bound to: 15 - type: integer 
	Parameter din15_WIDTH bound to: 15 - type: integer 
	Parameter din16_WIDTH bound to: 15 - type: integer 
	Parameter din17_WIDTH bound to: 15 - type: integer 
	Parameter din18_WIDTH bound to: 15 - type: integer 
	Parameter din19_WIDTH bound to: 15 - type: integer 
	Parameter din20_WIDTH bound to: 15 - type: integer 
	Parameter din21_WIDTH bound to: 15 - type: integer 
	Parameter din22_WIDTH bound to: 15 - type: integer 
	Parameter din23_WIDTH bound to: 15 - type: integer 
	Parameter din24_WIDTH bound to: 15 - type: integer 
	Parameter din25_WIDTH bound to: 15 - type: integer 
	Parameter din26_WIDTH bound to: 15 - type: integer 
	Parameter din27_WIDTH bound to: 15 - type: integer 
	Parameter din28_WIDTH bound to: 15 - type: integer 
	Parameter din29_WIDTH bound to: 15 - type: integer 
	Parameter din30_WIDTH bound to: 15 - type: integer 
	Parameter din31_WIDTH bound to: 15 - type: integer 
	Parameter din32_WIDTH bound to: 15 - type: integer 
	Parameter din33_WIDTH bound to: 15 - type: integer 
	Parameter din34_WIDTH bound to: 15 - type: integer 
	Parameter din35_WIDTH bound to: 15 - type: integer 
	Parameter din36_WIDTH bound to: 15 - type: integer 
	Parameter din37_WIDTH bound to: 15 - type: integer 
	Parameter din38_WIDTH bound to: 15 - type: integer 
	Parameter din39_WIDTH bound to: 15 - type: integer 
	Parameter din40_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_0_StreamingFCLayer_bkb' (1#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_bkb.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:6916]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_0_Matrix_Vector_Activa' (2#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:10]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (3#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (4#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (5#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 960 - type: integer 
	Parameter W bound to: 961 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 961 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (5#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 961 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (5#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (5#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter W bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (5#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (5#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (5#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0' (6#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/4053/hdl/verilog/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0' (7#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2237.352 ; gain = 91.945 ; free physical = 1273 ; free virtual = 5205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2252.195 ; gain = 106.789 ; free physical = 1235 ; free virtual = 5204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2252.195 ; gain = 106.789 ; free physical = 1235 ; free virtual = 5204
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2252.195 ; gain = 0.000 ; free physical = 1199 ; free virtual = 5185
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/constraints/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/constraints/StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.039 ; gain = 0.000 ; free physical = 1055 ; free virtual = 5077
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2418.977 ; gain = 6.938 ; free physical = 1052 ; free virtual = 5076
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.977 ; gain = 273.570 ; free physical = 1057 ; free virtual = 5132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.977 ; gain = 273.570 ; free physical = 1057 ; free virtual = 5133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.977 ; gain = 273.570 ; free physical = 1057 ; free virtual = 5132
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2418.977 ; gain = 273.570 ; free physical = 817 ; free virtual = 5023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 64    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 32    
	   2 Input    5 Bit       Adders := 96    
	   2 Input    4 Bit       Adders := 224   
	   2 Input    3 Bit       Adders := 480   
	   3 Input    2 Bit       Adders := 27    
+---XORs : 
	   2 Input      1 Bit         XORs := 80    
+---Registers : 
	              961 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               15 Bit    Registers := 41    
	               11 Bit    Registers := 64    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 483   
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input  961 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 40    
	   2 Input   11 Bit        Muxes := 67    
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 14    
	   2 Input    5 Bit        Muxes := 19    
	   2 Input    4 Bit        Muxes := 13    
	   6 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 483   
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 2488.961 ; gain = 343.555 ; free physical = 1088 ; free virtual = 5444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 2488.961 ; gain = 343.555 ; free physical = 958 ; free virtual = 5310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 2488.961 ; gain = 343.555 ; free physical = 678 ; free virtual = 4723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 2575.961 ; gain = 430.555 ; free physical = 788 ; free virtual = 4834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 2575.961 ; gain = 430.555 ; free physical = 776 ; free virtual = 4819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 2575.961 ; gain = 430.555 ; free physical = 776 ; free virtual = 4819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 2575.961 ; gain = 430.555 ; free physical = 766 ; free virtual = 4809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:38 . Memory (MB): peak = 2575.961 ; gain = 430.555 ; free physical = 765 ; free virtual = 4809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 2575.961 ; gain = 430.555 ; free physical = 755 ; free virtual = 4799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 2575.961 ; gain = 430.555 ; free physical = 755 ; free virtual = 4798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   376|
|2     |LUT1   |    78|
|3     |LUT2   |   438|
|4     |LUT3   |   786|
|5     |LUT4   |  1664|
|6     |LUT5   |   708|
|7     |LUT6   |  1372|
|8     |MUXF7  |    75|
|9     |FDRE   |  4794|
|10    |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 2575.961 ; gain = 430.555 ; free physical = 755 ; free virtual = 4798
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 2575.961 ; gain = 263.773 ; free physical = 806 ; free virtual = 4849
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:39 . Memory (MB): peak = 2575.969 ; gain = 430.555 ; free physical = 806 ; free virtual = 4849
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2575.969 ; gain = 0.000 ; free physical = 866 ; free virtual = 4910
INFO: [Netlist 29-17] Analyzing 451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.977 ; gain = 0.000 ; free physical = 791 ; free virtual = 4835
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 2607.977 ; gain = 462.594 ; free physical = 967 ; free virtual = 5011
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0, cache-ID = 332b736d8e507826
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_synth_1/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_utilization_synth.rpt -pb StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 27 06:02:27 2021...
