// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/01/2020 18:21:24"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module coder_stack_top (
	clk,
	reset,
	tb_in,
	wreq_data,
	tb_size_in,
	wreq_size,
	xk_out,
	zk_out,
	zk_prime_out);
input 	clk;
input 	reset;
input 	tb_in;
input 	wreq_data;
input 	tb_size_in;
input 	wreq_size;
output 	xk_out;
output 	zk_out;
output 	zk_prime_out;

// Design Ports Information
// xk_out	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_out	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zk_prime_out	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wreq_data	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_in	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wreq_size	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tb_size_in	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \wreq_size~input_o ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \reset~input_o ;
wire \reset~inputCLKENA0_outclk ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \my_cb_seg|cb_size_computation|stop~combout ;
wire \my_cb_seg|cb_size_computation|prev_stop~q ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ;
wire \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ;
wire \tb_size_in~input_o ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \~GND~combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~2_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~1_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~14 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~14 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~14 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~14 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~10 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~10 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~10 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~10 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~6 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~6 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~6 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~6 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~2 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~61_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~2 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~61_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~2 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~61_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~2 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~61_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~62 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~57_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~62 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~57_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~62 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~57_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~62 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~57_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~58 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~53_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~58 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~53_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~58 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~53_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~58 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~53_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~54 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~49_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~54 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~49_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~54 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~49_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~54 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~49_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~50 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~45_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~50 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~45_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~50 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~45_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~50 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~45_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~46 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~41_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~46 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~41_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~46 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~41_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~46 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~41_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~42 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~42 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~42 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~42 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~38 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~38 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~38 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~38 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~34 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~34 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~34 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~34 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~2_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~30 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~30 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~30 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~30 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~26 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~26 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~26 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~26 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~1_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~22 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~22 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~22 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~22 ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~3_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~6_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0_combout ;
wire \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0_combout ;
wire \my_cb_seg|datapath_control_unit|cm_in[1]~0_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_cb_seg|datapath_control_unit|cp_in[1]~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector12~0_combout ;
wire \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector12~1_combout ;
wire \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]~DUPLICATE_q ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita15~sumout ;
wire \my_cb_seg|datapath_control_unit|Equal16~0_combout ;
wire \my_cb_seg|datapath_control_unit|always2~0_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ;
wire \my_cb_seg|datapath_control_unit|block_size~0_combout ;
wire \my_cb_seg|datapath_control_unit|always2~1_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ;
wire \my_cb_seg|datapath_control_unit|Equal16~2_combout ;
wire \my_cb_seg|datapath_control_unit|Equal16~3_combout ;
wire \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector7~0_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~3_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~0_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~15_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~14_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~13_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~12_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~11_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~10_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[10]~9_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[11]~8_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[12]~7_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[13]~6_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[14]~5_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita15~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[15]~4_combout ;
wire \my_cb_seg|datapath_control_unit|Equal13~1_combout ;
wire \my_cb_seg|datapath_control_unit|Equal13~2_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ;
wire \my_cb_seg|datapath_control_unit|Selector2~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.FILLING~q ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~2_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~1_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ;
wire \my_cb_seg|datapath_control_unit|Equal13~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector3~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector3~1_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ;
wire \my_cb_seg|datapath_control_unit|Selector4~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_cb_seg|datapath_control_unit|Equal16~1_combout ;
wire \my_cb_seg|datapath_control_unit|Selector5~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector5~1_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ;
wire \my_cb_seg|datapath_control_unit|Add0~13_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~14 ;
wire \my_cb_seg|datapath_control_unit|Add0~9_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~10 ;
wire \my_cb_seg|datapath_control_unit|Add0~5_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~6 ;
wire \my_cb_seg|datapath_control_unit|Add0~1_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~2 ;
wire \my_cb_seg|datapath_control_unit|Add0~29_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~30 ;
wire \my_cb_seg|datapath_control_unit|Add0~25_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~26 ;
wire \my_cb_seg|datapath_control_unit|Add0~21_sumout ;
wire \my_cb_seg|datapath_control_unit|Add0~22 ;
wire \my_cb_seg|datapath_control_unit|Add0~17_sumout ;
wire \my_cb_seg|datapath_control_unit|Equal1~0_combout ;
wire \my_cb_seg|datapath_control_unit|Equal1~1_combout ;
wire \my_cb_seg|datapath_control_unit|Selector6~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ;
wire \my_cb_seg|datapath_control_unit|Selector1~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ;
wire \my_cb_seg|datapath_control_unit|Selector9~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector9~1_combout ;
wire \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0_combout ;
wire \my_cb_seg|datapath_control_unit|always1~0_combout ;
wire \my_cb_seg|datapath_control_unit|Selector0~0_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.IDLE~q ;
wire \my_cb_seg|datapath_control_unit|WideOr8~combout ;
wire \my_enc|my_fsm|close_switch~combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE_q ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \my_cb_seg|datapath_control_unit|block_size~1_combout ;
wire \my_cb_seg|datapath_control_unit|block_size~2_combout ;
wire \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~DUPLICATE_q ;
wire \my_cb_seg|datapath_control_unit|init_crc~0_combout ;
wire \my_cb_seg|datapath_control_unit|WideOr5~combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q ;
wire \wreq_data~input_o ;
wire \my_cb_seg|datapath_control_unit|Selector14~0_combout ;
wire \my_cb_seg|datapath_control_unit|always2~2_combout ;
wire \my_cb_seg|datapath_control_unit|Selector14~1_combout ;
wire \tb_in~input_o ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]~DUPLICATE_q ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q ;
wire \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5]~DUPLICATE_q ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15]~DUPLICATE_q ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17]~DUPLICATE_q ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16]~DUPLICATE_q ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21]~DUPLICATE_q ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2_combout ;
wire \my_cb_seg|crc_mod|state_next[0]~0_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0_combout ;
wire \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ;
wire \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \my_enc|reset_or_cbs_ready~combout ;
wire \my_enc|my_fsm|state_curr.OPERATE~q ;
wire \my_enc|my_fsm|enc_en~combout ;
wire \my_enc|mytail|tail_bit_regs~0_combout ;
wire \my_enc|en2|d0~combout ;
wire \my_enc|mytail|tail_bit_regs~4_combout ;
wire \my_enc|en2|zk~0_combout ;
wire \my_enc|zk_p_reg~q ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0_combout ;
wire \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q ;
wire \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~1_combout ;
wire \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ;
wire \my_enc|en1|dffs[1]~feeder_combout ;
wire \my_enc|en1|dffs[1]~DUPLICATE_q ;
wire \my_enc|en1|dffs[2]~feeder_combout ;
wire \my_enc|en1|t1~combout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_enc|my_fsm|state_next.LAST_TAIL~0_combout ;
wire \my_enc|my_fsm|state_curr.LAST_TAIL~q ;
wire \my_enc|my_fsm|Selector0~0_combout ;
wire \my_enc|my_fsm|state_curr.INIT~q ;
wire \my_enc|my_fsm|state_next.RECORD~0_combout ;
wire \my_enc|my_fsm|state_curr.RECORD~q ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_enc|del|we_counter|switch~0_combout ;
wire \my_enc|block_size~0_combout ;
wire \my_enc|block_size~q ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ;
wire \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ;
wire \my_enc|del|we_counter|switch~1_combout ;
wire \my_enc|del|we_counter|switch~2_combout ;
wire \my_enc|del|my_fifo_fsm|state_next~0_combout ;
wire \my_enc|del|my_fifo_fsm|state_curr~q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_int|FSM|Selector7~0_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \my_int|FSM|next_state.0101~q ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_int|counter_wrapper1_inst|WideOr0~0_combout ;
wire \my_int|FSM|Selector10~0_combout ;
wire \my_int|FSM|next_state.1000~q ;
wire \my_int|FSM|next_state.1100~q ;
wire \my_int|FSM|Selector3~0_combout ;
wire \my_int|FSM|next_state.0000~q ;
wire \my_int|FSM|WideOr2~combout ;
wire \my_int|FSM|ctr1_en~q ;
wire \my_int|counter_wrapper1_inst|enable~combout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_int|FSM|WideOr5~combout ;
wire \my_int|FSM|ctr1_blk~q ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_int|counter_wrapper1_inst|WideOr0~1_combout ;
wire \my_int|FSM|Selector4~0_combout ;
wire \my_int|FSM|Selector4~1_combout ;
wire \my_int|FSM|next_state.0001~q ;
wire \my_int|FSM|WideOr4~0_combout ;
wire \my_int|FSM|WideOr6~0_combout ;
wire \my_int|FSM|Selector0~0_combout ;
wire \my_int|FSM|ctr1_re~q ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ;
wire \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ;
wire \my_int|counter_wrapper1_inst|WideOr0~2_combout ;
wire \my_int|counter_wrapper1_inst|WideOr0~combout ;
wire \my_int|FSM|Selector1~0_combout ;
wire \my_int|FSM|ctr2_re~q ;
wire \my_int|counter_wrapper2_inst|WideOr0~0_combout ;
wire \my_int|FSM|WideOr3~combout ;
wire \my_int|FSM|ctr2_en~q ;
wire \my_int|FSM|WideOr6~combout ;
wire \my_int|FSM|ctr2_blk~q ;
wire \my_int|counter_wrapper2_inst|WideOr0~1_combout ;
wire \my_int|counter_wrapper2_inst|enable~combout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ;
wire \my_int|counter_wrapper2_inst|WideOr0~2_combout ;
wire \my_int|counter_wrapper2_inst|WideOr0~combout ;
wire \my_int|FSM|Selector9~0_combout ;
wire \my_int|FSM|next_state.0111~q ;
wire \my_int|FSM|Selector13~0_combout ;
wire \my_int|FSM|next_state.1011~q ;
wire \my_int|FSM|WideOr2~0_combout ;
wire \my_int|FSM|done_r~q ;
wire \rreq_itl_fifo~0_combout ;
wire \rreq_itl_fifo~q ;
wire \my_int|FSM|Selector6~0_combout ;
wire \my_int|FSM|next_state.0100~q ;
wire \my_int|FSM|always0~0_combout ;
wire \my_int|FSM|next_state~20_combout ;
wire \my_int|FSM|next_state.0011~q ;
wire \my_int|FSM|Selector5~0_combout ;
wire \my_int|FSM|Selector5~1_combout ;
wire \my_int|FSM|next_state.0010~q ;
wire \my_int|FSM|Selector8~0_combout ;
wire \my_int|FSM|next_state.0110~q ;
wire \my_int|FSM|WideOr0~combout ;
wire \my_int|FSM|p1mode~q ;
wire \my_int|FSM|WideOr0~0_combout ;
wire \my_int|FSM|ram2_we~q ;
wire \my_int|data_delay1~q ;
wire \my_int|data_delay2~q ;
wire \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ;
wire \my_int|pi2_value[0]~0_combout ;
wire \my_int|pi2_value[1]~1_combout ;
wire \my_int|pi2_value[2]~2_combout ;
wire \my_int|pi2_value[3]~3_combout ;
wire \my_int|pi2_value[4]~4_combout ;
wire \my_int|pi2_value[5]~5_combout ;
wire \my_int|pi2_value[6]~6_combout ;
wire \my_int|pi2_value[7]~7_combout ;
wire \my_int|pi2_value[8]~8_combout ;
wire \my_int|pi2_value[9]~9_combout ;
wire \my_int|pi2_value[10]~10_combout ;
wire \my_int|pi2_value[11]~11_combout ;
wire \my_int|pi2_value[12]~12_combout ;
wire \my_int|FSM|WideOr4~combout ;
wire \my_int|FSM|ram1_we~q ;
wire \my_int|pi1_value[0]~0_combout ;
wire \my_int|pi1_value[1]~1_combout ;
wire \my_int|pi1_value[2]~2_combout ;
wire \my_int|pi1_value[3]~3_combout ;
wire \my_int|pi1_value[4]~4_combout ;
wire \my_int|pi1_value[5]~5_combout ;
wire \my_int|pi1_value[6]~6_combout ;
wire \my_int|pi1_value[7]~7_combout ;
wire \my_int|pi1_value[8]~8_combout ;
wire \my_int|pi1_value[9]~9_combout ;
wire \my_int|pi1_value[10]~10_combout ;
wire \my_int|pi1_value[11]~11_combout ;
wire \my_int|pi1_value[12]~12_combout ;
wire \my_int|data_out~0_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]~feeder_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11]~DUPLICATE_q ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~COUT ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11~sumout ;
wire \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ;
wire \my_enc|en1|xk~0_combout ;
wire \my_enc|en1|d0~combout ;
wire \my_enc|mytail|tail_bit_regs~1_combout ;
wire \rreq_enc_fifo~0_combout ;
wire \rreq_enc_fifo~1_combout ;
wire \rreq_enc_fifo~q ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ;
wire \my_enc|my_fsm|counter_en~combout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ;
wire \my_enc|counter|switch~0_combout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ;
wire \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ;
wire \my_enc|counter|switch~1_combout ;
wire \my_enc|counter|switch~2_combout ;
wire \my_enc|my_fsm|Selector1~0_combout ;
wire \my_enc|my_fsm|state_curr.WAIT_INT~q ;
wire \my_enc|my_fsm|Selector2~0_combout ;
wire \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ;
wire \my_enc|my_fsm|state_next.LAST_OPERATE~0_combout ;
wire \my_enc|my_fsm|state_curr.LAST_OPERATE~q ;
wire \my_enc|my_fsm|state_curr.TAIL~DUPLICATE_q ;
wire \my_enc|my_fsm|Selector3~0_combout ;
wire \my_enc|my_fsm|state_curr.WAIT_TAIL~q ;
wire \my_enc|my_fsm|state_curr.TAIL~q ;
wire \my_enc|my_fsm|tail_mode~combout ;
wire \my_enc|xk_reg~q ;
wire \my_enc|mytail|tail_bit_mux|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \my_enc|mytail|tail_bit_regs~3_combout ;
wire \my_enc|mytail|tail_bit_regs~2_combout ;
wire \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \my_enc|en1|zk~0_combout ;
wire \my_enc|zk_reg~q ;
wire \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ;
wire [12:0] \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [2:0] \my_enc|en2|dffs ;
wire [12:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a ;
wire [2:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [0:0] \my_int|RAM2_inst|altsyncram_component|auto_generated|q_b ;
wire [3:0] \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [0:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [0:0] \my_int|RAM1_inst|altsyncram_component|auto_generated|q_b ;
wire [12:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a ;
wire [1:0] \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs ;
wire [12:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [11:0] \my_enc|mytail|tail_bit_regs ;
wire [12:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a ;
wire [0:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [15:0] \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [15:0] \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [7:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [12:0] \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [15:0] \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [4:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [19:0] \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [1:0] \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [7:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [2:0] \my_enc|en1|dffs ;
wire [7:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [12:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [6:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [12:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [11:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs ;
wire [1:0] \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs ;
wire [12:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [12:0] \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [12:0] \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [6:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [0:0] \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs ;
wire [23:0] \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [7:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [7:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [11:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [11:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [10:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [4:0] \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;

wire [39:0] \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [39:0] \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];

assign \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|RAM1_inst|altsyncram_component|auto_generated|q_b [0] = \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|RAM2_inst|altsyncram_component|auto_generated|q_b [0] = \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [0] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [0] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [1] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [1] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [2] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [2] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [3] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [4] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [5] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [6] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [7] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [8] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [9] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [10] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [11] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [12] = \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [0] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [0] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [1] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [1] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [2] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [2] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [3] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [4] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [5] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [6] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [7] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [8] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [9] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [10] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [11] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [12] = \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];

assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [1];
assign \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [2];

assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18];
assign \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] = \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19];

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \xk_out~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xk_out),
	.obar());
// synopsys translate_off
defparam \xk_out~output .bus_hold = "false";
defparam \xk_out~output .open_drain_output = "false";
defparam \xk_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \zk_out~output (
	.i(\my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_out),
	.obar());
// synopsys translate_off
defparam \zk_out~output .bus_hold = "false";
defparam \zk_out~output .open_drain_output = "false";
defparam \zk_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \zk_prime_out~output (
	.i(\my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zk_prime_out),
	.obar());
// synopsys translate_off
defparam \zk_prime_out~output .bus_hold = "false";
defparam \zk_prime_out~output .open_drain_output = "false";
defparam \zk_prime_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \wreq_size~input (
	.i(wreq_size),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wreq_size~input_o ));
// synopsys translate_off
defparam \wreq_size~input .bus_hold = "false";
defparam \wreq_size~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N44
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset~inputCLKENA0 (
	.inclk(\reset~input_o ),
	.ena(vcc),
	.outclk(\reset~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset~inputCLKENA0 .clock_type = "global clock";
defparam \reset~inputCLKENA0 .disable_mode = "low";
defparam \reset~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N57
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( !\my_cb_seg|cb_size_computation|prev_stop~q  ) ) # ( 
// !\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( \my_cb_seg|cb_size_computation|prev_stop~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N32
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N35
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00000F0F000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N37
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00000F0F000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N41
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\my_cb_seg|cb_size_computation|prev_stop~q  ) + ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00000F0F000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N43
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])))

	.dataa(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h0001000100010001;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~6_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~5_combout  & ( (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  
// & ((!\my_cb_seg|cb_size_computation|prev_stop~q  & ((\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ))) # (\my_cb_seg|cb_size_computation|prev_stop~q  & 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])))) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & (((\my_cb_seg|cb_size_computation|prev_stop~q  & 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q )))) ) ) # ( !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~5_combout  & ( 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  $ (\my_cb_seg|cb_size_computation|prev_stop~q ))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 64'h00A500A502A702A7;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N55
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( !\wreq_size~input_o  $ 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ) ) ) # ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \wreq_size~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wreq_size~input_o ),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h0F0F0F0FF00FF00F;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N2
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wreq_size~input_o ),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N5
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\wreq_size~input_o ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N8
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(!\wreq_size~input_o ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00003333000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N10
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// !\wreq_size~input_o  ) + ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wreq_size~input_o ),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00000F0F000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N14
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0080008000000000;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\wreq_size~input_o  & 
// (((\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # (\my_cb_seg|cb_size_computation|stop~combout )))) # (\wreq_size~input_o  & ((!\my_cb_seg|cb_size_computation|stop~combout  & 
// (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # (\my_cb_seg|cb_size_computation|stop~combout  & ((\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q 
// ))))) ) ) # ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  & ( (!\wreq_size~input_o  & (((!\my_cb_seg|cb_size_computation|stop~combout  & 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (\wreq_size~input_o  & ((!\my_cb_seg|cb_size_computation|stop~combout  & 
// (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # (\my_cb_seg|cb_size_computation|stop~combout  & ((\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q 
// ))))) ) )

	.dataa(!\wreq_size~input_o ),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(!\my_cb_seg|cb_size_computation|stop~combout ),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h40E540E54AEF4AEF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N44
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N45
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (!\wreq_size~input_o  & 
// ((!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))) # (\wreq_size~input_o  & 
// (((\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q )) # (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\wreq_size~input_o ) ) )

	.dataa(!\wreq_size~input_o ),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h77777777B177B177;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N47
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\my_cb_seg|cb_size_computation|stop~combout  & 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) ) # ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// ((\my_cb_seg|cb_size_computation|stop~combout  & !\wreq_size~input_o )) # (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|stop~combout ),
	.datac(!\wreq_size~input_o ),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h30FF30FF00CC00CC;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N50
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|stop (
// Equation(s):
// \my_cb_seg|cb_size_computation|stop~combout  = ( !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|stop~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|stop .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|stop .lut_mask = 64'h0F0F0F0F00000000;
defparam \my_cb_seg|cb_size_computation|stop .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N26
dffeas \my_cb_seg|cb_size_computation|prev_stop (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|stop~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|prev_stop .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|prev_stop .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N22
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N51
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h4000400000000000;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// (!\my_cb_seg|cb_size_computation|prev_stop~q  & ((!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ((\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # 
// (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~1_combout )))) # (\my_cb_seg|cb_size_computation|prev_stop~q  & 
// (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ((\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\my_cb_seg|cb_size_computation|prev_stop~q  & ((!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// ((\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~1_combout )))) # (\my_cb_seg|cb_size_computation|prev_stop~q  & ((!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ) # 
// ((\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h46DF46DF029B029B;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N19
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\my_cb_seg|cb_size_computation|prev_stop~q  & 
// (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # (\my_cb_seg|cb_size_computation|prev_stop~q  & 
// ((!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ) # (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\my_cb_seg|cb_size_computation|prev_stop~q  $ (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q )) # 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h66FF66FF44DD44DD;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( 
// (!\my_cb_seg|cb_size_computation|prev_stop~q  & \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|prev_stop~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h00FF00FF00F000F0;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N49
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N33
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0_combout  = ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|next_state.READ_REQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \my_cb_seg|datapath_control_unit|next_state.READ_REQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N35
dffeas \my_cb_seg|datapath_control_unit|state_reg.READ_REQ (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|next_state.READ_REQ~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_REQ .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_REQ .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N32
dffeas \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \tb_size_in~input (
	.i(tb_size_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_size_in~input_o ));
// synopsys translate_off
defparam \tb_size_in~input .bus_hold = "false";
defparam \tb_size_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N31
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_size~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N34
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_size~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N38
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_size~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N40
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_size~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N43
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_size~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N57
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y1_N58
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|stop~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y1_N53
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N51
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]))) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h00FF00FFA0AFA0AF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + 
// ( !VCC ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + 
// ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ))

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h4040404040404040;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N1
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y1_N32
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]))) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1] ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N4
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y1_N35
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2] ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00FF00FF44774477;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N7
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y1_N38
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N10
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y1_N41
dffeas \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( 
// (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3])) # 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q  & ((\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]))) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4] ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y1_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y2_N0
cyclonev_ram_block \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\wreq_size~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\wreq_size~input_o ),
	.ena1(\my_cb_seg|cb_size_computation|stop~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\tb_size_in~input_o }),
	.portaaddr({\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cb_seg:my_cb_seg|CRC_size:cb_size_computation|fifo16:fifo16_inst|scfifo:scfifo_component|scfifo_rj91:auto_generated|a_dpfifo_2q91:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 5;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 31;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 5;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 31;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~14  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  = ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] & ( 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2 .lut_mask = 64'hFF00FF0000000000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & ( 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3 .lut_mask = 64'h0000000033333333;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & 
// (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]))) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0 .lut_mask = 64'h0000000000000001;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~2_combout  = ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~2 .lut_mask = 64'hA000A00000000000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  = ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~2_combout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  & ((!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]) # (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ))) ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~2_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  & 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # ((!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0_combout )))) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan1~0_combout ),
	.datae(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5 .lut_mask = 64'h5450000054540000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout  = ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & ( 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & 
// (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]))) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4 .lut_mask = 64'h8000000000000000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout  = ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & 
// (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] & !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1 .lut_mask = 64'h8000800000000000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  & 
// (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout )))) ) ) # ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  & (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout )) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0 .lut_mask = 64'h5000500050105010;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  = ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( 
// (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] & 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0 .lut_mask = 64'hC000C00000000000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout  = ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] & ( 
// !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0 .lut_mask = 64'hFF00FF0000000000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  & ((!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]) # 
// ((!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout )))) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout  & 
// ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout  & ( (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1 .lut_mask = 64'h000000000C0C0E0F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]))) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & !\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1 .lut_mask = 64'h5050505055505550;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~14  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~14  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N51
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) # (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  = ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0 .lut_mask = 64'h0505050500000000;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~14  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0_combout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0_combout )) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0_combout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~13_sumout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux15~0_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~1 .lut_mask = 64'h000F555FCCCFDDDF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC 
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N1
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N4
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N7
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N10
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y2_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N13
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N11
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N1
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  ) ) ) # ( 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h5555FFFF0000AAAA;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N47
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + 
// ( !VCC ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + 
// ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  
// ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N31
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N45
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N20
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N34
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N38
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N44
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// ((\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]))) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]))

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N23
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + 
// ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N41
dffeas \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~14  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~10  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~14  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~10  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~14  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~10  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N3
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~14  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~10  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) # 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout )) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout )) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0 .lut_mask = 64'h01010101EFEFEFEF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0_combout  & ( 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0_combout  & ( (((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0_combout  & ( 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~9_sumout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~9_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~1 .lut_mask = 64'h11FF11111FFF1F1F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~10  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~6  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~10  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~6  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~10  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~6  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~10  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~6  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N51
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) # 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout )) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout )) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0 .lut_mask = 64'h01010101EFEFEFEF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0_combout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0_combout  & ( 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout )) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~5_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~5_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~1 .lut_mask = 64'h000FCCCF555FDDDF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~6  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~2  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~6  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~2  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~6  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~2  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~6  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~2  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) # 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout )) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0 .lut_mask = 64'h00030003FCFFFCFF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0_combout  & ( 
// (((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout )) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0_combout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0_combout  & ( ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~1_sumout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~1_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~1 .lut_mask = 64'h00CC55DD0FCF5FDF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~61 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~61_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~2  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~62  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~61_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~61 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~61 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~61 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~61_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~2  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~62  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~61_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~61 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~61 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~61 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~61_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~2  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~62  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~61_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~61 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~61 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~61 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~61_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~2  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~62  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~61_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~61 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~61 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N51
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~61_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~61_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~61_sumout  ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~61_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add3~61_sumout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~61_sumout ),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0 .lut_mask = 64'h00000505FFFFAFAF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~61_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout  & ( 
// (((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~61_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~61_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~61_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~61_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout  & ( ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~61_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~61_sumout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~61_sumout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~61_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~61_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~1 .lut_mask = 64'h00CC0FCF55DD5FDF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~57 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~57_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~62  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~58  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~57_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~57 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~57 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~57 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~57_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~62  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~58  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~57_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~57 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~57 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~57 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~57_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~62  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~58  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~57_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~57 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~57 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~57_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) # 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~57_sumout )) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~57_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add3~57_sumout )) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0 .lut_mask = 64'h01010101EFEFEFEF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N15
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~57 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~57_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~62  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~58  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~57_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~57 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~57 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~57_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # (((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~57_sumout )) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout )) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~57_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~57_sumout )) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~57_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~57_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~57_sumout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~57_sumout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~57_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux10~0_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~1 .lut_mask = 64'h00330F3FAABBAFBF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~53 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~53_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~58  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~54  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~53_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~53 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~53 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~53 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~53_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~58  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~54  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~58  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~53_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~53 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~53 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~53 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~53_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~58  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~54  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~53_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~53 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~53 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~53_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) # 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~53_sumout )) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~53_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add3~53_sumout )) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0 .lut_mask = 64'h01010101EFEFEFEF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~53 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~53_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~58  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~54  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~53_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~53 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~53 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~53_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~53_sumout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & (((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~53_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout 
// ))) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~53_sumout  ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~53_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~53_sumout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout 
// ))) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & (((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~53_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout ))) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~53_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~53_sumout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & (((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~53_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout 
// ))) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~53_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux9~0_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~1 .lut_mask = 64'h03570357FFFF0357;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~49 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~49_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~54  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~50  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~49_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~49 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~49 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~49 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~49_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~54  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~50  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~49_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~49 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~49 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~49_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~49_sumout )) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~49_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add3~49_sumout )) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0 .lut_mask = 64'h01010101EFEFEFEF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~49 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~49_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~54  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~50  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~49_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~49 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~49 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N21
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~49 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~49_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~54  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~50  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~49_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~49 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~49 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~49_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & ( 
// (((\my_cb_seg|cb_size_computation|cal_size_inst|Add0~49_sumout  & !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~49_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & ( 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Add0~49_sumout  & !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0_combout ) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~49_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Add0~49_sumout  & 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~49_sumout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|Add0~49_sumout  & !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux8~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~49_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~49_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~1 .lut_mask = 64'h33003F0F77557F5F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~45 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~45_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~50  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~46  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~45_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~45 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~45 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~45 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~45_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~50  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~46  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~50  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~45_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~45 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~45 .lut_mask = 64'h000000000000CCCC;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~45 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~45_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~50  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~46  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~45_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~45 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~45 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~45_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~45_sumout ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add3~45_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~45_sumout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~45 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~45_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~50  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~46  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~45_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~45 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~45 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~45_sumout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~45_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~45_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout )) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~45_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout 
// )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~45_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~45_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~45_sumout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux7~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~1 .lut_mask = 64'h05053737FF05FF37;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~41 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~41_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~46  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~42  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~41_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~41 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~41 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~41 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~41_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~46  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~42  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~41_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~41 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~41 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~41 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~41_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~46  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~42  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~41_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~41 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~41 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~41 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~41_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~46  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~42  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~41_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~41 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~41 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~41_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~41_sumout ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add3~41_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~41_sumout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N24
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~41_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~41_sumout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~41_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout  & ( 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~41_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~41_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # 
// ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~41_sumout )) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~41_sumout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add2~41_sumout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~41_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~41_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1 .lut_mask = 64'h000FCCCF555FDDDF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~42  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~38  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~42  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~38  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout  ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~37_sumout ),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0 .lut_mask = 64'h00000505FFFFAFAF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~42  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~38  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N30
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~42  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~38  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout )) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout 
// )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux5~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~37_sumout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1 .lut_mask = 64'h11111F1FFF11FF1F;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~38  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~34  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~38  ))

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33 .lut_mask = 64'h000000000000AAAA;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~38  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~34  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~38  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~34  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ))) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~38  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~34  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout  & ( 
// (((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout  & ( ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~33_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~0_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1 .lut_mask = 64'h00CC55DD0FCF5FDF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~34  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~30  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29 .lut_mask = 64'h000000000000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~34  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~30  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~34  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~30  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout  ) ) # ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) ) ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) # (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~29_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1 .lut_mask = 64'h0000FCFC0303FFFF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~34  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~30  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~2_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout 
// )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~29_sumout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~1_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~2 .lut_mask = 64'h000F555FCCCFDDDF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~30  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~26  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] ) + ( VCC ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25 .lut_mask = 64'h000000000000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~30  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~26  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~30  ))

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~30  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~26  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~30  ))

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~30  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~26  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout  = (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & (((\my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout )))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & ((\my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout ))))

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~25_sumout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout  & ( 
// (((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout )) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout  & ( ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout  & ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~25_sumout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~25_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~1 .lut_mask = 64'h00CC55DD0FCF5FDF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~26  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~22  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~26  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~22  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~26  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~22  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout  ) ) # ( 
// !\my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) ) ) ) # ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~21_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0 .lut_mask = 64'h00000303FCFCFFFF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N42
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~26  ))
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~22  = CARRY(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~26  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout ),
	.cout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~1 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~1_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout  & ( 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ))) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0_combout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout 
// )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~21_sumout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux1~0_combout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~1 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~1 .lut_mask = 64'h000F555FCCCFDDDF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N45
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add3~22  ))

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y2_N45
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~22  ))

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N51
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout  & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) # 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout )) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & (\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout )) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2 .lut_mask = 64'h01010101EFEFEFEF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y2_N45
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~22  ))

	.dataa(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y2_N45
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout  = SUM(( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] ) + ( GND ) + ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y2_N54
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~3 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~3_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # (((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout )) # 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout )) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout  & ( \my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) # ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout )) ) ) ) # ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout  & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout 
// )) # (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ) ) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2_combout  & \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ) ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~2_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~1_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~0_combout ),
	.datae(!\my_cb_seg|cb_size_computation|cal_size_inst|Add2~17_sumout ),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~3 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~3 .lut_mask = 64'h050505FFCDCDCDFF;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~6 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~6_combout  = ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout  & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  & 
// ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ))) ) ) # ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout  & ( 
// (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout  & !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~4_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~2_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~3_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~6 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~6 .lut_mask = 64'h0F000F000F030F03;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N9
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~6_combout ) ) ) # ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( ((\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~6_combout )) # (\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datad(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~6_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0 .lut_mask = 64'h3F333F330F000F00;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & ( 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ) # ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout ) # ((!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout  & 
// \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]))) ) ) ) # ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] & ( 
// \my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout  & ( !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout  ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~0_combout ),
	.datad(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.dataf(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0 .lut_mask = 64'h00000000F0F0FAFE;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0 (
// Equation(s):
// \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0_combout  = ( \my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & 
// !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ) ) ) # ( !\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout  & 
// (!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout  & !\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout )) ) )

	.dataa(!\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan3~1_combout ),
	.datac(!\my_cb_seg|cb_size_computation|cal_size_inst|LessThan2~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0 .extended_lut = "off";
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0 .lut_mask = 64'h80808080A0A0A0A0;
defparam \my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y2_N0
cyclonev_ram_block \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\my_cb_seg|cb_size_computation|prev_stop~q ),
	.ena1(\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_cb_seg|cb_size_computation|cal_size_inst|Decoder0~0_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Decoder1~0_combout ,\~GND~combout ,
\my_cb_seg|cb_size_computation|cal_size_inst|C_minus[0]~0_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux0~3_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux1~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux2~1_combout ,
\my_cb_seg|cb_size_computation|cal_size_inst|Mux3~2_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux4~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux5~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux6~1_combout ,
\my_cb_seg|cb_size_computation|cal_size_inst|Mux7~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux8~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux9~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux10~1_combout ,
\my_cb_seg|cb_size_computation|cal_size_inst|Mux11~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux12~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux13~1_combout ,\my_cb_seg|cb_size_computation|cal_size_inst|Mux14~1_combout ,
\my_cb_seg|cb_size_computation|cal_size_inst|Mux15~1_combout }),
	.portaaddr({\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cb_seg:my_cb_seg|CRC_size:cb_size_computation|fifo20:fifo20_inst|scfifo:scfifo_component|scfifo_mj91:auto_generated|a_dpfifo_tp91:dpfifo|altsyncram_lgn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 5;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 31;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 20;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 5;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 31;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 20;
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cm_in[1]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cm_in[1]~0_combout  = (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17])

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cm_in[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cm_in[1]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cm_in[1]~0 .lut_mask = 64'h0303030303030303;
defparam \my_cb_seg|datapath_control_unit|cm_in[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N45
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cp_in[1]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cp_in[1]~0_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cp_in[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp_in[1]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cp_in[1]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_cb_seg|datapath_control_unit|cp_in[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N48
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector12~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector12~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( 
// \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & ( (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1] & 
// (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] $ (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1])))) ) ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( 
// !\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datab(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.datac(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datad(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector12~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector12~0 .lut_mask = 64'h0000FFFF2080FFFF;
defparam \my_cb_seg|datapath_control_unit|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N46
dffeas \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cp_in[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[1] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N33
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & ( (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & 
// (\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1] & (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] & !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datab(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.datac(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.datad(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0 .lut_mask = 64'h0000000020002000;
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector12~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector12~1_combout  = ( \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] & ( (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & 
// (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1] & (\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]))) ) ) # ( 
// !\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] & ( (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & (\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1] & 
// (\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datab(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datad(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector12~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector12~1 .lut_mask = 64'h0200020008000800;
defparam \my_cb_seg|datapath_control_unit|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N39
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1_combout  = ( \my_cb_seg|datapath_control_unit|Selector12~1_combout  & ( ((\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] & 
// \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q )) # (\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ) ) ) # ( !\my_cb_seg|datapath_control_unit|Selector12~1_combout  & ( 
// ((!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ((\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]))) # (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]))) # (\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ) ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1 .lut_mask = 64'h1FDF1FDF1F1F1F1F;
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N41
dffeas \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N45
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb_load~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & ( (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1] & 
// ((!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] $ (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1])) # (\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datab(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.datac(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.datad(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb_load~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb_load~0 .lut_mask = 64'h000000007D007D00;
defparam \my_cb_seg|datapath_control_unit|cnt_cb_load~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N3
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000000000005555;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N6
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000000000003333;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N8
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N9
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000000000005555;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N10
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N12
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000000000003333;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N14
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|Selector9~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N18
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N20
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N21
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q  ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q  ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N22
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N24
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N26
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N27
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000000000005555;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000000000003333;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N32
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|Selector9~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N33
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000000000005555;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N35
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|Selector12~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]~DUPLICATE_q  ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]~DUPLICATE_q  ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N38
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|Selector12~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N39
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [13] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [13] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N41
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N42
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [14] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [14] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14 .lut_mask = 64'h0000000000003333;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N44
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N45
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita15 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita15~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [15] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita15~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita15 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita15 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N47
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita15~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[15] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N48
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal16~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal16~0_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [15] & ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [13] & ( (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [14] & 
// (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [14]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datae(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [15]),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal16~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal16~0 .lut_mask = 64'h8000000000000000;
defparam \my_cb_seg|datapath_control_unit|Equal16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N57
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|always2~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|always2~0_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] & ( 
// !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|always2~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|always2~0 .lut_mask = 64'hFF00FF0000000000;
defparam \my_cb_seg|datapath_control_unit|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N13
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|block_size~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|block_size~0_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ( 
// !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|block_size~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|block_size~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|block_size~0 .lut_mask = 64'hFF00FF0000000000;
defparam \my_cb_seg|datapath_control_unit|block_size~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N21
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|always2~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|always2~1_combout  = ( \my_cb_seg|datapath_control_unit|Equal16~1_combout  & ( \my_cb_seg|datapath_control_unit|block_size~0_combout  & ( (\my_cb_seg|datapath_control_unit|Equal16~0_combout  & 
// \my_cb_seg|datapath_control_unit|always2~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|always2~0_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|Equal16~1_combout ),
	.dataf(!\my_cb_seg|datapath_control_unit|block_size~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|always2~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|always2~1 .lut_mask = 64'h0000000000000303;
defparam \my_cb_seg|datapath_control_unit|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N37
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|Selector12~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N34
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|Selector12~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal16~2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal16~2_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [12] & (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q  & 
// !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal16~2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal16~2 .lut_mask = 64'h0200020000000000;
defparam \my_cb_seg|datapath_control_unit|Equal16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal16~3 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal16~3_combout  = ( \my_cb_seg|datapath_control_unit|Equal16~1_combout  & ( (\my_cb_seg|datapath_control_unit|Equal16~0_combout  & \my_cb_seg|datapath_control_unit|Equal16~2_combout ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|Equal16~2_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal16~3 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal16~3 .lut_mask = 64'h0000000000330033;
defparam \my_cb_seg|datapath_control_unit|Equal16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0_combout  = ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N6
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector7~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector7~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] & ( 
// (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] & (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] & 
// (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] & \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ))) ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( 
// !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] & ( (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16] & 
// (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19] & (!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17] & 
// \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ))) ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( !\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18] ) )

	.dataa(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [19]),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [17]),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector7~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector7~0 .lut_mask = 64'hFFFF0040FFFF0080;
defparam \my_cb_seg|datapath_control_unit|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N31
dffeas \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|Selector7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~3 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~3_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~3 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~3 .lut_mask = 64'h000000000000FFFF;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N48
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~0_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~0 .lut_mask = 64'h0000000033333333;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N11
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[3]~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000000000003333;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N51
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~15 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~15_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~15 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~15 .lut_mask = 64'h0000000055555555;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N14
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[4]~15_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N18
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~14 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~14_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~14 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~14 .lut_mask = 64'h0000000033333333;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[5]~14_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N27
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~13 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~13_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~13 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N20
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[6]~13_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000000000005555;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N21
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~12 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~12_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~12 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~12 .lut_mask = 64'h0000000033333333;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N23
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[7]~12_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N51
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~11 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~11_combout  = (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8])

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~11 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~11 .lut_mask = 64'h0033003300330033;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N26
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[8]~11_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N27
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N39
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~10 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~10_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~10 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~10 .lut_mask = 64'h0000000055555555;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N28
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[9]~10_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000000000003333;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N27
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[10]~9 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[10]~9_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[10]~9 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[10]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N32
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[10]~9_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000000000005555;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N57
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[11]~8 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[11]~8_combout  = (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11])

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[11]~8 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[11]~8 .lut_mask = 64'h0033003300330033;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N35
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[11]~8_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N54
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[12]~7 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[12]~7_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[12]~7 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[12]~7 .lut_mask = 64'h0000000033333333;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N38
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[12]~7_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N39
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [13] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [13] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[13]~6 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[13]~6_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[13]~6 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[13]~6 .lut_mask = 64'h0000000055555555;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N41
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[13]~6_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [14] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [14] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14 .lut_mask = 64'h0000000000003333;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[14]~5 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[14]~5_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [14]),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[14]~5 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[14]~5 .lut_mask = 64'h000000000000FFFF;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N44
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[14]~5_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N45
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita15 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita15~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [15] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita15~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita15 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita15 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[15]~4 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[15]~4_combout  = ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15] & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [15]),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[15]~4 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[15]~4 .lut_mask = 64'h000000000000FFFF;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N47
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita15~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[15]~4_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[15] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal13~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal13~1_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [15] & ( 
// !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & ( (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] & 
// (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [13] & (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] & 
// !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [14]))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [13]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [14]),
	.datae(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [15]),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal13~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal13~1 .lut_mask = 64'h8000000000000000;
defparam \my_cb_seg|datapath_control_unit|Equal13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal13~2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal13~2_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [9] & ( (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & 
// (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datae(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal13~2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal13~2 .lut_mask = 64'h8000000000000000;
defparam \my_cb_seg|datapath_control_unit|Equal13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N41
dffeas \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector2~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector2~0_combout  = ( \my_cb_seg|datapath_control_unit|Equal13~2_combout  & ( (!\my_cb_seg|datapath_control_unit|Equal13~1_combout  & (((\my_cb_seg|datapath_control_unit|state_reg.FILLING~q )) # 
// (\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ))) # (\my_cb_seg|datapath_control_unit|Equal13~1_combout  & (!\my_cb_seg|datapath_control_unit|Equal13~0_combout  & ((\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ) # 
// (\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q )))) ) ) # ( !\my_cb_seg|datapath_control_unit|Equal13~2_combout  & ( (\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ) # (\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Equal13~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ),
	.datac(!\my_cb_seg|datapath_control_unit|Equal13~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector2~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector2~0 .lut_mask = 64'h33FF33FF32FA32FA;
defparam \my_cb_seg|datapath_control_unit|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N1
dffeas \my_cb_seg|datapath_control_unit|state_reg.FILLING (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.FILLING .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.FILLING .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) ) # ( 
// !\my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( 
// (!\my_cb_seg|datapath_control_unit|Equal13~1_combout ) # ((!\my_cb_seg|datapath_control_unit|Equal13~2_combout ) # (!\my_cb_seg|datapath_control_unit|Equal13~0_combout )) ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & ( 
// !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( (\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q  & ((!\my_cb_seg|datapath_control_unit|Equal13~1_combout ) # ((!\my_cb_seg|datapath_control_unit|Equal13~2_combout ) # 
// (!\my_cb_seg|datapath_control_unit|Equal13~0_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Equal13~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|Equal13~2_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Equal13~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0 .lut_mask = 64'h00FEFEFEFFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N2
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[0]~3_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( VCC ) + ( 
// \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~2_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N4
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[1]~2_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N51
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~1_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_fl_in[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_cb_seg|datapath_control_unit|cnt_fl_in[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[2]~1_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N10
dffeas \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\my_cb_seg|datapath_control_unit|cnt_fl_in[3]~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal13~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal13~0_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( 
// (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q  & 
// !\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_fill|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal13~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal13~0 .lut_mask = 64'hC000C00000000000;
defparam \my_cb_seg|datapath_control_unit|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N57
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector3~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector3~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & ( \my_cb_seg|datapath_control_unit|Equal13~1_combout  & ( (\my_cb_seg|datapath_control_unit|Equal13~0_combout  & 
// \my_cb_seg|datapath_control_unit|Equal13~2_combout ) ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & ( \my_cb_seg|datapath_control_unit|Equal13~1_combout  & ( (\my_cb_seg|datapath_control_unit|Equal13~0_combout  & 
// (\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q  & \my_cb_seg|datapath_control_unit|Equal13~2_combout )) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Equal13~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ),
	.datac(!\my_cb_seg|datapath_control_unit|Equal13~2_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector3~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector3~0 .lut_mask = 64'h0000000001010505;
defparam \my_cb_seg|datapath_control_unit|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector3~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector3~1_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( \my_cb_seg|datapath_control_unit|Selector3~0_combout  ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( 
// \my_cb_seg|datapath_control_unit|Selector3~0_combout  ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( !\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ( (!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0] 
// & ((!\my_cb_seg|datapath_control_unit|always2~1_combout ) # ((!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])))) # (\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0] & 
// (((!\my_cb_seg|datapath_control_unit|Equal16~3_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|Equal16~3_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector3~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector3~1 .lut_mask = 64'h0000FCACFFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N31
dffeas \my_cb_seg|datapath_control_unit|state_reg.READ_DATA (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_DATA .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.READ_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector4~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector4~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( (!\my_cb_seg|datapath_control_unit|always2~1_combout ) # 
// ((!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) # ((\my_cb_seg|datapath_control_unit|Equal16~3_combout  & \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]))) ) ) ) # ( 
// !\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( (\my_cb_seg|datapath_control_unit|Equal16~3_combout  & \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]) ) ) ) # 
// ( \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( (!\my_cb_seg|datapath_control_unit|always2~1_combout ) # 
// (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|Equal16~3_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector4~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector4~0 .lut_mask = 64'h0000FFAA0303FFAB;
defparam \my_cb_seg|datapath_control_unit|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N7
dffeas \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout  = ( \my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout  ) # ( !\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout  & ( 
// (((\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ) # (\my_cb_seg|datapath_control_unit|state_reg.FILLING~q )) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q )) # (\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N23
dffeas \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_cb_seg|datapath_control_unit|cnt_cb_load~0_combout ),
	.ena(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y3_N54
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal16~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal16~1_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ( (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [1] & (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & 
// !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal16~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal16~1 .lut_mask = 64'h8000800000000000;
defparam \my_cb_seg|datapath_control_unit|Equal16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector5~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector5~0_combout  = ( !\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0] ) ) ) 
// # ( !\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector5~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector5~0 .lut_mask = 64'hFFFF00000F0F0000;
defparam \my_cb_seg|datapath_control_unit|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector5~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector5~1_combout  = ( \my_cb_seg|datapath_control_unit|Equal16~0_combout  & ( \my_cb_seg|datapath_control_unit|block_size~0_combout  & ( (\my_cb_seg|datapath_control_unit|Equal16~1_combout  & 
// (\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (!\my_cb_seg|datapath_control_unit|Selector5~0_combout  & \my_cb_seg|datapath_control_unit|always2~0_combout ))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Equal16~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(!\my_cb_seg|datapath_control_unit|Selector5~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|always2~0_combout ),
	.datae(!\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.dataf(!\my_cb_seg|datapath_control_unit|block_size~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector5~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector5~1 .lut_mask = 64'h0000000000000010;
defparam \my_cb_seg|datapath_control_unit|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N37
dffeas \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N0
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~13 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~13_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|datapath_control_unit|Add0~14  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~13_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~13 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N2
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N3
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~9 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~9_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~14  ))
// \my_cb_seg|datapath_control_unit|Add0~10  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~9_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~9 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N5
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[1] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N6
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~5 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~5_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~10  ))
// \my_cb_seg|datapath_control_unit|Add0~6  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~5_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~5 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N7
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[2] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N9
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~1_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~6  ))
// \my_cb_seg|datapath_control_unit|Add0~2  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~1_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N10
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[3] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N12
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~29 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~29_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~2  ))
// \my_cb_seg|datapath_control_unit|Add0~30  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~29_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~29 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N14
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[4] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~25 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~25_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~30  ))
// \my_cb_seg|datapath_control_unit|Add0~26  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~25_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~25 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N17
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[5] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N18
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~21 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~21_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~26  ))
// \my_cb_seg|datapath_control_unit|Add0~22  = CARRY(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~21_sumout ),
	.cout(\my_cb_seg|datapath_control_unit|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~21 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N20
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[6] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N21
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Add0~17 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Add0~17_sumout  = SUM(( \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [7] ) + ( GND ) + ( \my_cb_seg|datapath_control_unit|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|datapath_control_unit|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|datapath_control_unit|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Add0~17 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|datapath_control_unit|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N23
dffeas \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[7] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N42
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal1~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal1~0_combout  = ( !\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4] & ( (!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5] & 
// (!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6] & !\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [7])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [5]),
	.datac(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [6]),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [7]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal1~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal1~0 .lut_mask = 64'hC000C00000000000;
defparam \my_cb_seg|datapath_control_unit|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Equal1~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Equal1~1_combout  = ( !\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3] & ( (\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0] & 
// (\my_cb_seg|datapath_control_unit|Equal1~0_combout  & (!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1] & \my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2]))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [0]),
	.datab(!\my_cb_seg|datapath_control_unit|Equal1~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [1]),
	.datad(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [2]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|wait_cycles|LPM_SHIFTREG_component|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Equal1~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Equal1~1 .lut_mask = 64'h0010001000000000;
defparam \my_cb_seg|datapath_control_unit|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N39
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector6~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector6~0_combout  = ( \my_cb_seg|datapath_control_unit|Equal1~1_combout  & ( \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q  ) ) # ( !\my_cb_seg|datapath_control_unit|Equal1~1_combout  & ( 
// (\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ) # (\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector6~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector6~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \my_cb_seg|datapath_control_unit|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N41
dffeas \my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector1~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector1~0_combout  = ( \my_cb_seg|datapath_control_unit|always1~0_combout  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) ) # ( !\my_cb_seg|datapath_control_unit|always1~0_combout  & ( 
// \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) ) # ( !\my_cb_seg|datapath_control_unit|always1~0_combout  & ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( (\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q  & 
// \my_cb_seg|datapath_control_unit|Equal1~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.datac(!\my_cb_seg|datapath_control_unit|Equal1~1_combout ),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|always1~0_combout ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector1~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector1~0 .lut_mask = 64'h03030000FFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N31
dffeas \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N3
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector9~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector9~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & ( ((\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs 
// [1])) # (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector9~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector9~0 .lut_mask = 64'h3333333377337733;
defparam \my_cb_seg|datapath_control_unit|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N5
dffeas \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_cb_seg|datapath_control_unit|cm_in[1]~0_combout ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_cb_seg|datapath_control_unit|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N24
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector9~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector9~1_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q  & ( (\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & !\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs 
// [1]) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector9~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector9~1 .lut_mask = 64'h0000000050505050;
defparam \my_cb_seg|datapath_control_unit|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N36
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0_combout  = ( \my_cb_seg|datapath_control_unit|Selector9~1_combout  & ( (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & 
// \my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]) ) ) # ( !\my_cb_seg|datapath_control_unit|Selector9~1_combout  & ( (!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & 
// ((\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]))) # (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datac(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [16]),
	.datad(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0 .lut_mask = 64'h03CF03CF03030303;
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N38
dffeas \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N42
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|always1~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|always1~0_combout  = (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0] & (!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0] & 
// (!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1] & !\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1])))

	.dataa(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [0]),
	.datab(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [0]),
	.datac(!\my_cb_seg|datapath_control_unit|cm|LPM_SHIFTREG_component|dffs [1]),
	.datad(!\my_cb_seg|datapath_control_unit|cp|LPM_SHIFTREG_component|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|always1~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|always1~0 .lut_mask = 64'h8000800080008000;
defparam \my_cb_seg|datapath_control_unit|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N24
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector0~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector0~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q  & ( (!\my_cb_seg|datapath_control_unit|always1~0_combout  & (((\my_cb_seg|datapath_control_unit|state_reg.IDLE~q )) # 
// (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ))) # (\my_cb_seg|datapath_control_unit|always1~0_combout  & (!\my_cb_seg|datapath_control_unit|Equal1~1_combout  & 
// ((\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ) # (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q )))) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q  & ( 
// (\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ) # (\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|always1~0_combout ),
	.datab(!\my_cb_seg|cb_size_computation|fifo20_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(!\my_cb_seg|datapath_control_unit|Equal1~1_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.WAIT_NEXT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector0~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector0~0 .lut_mask = 64'h33FF33FF32FA32FA;
defparam \my_cb_seg|datapath_control_unit|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N25
dffeas \my_cb_seg|datapath_control_unit|state_reg.IDLE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.IDLE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N30
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|WideOr8 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|WideOr8~combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( (!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ) # 
// (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|WideOr8 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|WideOr8 .lut_mask = 64'hCFCFCFCFFFFFFFFF;
defparam \my_cb_seg|datapath_control_unit|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N45
cyclonev_lcell_comb \my_enc|my_fsm|close_switch (
// Equation(s):
// \my_enc|my_fsm|close_switch~combout  = ((\my_enc|my_fsm|state_curr.LAST_OPERATE~q ) # (\my_enc|my_fsm|state_curr.WAIT_TAIL~q )) # (\my_enc|my_fsm|state_curr.TAIL~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~DUPLICATE_q ),
	.datac(!\my_enc|my_fsm|state_curr.WAIT_TAIL~q ),
	.datad(!\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|close_switch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|close_switch .extended_lut = "off";
defparam \my_enc|my_fsm|close_switch .lut_mask = 64'h3FFF3FFF3FFF3FFF;
defparam \my_enc|my_fsm|close_switch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N0
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N1
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N3
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N5
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N6
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N7
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N9
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N10
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N12
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N15
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N16
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N18
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N19
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N21
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N23
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N11
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N30
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N31
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rreq_enc_fifo~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N9
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\rreq_enc_fifo~q  ) ) ) # ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// \rreq_enc_fifo~q  ) ) )

	.dataa(!\rreq_enc_fifo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h5555FFFF0000AAAA;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N47
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N30
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N32
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rreq_enc_fifo~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N12
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE_q  & ( \rreq_enc_fifo~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rreq_enc_fifo~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N31
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N45
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( \rreq_enc_fifo~q  ) ) ) # ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( !\rreq_enc_fifo~q  ) ) )

	.dataa(!\rreq_enc_fifo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N33
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N34
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N50
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( (!\rreq_enc_fifo~q ) # 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]) ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & \rreq_enc_fifo~q ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(!\rreq_enc_fifo~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h0303F3F30303F3F3;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N26
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N36
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N38
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N24
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( \rreq_enc_fifo~q  ) ) ) # ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( !\rreq_enc_fifo~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rreq_enc_fifo~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N2
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N39
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N40
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N0
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]) # (\rreq_enc_fifo~q ) ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (!\rreq_enc_fifo~q  & 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]) ) )

	.dataa(!\rreq_enc_fifo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N42
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N43
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N5
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N3
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = (!\rreq_enc_fifo~q  & ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]))) # (\rreq_enc_fifo~q  & 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))

	.dataa(!\rreq_enc_fifo~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N41
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N45
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N46
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N39
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( \rreq_enc_fifo~q  ) ) ) # ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( !\rreq_enc_fifo~q  ) ) )

	.dataa(!\rreq_enc_fifo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N11
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N48
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N49
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N9
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \rreq_enc_fifo~q  ) ) ) # ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( !\rreq_enc_fifo~q  ) ) )

	.dataa(!\rreq_enc_fifo~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N45
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|block_size~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|block_size~1_combout  = ( \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] & ( (!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [0] & \my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|block_size~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|block_size~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|block_size~1 .lut_mask = 64'h0000000000F000F0;
defparam \my_cb_seg|datapath_control_unit|block_size~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N33
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|block_size~2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|block_size~2_combout  = ( \my_cb_seg|datapath_control_unit|block_size~0_combout  & ( (\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q  & (\my_cb_seg|datapath_control_unit|block_size~1_combout  & 
// (\my_cb_seg|datapath_control_unit|Equal16~1_combout  & \my_cb_seg|datapath_control_unit|Equal16~0_combout ))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.SEND_SIZE~q ),
	.datab(!\my_cb_seg|datapath_control_unit|block_size~1_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Equal16~1_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|block_size~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|block_size~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|block_size~2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|block_size~2 .lut_mask = 64'h0000000000010001;
defparam \my_cb_seg|datapath_control_unit|block_size~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N38
dffeas \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|datapath_control_unit|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|init_crc~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|init_crc~0_combout  = ( !\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~DUPLICATE_q  & ( \my_cb_seg|datapath_control_unit|state_reg.IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~DUPLICATE_q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|init_crc~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|init_crc~0 .lut_mask = 64'h00000000FFFF0000;
defparam \my_cb_seg|datapath_control_unit|init_crc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|WideOr5 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|WideOr5~combout  = ( \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( \my_cb_seg|datapath_control_unit|state_reg.IDLE~q  ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( 
// \my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & ( ((\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ) # (\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q )) # (\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ) ) ) ) # ( 
// \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( !\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~q ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|WideOr5 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|WideOr5 .lut_mask = 64'hFFFFFFFF5FFFFFFF;
defparam \my_cb_seg|datapath_control_unit|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N10
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \wreq_data~input (
	.i(wreq_data),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wreq_data~input_o ));
// synopsys translate_off
defparam \wreq_data~input .bus_hold = "false";
defparam \wreq_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector14~0 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector14~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q  & ( (!\my_cb_seg|datapath_control_unit|Equal16~1_combout ) # ((!\my_cb_seg|datapath_control_unit|Equal16~0_combout ) # 
// ((!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]) # (!\my_cb_seg|datapath_control_unit|Equal16~2_combout ))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Equal16~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|Equal16~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datad(!\my_cb_seg|datapath_control_unit|Equal16~2_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector14~0 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector14~0 .lut_mask = 64'h00000000FFFEFFFE;
defparam \my_cb_seg|datapath_control_unit|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|always2~2 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|always2~2_combout  = ( !\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( !\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|cnt_cb|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|always2~2 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|always2~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \my_cb_seg|datapath_control_unit|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N39
cyclonev_lcell_comb \my_cb_seg|datapath_control_unit|Selector14~1 (
// Equation(s):
// \my_cb_seg|datapath_control_unit|Selector14~1_combout  = ( \my_cb_seg|datapath_control_unit|always2~1_combout  & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & !\my_cb_seg|datapath_control_unit|always2~2_combout )) # 
// (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) # ( !\my_cb_seg|datapath_control_unit|always2~1_combout  & ( (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) # (\my_cb_seg|datapath_control_unit|Selector14~0_combout ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|datapath_control_unit|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|datapath_control_unit|Selector14~1 .extended_lut = "off";
defparam \my_cb_seg|datapath_control_unit|Selector14~1 .lut_mask = 64'h5F5F5F5F4F4F4F4F;
defparam \my_cb_seg|datapath_control_unit|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \tb_in~input (
	.i(tb_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\tb_in~input_o ));
// synopsys translate_off
defparam \tb_in~input .bus_hold = "false";
defparam \tb_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N0
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N2
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N3
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N5
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N6
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N8
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N9
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N11
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N12
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N14
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N15
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N17
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N18
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N20
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N21
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF00005555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N23
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N24
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N26
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N27
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF00005555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N29
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N30
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N32
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N33
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 64'h0000FFFF00005555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N35
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wreq_data~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N36
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N38
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|Selector14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N44
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N42
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( \my_cb_seg|datapath_control_unit|always2~1_combout  & ( 
// (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # (\my_cb_seg|datapath_control_unit|always2~2_combout )))) 
// ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( \my_cb_seg|datapath_control_unit|always2~1_combout  & ( (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & 
// (((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & !\my_cb_seg|datapath_control_unit|always2~2_combout )) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ))) ) ) ) # ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( !\my_cb_seg|datapath_control_unit|always2~1_combout  & ( (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) # 
// ((!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & !\my_cb_seg|datapath_control_unit|Selector14~0_combout )) ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// !\my_cb_seg|datapath_control_unit|always2~1_combout  & ( (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ((\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ))) ) 
// ) )

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h2A2AEAEA2A22EAEE;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N38
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N54
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( \my_cb_seg|datapath_control_unit|always2~2_combout  & ( 
// (!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ((!\my_cb_seg|datapath_control_unit|always2~1_combout ) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ))) ) ) ) # ( 
// !\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( \my_cb_seg|datapath_control_unit|always2~2_combout  & ( (\my_cb_seg|datapath_control_unit|Selector3~0_combout  & !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) ) ) ) 
// # ( \my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( !\my_cb_seg|datapath_control_unit|always2~2_combout  & ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) ) # ( 
// !\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ( !\my_cb_seg|datapath_control_unit|always2~2_combout  & ( (\my_cb_seg|datapath_control_unit|Selector3~0_combout  & !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.dataf(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h3030F0F03030B0B0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N2
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N1
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((!\my_cb_seg|datapath_control_unit|always2~2_combout ) # 
// (!\my_cb_seg|datapath_control_unit|always2~1_combout )))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|always2~2_combout  & \my_cb_seg|datapath_control_unit|always2~1_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h0000A0A25F5DFFFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N44
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N5
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N4
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((!\my_cb_seg|datapath_control_unit|always2~1_combout ) # 
// (!\my_cb_seg|datapath_control_unit|always2~2_combout )))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|always2~1_combout  & \my_cb_seg|datapath_control_unit|always2~2_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h0000A0A25F5DFFFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N7
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N2
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y3_N0
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( \my_cb_seg|datapath_control_unit|always2~2_combout  & ( 
// ((!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # (\my_cb_seg|datapath_control_unit|always2~1_combout )))) # 
// (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]) ) ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( \my_cb_seg|datapath_control_unit|always2~2_combout  & ( 
// (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & (((!\my_cb_seg|datapath_control_unit|always2~1_combout  & \my_cb_seg|datapath_control_unit|Selector14~0_combout )) # 
// (\my_cb_seg|datapath_control_unit|Selector3~0_combout ))) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( !\my_cb_seg|datapath_control_unit|always2~2_combout  & ( 
// ((!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & !\my_cb_seg|datapath_control_unit|Selector14~0_combout )) # (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]) ) ) ) # ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( !\my_cb_seg|datapath_control_unit|always2~2_combout  & ( (\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// ((\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h1133BB331131BB3B;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N50
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N11
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N48
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((!\my_cb_seg|datapath_control_unit|always2~1_combout ) # 
// (!\my_cb_seg|datapath_control_unit|always2~2_combout )))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|always2~1_combout  & \my_cb_seg|datapath_control_unit|always2~2_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h0000C0C43F3BFFFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N13
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((!\my_cb_seg|datapath_control_unit|always2~2_combout ) # 
// (!\my_cb_seg|datapath_control_unit|always2~1_combout )))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|always2~2_combout  & \my_cb_seg|datapath_control_unit|always2~1_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h0000AB0054FFFFFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N50
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N16
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((!\my_cb_seg|datapath_control_unit|always2~2_combout ) # 
// (!\my_cb_seg|datapath_control_unit|always2~1_combout )))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|always2~2_combout  & \my_cb_seg|datapath_control_unit|always2~1_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h0000A0B05F4FFFFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N56
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF00003333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N19
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((!\my_cb_seg|datapath_control_unit|always2~2_combout ) # 
// (!\my_cb_seg|datapath_control_unit|always2~1_combout )))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|always2~2_combout  & \my_cb_seg|datapath_control_unit|always2~1_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h0000A0B05F4FFFFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N59
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N22
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((!\my_cb_seg|datapath_control_unit|always2~2_combout ) # 
// (!\my_cb_seg|datapath_control_unit|always2~1_combout )))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|always2~2_combout  & \my_cb_seg|datapath_control_unit|always2~1_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h0000AB0054FFFFFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N41
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF00003333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N25
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((!\my_cb_seg|datapath_control_unit|always2~2_combout ) # 
// (!\my_cb_seg|datapath_control_unit|always2~1_combout )))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|always2~2_combout  & \my_cb_seg|datapath_control_unit|always2~1_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h0000AA0255FDFFFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N47
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  = CARRY(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.cout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N28
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((!\my_cb_seg|datapath_control_unit|always2~1_combout ) # 
// (!\my_cb_seg|datapath_control_unit|always2~2_combout )))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|always2~1_combout  & \my_cb_seg|datapath_control_unit|always2~2_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .lut_mask = 64'h0000AA0255FDFFFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N53
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[11] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N32
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout  = SUM(( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y3_N51
cyclonev_lcell_comb \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 (
// Equation(s):
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q  ) ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( 
// \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q  & ( ((\my_cb_seg|datapath_control_unit|Selector14~0_combout  & ((!\my_cb_seg|datapath_control_unit|always2~1_combout ) # 
// (!\my_cb_seg|datapath_control_unit|always2~2_combout )))) # (\my_cb_seg|datapath_control_unit|Selector3~0_combout ) ) ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( 
// !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q  & ( (!\my_cb_seg|datapath_control_unit|Selector3~0_combout  & ((!\my_cb_seg|datapath_control_unit|Selector14~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|always2~1_combout  & \my_cb_seg|datapath_control_unit|always2~2_combout )))) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|always2~1_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|Selector3~0_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|always2~2_combout ),
	.datad(!\my_cb_seg|datapath_control_unit|Selector14~0_combout ),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.dataf(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .extended_lut = "off";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .lut_mask = 64'h0000CC0433FBFFFF;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y3_N0
cyclonev_ram_block \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\wreq_data~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\wreq_data~input_o ),
	.ena1(\my_cb_seg|datapath_control_unit|Selector14~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\tb_in~input_o }),
	.portaaddr({\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cb_seg:my_cb_seg|fifo_tb:data_fifo|scfifo:scfifo_component|scfifo_e891:auto_generated|a_dpfifo_le91:dpfifo|altsyncram_bnn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 12;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 2;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 4095;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 12;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 2;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 4095;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X7_Y4_N49
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5]~DUPLICATE_q  & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ((!\my_cb_seg|crc_mod|state_next[0]~0_combout ))) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7]))) ) ) # ( 
// !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5]~DUPLICATE_q  & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ((\my_cb_seg|crc_mod|state_next[0]~0_combout ))) # 
// (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7]))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7]),
	.datad(!\my_cb_seg|crc_mod|state_next[0]~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11 .lut_mask = 64'hABEFABEFEFABEFAB;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N52
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[6] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N15
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13 .lut_mask = 64'hAABBAABBEEFFEEFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N16
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[7] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15 .lut_mask = 64'hAABBAABBEEFFEEFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N38
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[8] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N39
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8]) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q )) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [8]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17 .lut_mask = 64'hAAEEAAEEBBFFBBFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N40
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[9] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19 .lut_mask = 64'hAABBAABBEEFFEEFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N19
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[10] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N21
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21 .lut_mask = 64'hAABBAABBEEFFEEFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N23
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[11] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23_combout  = (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs 
// [11])) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13]))))

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [11]),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23 .lut_mask = 64'hAEBFAEBFAEBFAEBF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N56
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[12] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N57
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22_combout  = (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs 
// [12]))) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14])))

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14]),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22 .lut_mask = 64'hABEFABEFABEFABEF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N59
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[13] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N46
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15]~DUPLICATE_q  & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13]) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q )) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15]~DUPLICATE_q  & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [13]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20 .lut_mask = 64'hAAEEAAEEBBFFBBFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N44
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[14] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N31
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14]) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q )) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18 .lut_mask = 64'hAEAEAEAEBFBFBFBF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N47
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N34
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17]~DUPLICATE_q  & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15]) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q )) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17]~DUPLICATE_q  & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [15]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16 .lut_mask = 64'hAAEEAAEEBBFFBBFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N32
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16]~DUPLICATE_q ) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q )) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16]~DUPLICATE_q )) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14 .lut_mask = 64'hAEAEAEAEBFBFBFBF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N35
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17]) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q )) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12 .lut_mask = 64'hAEAEAEAEBFBFBFBF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N25
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N27
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10 .lut_mask = 64'hABABABABEFEFEFEF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N28
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N13
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N57
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21]~DUPLICATE_q  & ( ((!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19])) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21]~DUPLICATE_q  & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [19]),
	.datad(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8 .lut_mask = 64'hFF0AFF0AFF5FFF5F;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N58
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[20] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N12
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6_combout  = (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs 
// [20])) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22]))))

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datab(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [20]),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6 .lut_mask = 64'hCEDFCEDFCEDFCEDF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N14
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N54
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23] & ( ((!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21])) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [21]),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4 .lut_mask = 64'hF2F2F2F2F7F7F7F7;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N56
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[22] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N15
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2_combout  = ( \my_cb_seg|crc_mod|state_next[0]~0_combout  & ( ((!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22])) # 
// (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) ) ) # ( !\my_cb_seg|crc_mod|state_next[0]~0_combout  & ( ((!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22])) # 
// (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datab(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [22]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|state_next[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2 .lut_mask = 64'hDDFFDDFFFFDDFFDD;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N16
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[23] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N15
cyclonev_lcell_comb \my_cb_seg|crc_mod|state_next[0]~0 (
// Equation(s):
// \my_cb_seg|crc_mod|state_next[0]~0_combout  = ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23] & ( \my_cb_seg|datapath_control_unit|state_reg.FILLING~q  ) ) 
// ) # ( !\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23] ) ) # ( \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23] & ( !\my_cb_seg|datapath_control_unit|state_reg.FILLING~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|state_next[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|state_next[0]~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|state_next[0]~0 .lut_mask = 64'h0000F0F0FFFF0F0F;
defparam \my_cb_seg|crc_mod|state_next[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q 
//  & (!\my_cb_seg|crc_mod|state_next[0]~0_combout )) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6])))) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4] 
// & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & (\my_cb_seg|crc_mod|state_next[0]~0_combout )) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & 
// ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6])))) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|crc_mod|state_next[0]~0_combout ),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [6]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9 .lut_mask = 64'hAEBFAEBFEAFBEAFB;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N50
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q 
// ) # (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5])) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5])) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7 .lut_mask = 64'hABABABABEFEFEFEF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N13
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[4] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N6
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4] & ( ((!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2])) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2])) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2]),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5 .lut_mask = 64'hF0FCF0FCF3FFF3FF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N7
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[3] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # 
// ((\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q ) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q )) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3] & ( 
// (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q )) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3 .lut_mask = 64'hAAEEAAEEBBFFBBFF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N2
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[2] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N5
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N9
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1_combout  = ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [0] & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q 
//  & ((!\my_cb_seg|crc_mod|state_next[0]~0_combout ))) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2]))) ) ) # ( !\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [0] 
// & ( (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ((\my_cb_seg|crc_mod|state_next[0]~0_combout ))) # (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & 
// (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2]))) ) )

	.dataa(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [2]),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datad(!\my_cb_seg|crc_mod|state_next[0]~0_combout ),
	.datae(gnd),
	.dataf(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1 .lut_mask = 64'hF1FDF1FDFDF1FDF1;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N11
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1] .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N3
cyclonev_lcell_comb \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0 (
// Equation(s):
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0_combout  = (!\my_cb_seg|datapath_control_unit|init_crc~0_combout ) # ((!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ((\my_cb_seg|crc_mod|state_next[0]~0_combout ))) # 
// (\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [1])))

	.dataa(!\my_cb_seg|datapath_control_unit|init_crc~0_combout ),
	.datab(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.datac(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs [1]),
	.datad(!\my_cb_seg|crc_mod|state_next[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0 .lut_mask = 64'hABEFABEFABEFABEF;
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N4
dffeas \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|_~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|datapath_control_unit|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0] & ( 
// \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q  ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( \my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0] & ( 
// (!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~DUPLICATE_q  & (((!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0])))) # 
// (\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~DUPLICATE_q  & (\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q )) ) ) ) # ( \my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( 
// !\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0] & ( \my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q  ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q  & ( 
// !\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0] & ( (!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q  & \my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.NEXT_BLOCK~DUPLICATE_q ),
	.datab(!\my_cb_seg|crc_mod|shiftreg_inst|LPM_SHIFTREG_component|dffs[0]~DUPLICATE_q ),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.FILLING~q ),
	.datad(!\my_cb_seg|data_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.OUT_CRC~q ),
	.dataf(!\my_cb_seg|datapath_control_unit|req_crc|LPM_SHIFTREG_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h00F0333311B13333;
defparam \my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.ena1(\rreq_enc_fifo~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ,\my_cb_seg|datapath_control_unit|block_size~2_combout ,
\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q }),
	.portaaddr({\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "cb_seg:my_cb_seg|enc_fifo:enc_fifo_inst|scfifo:scfifo_component|scfifo_2k91:auto_generated|a_dpfifo_9q91:dpfifo|altsyncram_dhn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 8;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 255;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 8;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 255;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N6
cyclonev_lcell_comb \my_enc|reset_or_cbs_ready (
// Equation(s):
// \my_enc|reset_or_cbs_ready~combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|reset_or_cbs_ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|reset_or_cbs_ready .extended_lut = "off";
defparam \my_enc|reset_or_cbs_ready .lut_mask = 64'h33333333FFFFFFFF;
defparam \my_enc|reset_or_cbs_ready .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N14
dffeas \my_enc|my_fsm|state_curr.OPERATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.OPERATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.OPERATE .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.OPERATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N6
cyclonev_lcell_comb \my_enc|my_fsm|enc_en (
// Equation(s):
// \my_enc|my_fsm|enc_en~combout  = ( \my_enc|my_fsm|state_curr.LAST_OPERATE~q  & ( \my_enc|my_fsm|state_curr.OPERATE~q  ) ) # ( !\my_enc|my_fsm|state_curr.LAST_OPERATE~q  & ( \my_enc|my_fsm|state_curr.OPERATE~q  ) ) # ( 
// \my_enc|my_fsm|state_curr.LAST_OPERATE~q  & ( !\my_enc|my_fsm|state_curr.OPERATE~q  ) ) # ( !\my_enc|my_fsm|state_curr.LAST_OPERATE~q  & ( !\my_enc|my_fsm|state_curr.OPERATE~q  & ( (\my_enc|my_fsm|state_curr.WAIT_TAIL~q ) # 
// (\my_enc|my_fsm|state_curr.TAIL~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\my_enc|my_fsm|state_curr.WAIT_TAIL~q ),
	.datae(!\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.dataf(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|enc_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|enc_en .extended_lut = "off";
defparam \my_enc|my_fsm|enc_en .lut_mask = 64'h33FFFFFFFFFFFFFF;
defparam \my_enc|my_fsm|enc_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N46
dffeas \my_enc|en2|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|dffs [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[1] .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N44
dffeas \my_enc|en2|dffs[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|dffs [1]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[2] .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N42
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~0 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~0_combout  = ( !\my_enc|en2|dffs [1] & ( \my_enc|en2|dffs [2] ) ) # ( \my_enc|en2|dffs [1] & ( !\my_enc|en2|dffs [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_enc|en2|dffs [1]),
	.dataf(!\my_enc|en2|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~0 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \my_enc|mytail|tail_bit_regs~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N51
cyclonev_lcell_comb \my_enc|en2|d0 (
// Equation(s):
// \my_enc|en2|d0~combout  = ( \my_enc|mytail|tail_bit_regs~0_combout  & ( !\my_enc|my_fsm|close_switch~combout  ) )

	.dataa(!\my_enc|my_fsm|close_switch~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|mytail|tail_bit_regs~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|d0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|d0 .extended_lut = "off";
defparam \my_enc|en2|d0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \my_enc|en2|d0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N52
dffeas \my_enc|en2|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|d0~combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en2|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en2|dffs[0] .is_wysiwyg = "true";
defparam \my_enc|en2|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N57
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~4 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~4_combout  = ( \my_enc|en2|dffs [1] & ( !\my_enc|en2|dffs [0] ) ) # ( !\my_enc|en2|dffs [1] & ( \my_enc|en2|dffs [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|en2|dffs [0]),
	.datae(gnd),
	.dataf(!\my_enc|en2|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~4 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~4 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \my_enc|mytail|tail_bit_regs~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N0
cyclonev_lcell_comb \my_enc|en2|zk~0 (
// Equation(s):
// \my_enc|en2|zk~0_combout  = ( \my_enc|mytail|tail_bit_regs~0_combout  & ( !\my_enc|my_fsm|close_switch~combout  $ (!\my_enc|mytail|tail_bit_regs~4_combout ) ) ) # ( !\my_enc|mytail|tail_bit_regs~0_combout  & ( \my_enc|mytail|tail_bit_regs~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|close_switch~combout ),
	.datad(!\my_enc|mytail|tail_bit_regs~4_combout ),
	.datae(gnd),
	.dataf(!\my_enc|mytail|tail_bit_regs~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en2|zk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en2|zk~0 .extended_lut = "off";
defparam \my_enc|en2|zk~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \my_enc|en2|zk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N2
dffeas \my_enc|zk_p_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en2|zk~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_p_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_p_reg .is_wysiwyg = "true";
defparam \my_enc|zk_p_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( \rreq_enc_fifo~q  ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q  & ( !\rreq_enc_fifo~q  $ 
// (((!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ) # (\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ))) ) )

	.dataa(gnd),
	.datab(!\rreq_enc_fifo~q ),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.datad(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h33C333C333333333;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N2
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N3
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000AAAA000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000AAAA000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N8
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N9
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000AAAA000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N11
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000AAAA000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N14
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000AAAA000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N20
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h0000AAAA000000FF;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N23
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & 
// (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4])) ) ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'hC000000000000000;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( \rreq_enc_fifo~q  & ( 
// (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  & (\my_cb_seg|datapath_control_unit|WideOr8~combout  & 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))) ) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.dataf(!\rreq_enc_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000000200;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \rreq_enc_fifo~q  & ( (!\my_cb_seg|datapath_control_unit|WideOr8~combout  & ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # 
// (\my_cb_seg|datapath_control_unit|WideOr8~combout  & (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) ) ) # ( !\rreq_enc_fifo~q  & ( (!\my_cb_seg|datapath_control_unit|WideOr8~combout ) # 
// (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datab(gnd),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\rreq_enc_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'hAAFFAAFF50FA50FA;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N35
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N39
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// ((\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & (!\rreq_enc_fifo~q  $ (!\my_cb_seg|datapath_control_unit|WideOr8~combout )))) # (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ) ) ) # ( 
// !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( ((!\rreq_enc_fifo~q  & ((!\my_cb_seg|datapath_control_unit|WideOr8~combout ) # (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # 
// (\rreq_enc_fifo~q  & (!\my_cb_seg|datapath_control_unit|WideOr8~combout  & \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datab(!\rreq_enc_fifo~q ),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'hD5FDD5FD557D557D;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N41
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( (!\my_cb_seg|datapath_control_unit|WideOr8~combout  & 
// (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & ((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # (!\rreq_enc_fifo~q )))) # (\my_cb_seg|datapath_control_unit|WideOr8~combout  & 
// ((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) # ((!\rreq_enc_fifo~q )))) ) ) # ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// (\my_cb_seg|datapath_control_unit|WideOr8~combout  & (!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & \rreq_enc_fifo~q )) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datab(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\rreq_enc_fifo~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h00440044F5C4F5C4;
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N32
dffeas \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N30
cyclonev_lcell_comb \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( !\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( !\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h000000000000FF00;
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N48
cyclonev_lcell_comb \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0 (
// Equation(s):
// \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0_combout  = ( !\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0 .extended_lut = "off";
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N49
dffeas \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|close_switch~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N58
dffeas \my_enc|mytail|tail_bit_regs[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|tail_bit_regs~4_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[6] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N33
cyclonev_lcell_comb \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( !\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N51
cyclonev_lcell_comb \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~1 (
// Equation(s):
// \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~1_combout  = ( !\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~1 .extended_lut = "off";
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N52
dffeas \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|close_switch~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N36
cyclonev_lcell_comb \my_enc|en1|dffs[1]~feeder (
// Equation(s):
// \my_enc|en1|dffs[1]~feeder_combout  = \my_enc|en1|dffs [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|en1|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|dffs[1]~feeder .extended_lut = "off";
defparam \my_enc|en1|dffs[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \my_enc|en1|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N37
dffeas \my_enc|en1|dffs[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en1|dffs[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en1|dffs[1]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|en1|dffs[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N38
dffeas \my_enc|en1|dffs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en1|dffs[1] .is_wysiwyg = "true";
defparam \my_enc|en1|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N39
cyclonev_lcell_comb \my_enc|en1|dffs[2]~feeder (
// Equation(s):
// \my_enc|en1|dffs[2]~feeder_combout  = ( \my_enc|en1|dffs [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en1|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|dffs[2]~feeder .extended_lut = "off";
defparam \my_enc|en1|dffs[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|en1|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N41
dffeas \my_enc|en1|dffs[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en1|dffs[2] .is_wysiwyg = "true";
defparam \my_enc|en1|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N30
cyclonev_lcell_comb \my_enc|en1|t1 (
// Equation(s):
// \my_enc|en1|t1~combout  = ( !\my_enc|en1|dffs[1]~DUPLICATE_q  & ( \my_enc|en1|dffs [2] ) ) # ( \my_enc|en1|dffs[1]~DUPLICATE_q  & ( !\my_enc|en1|dffs [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_enc|en1|dffs[1]~DUPLICATE_q ),
	.dataf(!\my_enc|en1|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|t1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|t1 .extended_lut = "off";
defparam \my_enc|en1|t1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \my_enc|en1|t1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N2
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N53
dffeas \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|close_switch~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N50
dffeas \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|close_switch~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N33
cyclonev_lcell_comb \my_enc|my_fsm|state_next.LAST_TAIL~0 (
// Equation(s):
// \my_enc|my_fsm|state_next.LAST_TAIL~0_combout  = ( \my_enc|my_fsm|state_curr.WAIT_TAIL~q  & ( \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( !\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datae(!\my_enc|my_fsm|state_curr.WAIT_TAIL~q ),
	.dataf(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|state_next.LAST_TAIL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|state_next.LAST_TAIL~0 .extended_lut = "off";
defparam \my_enc|my_fsm|state_next.LAST_TAIL~0 .lut_mask = 64'h000000000000FF00;
defparam \my_enc|my_fsm|state_next.LAST_TAIL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N34
dffeas \my_enc|my_fsm|state_curr.LAST_TAIL (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|state_next.LAST_TAIL~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.LAST_TAIL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.LAST_TAIL .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.LAST_TAIL .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N18
cyclonev_lcell_comb \my_enc|my_fsm|Selector0~0 (
// Equation(s):
// \my_enc|my_fsm|Selector0~0_combout  = ( \my_enc|my_fsm|state_curr.INIT~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( !\my_enc|my_fsm|state_curr.LAST_TAIL~q  ) ) ) # ( !\my_enc|my_fsm|state_curr.INIT~q  & ( 
// \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & ( !\my_enc|my_fsm|state_curr.LAST_TAIL~q  ) ) ) # ( \my_enc|my_fsm|state_curr.INIT~q  & ( !\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] & 
// ( !\my_enc|my_fsm|state_curr.LAST_TAIL~q  ) ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.LAST_TAIL~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_enc|my_fsm|state_curr.INIT~q ),
	.dataf(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|Selector0~0 .extended_lut = "off";
defparam \my_enc|my_fsm|Selector0~0 .lut_mask = 64'h0000CCCCCCCCCCCC;
defparam \my_enc|my_fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N19
dffeas \my_enc|my_fsm|state_curr.INIT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.INIT .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.INIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N3
cyclonev_lcell_comb \my_enc|my_fsm|state_next.RECORD~0 (
// Equation(s):
// \my_enc|my_fsm|state_next.RECORD~0_combout  = ( !\my_enc|my_fsm|state_curr.INIT~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.INIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|state_next.RECORD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|state_next.RECORD~0 .extended_lut = "off";
defparam \my_enc|my_fsm|state_next.RECORD~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \my_enc|my_fsm|state_next.RECORD~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N4
dffeas \my_enc|my_fsm|state_curr.RECORD (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|state_next.RECORD~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.RECORD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.RECORD .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.RECORD .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N14
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N16
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N20
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \my_enc|del|we_counter|switch~0 (
// Equation(s):
// \my_enc|del|we_counter|switch~0_combout  = ( !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ( (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & 
// (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4])) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|we_counter|switch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|switch~0 .extended_lut = "off";
defparam \my_enc|del|we_counter|switch~0 .lut_mask = 64'hC000C00000000000;
defparam \my_enc|del|we_counter|switch~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \my_enc|block_size~0 (
// Equation(s):
// \my_enc|block_size~0_combout  = ( \my_enc|my_fsm|state_curr.RECORD~q  & ( \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] ) ) # ( !\my_enc|my_fsm|state_curr.RECORD~q  & ( \my_enc|block_size~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(!\my_enc|block_size~q ),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|block_size~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|block_size~0 .extended_lut = "off";
defparam \my_enc|block_size~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \my_enc|block_size~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N46
dffeas \my_enc|block_size (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|block_size~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|block_size~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|block_size .is_wysiwyg = "true";
defparam \my_enc|block_size .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N22
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N26
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N27
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N32
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  = CARRY(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.cout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N35
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout  = SUM(( \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] ) + ( GND ) + ( 
// \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .extended_lut = "off";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N38
dffeas \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \my_enc|del|we_counter|switch~1 (
// Equation(s):
// \my_enc|del|we_counter|switch~1_combout  = ( !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] & ( !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] & ( 
// (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & 
// !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9])) ) ) )

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datab(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datac(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datad(gnd),
	.datae(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.dataf(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|we_counter|switch~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|switch~1 .extended_lut = "off";
defparam \my_enc|del|we_counter|switch~1 .lut_mask = 64'h8080000000000000;
defparam \my_enc|del|we_counter|switch~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \my_enc|del|we_counter|switch~2 (
// Equation(s):
// \my_enc|del|we_counter|switch~2_combout  = ( !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( (\my_enc|del|we_counter|switch~1_combout  & 
// ((!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (!\my_enc|block_size~q  & \my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])) # 
// (\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (\my_enc|block_size~q  & !\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))) ) )

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(!\my_enc|block_size~q ),
	.datac(!\my_enc|del|we_counter|switch~1_combout ),
	.datad(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|we_counter|switch~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|we_counter|switch~2 .extended_lut = "off";
defparam \my_enc|del|we_counter|switch~2 .lut_mask = 64'h0108010800000000;
defparam \my_enc|del|we_counter|switch~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N18
cyclonev_lcell_comb \my_enc|del|my_fifo_fsm|state_next~0 (
// Equation(s):
// \my_enc|del|my_fifo_fsm|state_next~0_combout  = ( \my_enc|del|we_counter|switch~0_combout  & ( \my_enc|del|we_counter|switch~2_combout  & ( (!\my_enc|del|my_fifo_fsm|state_curr~q  & ((\my_enc|my_fsm|state_curr.RECORD~q ))) # 
// (\my_enc|del|my_fifo_fsm|state_curr~q  & (!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])) ) ) ) # ( !\my_enc|del|we_counter|switch~0_combout  & ( \my_enc|del|we_counter|switch~2_combout  & ( 
// (\my_enc|del|my_fifo_fsm|state_curr~q ) # (\my_enc|my_fsm|state_curr.RECORD~q ) ) ) ) # ( \my_enc|del|we_counter|switch~0_combout  & ( !\my_enc|del|we_counter|switch~2_combout  & ( (\my_enc|del|my_fifo_fsm|state_curr~q ) # 
// (\my_enc|my_fsm|state_curr.RECORD~q ) ) ) ) # ( !\my_enc|del|we_counter|switch~0_combout  & ( !\my_enc|del|we_counter|switch~2_combout  & ( (\my_enc|del|my_fifo_fsm|state_curr~q ) # (\my_enc|my_fsm|state_curr.RECORD~q ) ) ) )

	.dataa(!\my_enc|del|we_counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datac(gnd),
	.datad(!\my_enc|del|my_fifo_fsm|state_curr~q ),
	.datae(!\my_enc|del|we_counter|switch~0_combout ),
	.dataf(!\my_enc|del|we_counter|switch~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|my_fifo_fsm|state_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|my_fifo_fsm|state_next~0 .extended_lut = "off";
defparam \my_enc|del|my_fifo_fsm|state_next~0 .lut_mask = 64'h33FF33FF33FF33AA;
defparam \my_enc|del|my_fifo_fsm|state_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N53
dffeas \my_enc|del|my_fifo_fsm|state_curr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|my_fifo_fsm|state_next~0_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|my_fifo_fsm|state_curr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|my_fifo_fsm|state_curr .is_wysiwyg = "true";
defparam \my_enc|del|my_fifo_fsm|state_curr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout  = ( \my_enc|del|my_fifo_fsm|state_curr~q  & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  $ 
// (((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ))) ) ) # ( !\my_enc|del|my_fifo_fsm|state_curr~q  & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ),
	.datae(!\my_enc|del|my_fifo_fsm|state_curr~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10 .lut_mask = 64'h0055F0A50055F0A5;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N35
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h0000000000005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N2
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N4
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000333300005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE_q  ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE_q  ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000333300000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N10
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q  ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q  ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h000000FF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N14
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00000F0F000000FF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000333300000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h00000F0F00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .lut_mask = 64'h0000333300000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N27
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .lut_mask = 64'h0000333300005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .lut_mask = 64'h0000333300000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]~DUPLICATE_q  ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]~DUPLICATE_q  ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]~DUPLICATE_q ),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .lut_mask = 64'h0000333300005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N34
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12] ) + ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12]),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12 .lut_mask = 64'h0000333300005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N38
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N33
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout  = ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10] & ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & ( (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11] & 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12]))) ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [11]),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12]),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [10]),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 64'h8000000000000000;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N24
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout  = ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE_q  & (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]))) ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]~DUPLICATE_q ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h0000000080000000;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N27
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout  = ( \my_enc|my_fsm|state_curr.OPERATE~q  & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & ((!\my_enc|del|my_fifo_fsm|state_curr~q ) # (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q )))) ) )

	.dataa(!\my_enc|del|my_fifo_fsm|state_curr~q ),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7 .lut_mask = 64'h0000000023002300;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N0
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout  & (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout  & 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout )) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'h00050005FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N2
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N1
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q )) ) ) ) # ( !\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  ) ) ) # ( \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (\my_enc|del|my_fifo_fsm|state_curr~q )))) # (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((!\my_enc|del|my_fifo_fsm|state_curr~q  & 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q )) # (\my_enc|del|my_fifo_fsm|state_curr~q  & ((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))))) ) ) ) # ( 
// !\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\my_enc|del|my_fifo_fsm|state_curr~q ) 
// ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~DUPLICATE_q ),
	.datac(!\my_enc|del|my_fifo_fsm|state_curr~q ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h0FFF4AEF00FF44EE;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N38
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N36
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & (!\my_enc|my_fsm|state_curr.OPERATE~q  $ (((\my_enc|del|my_fifo_fsm|state_curr~q  & 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ))))) ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & (\my_enc|del|my_fifo_fsm|state_curr~q  & 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & !\my_enc|my_fsm|state_curr.OPERATE~q ))) # (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ((!\my_enc|my_fsm|state_curr.OPERATE~q ) # 
// ((\my_enc|del|my_fifo_fsm|state_curr~q  & !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q )))) ) ) ) # ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ((!\my_enc|del|my_fifo_fsm|state_curr~q ) # 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ( ((\my_enc|del|my_fifo_fsm|state_curr~q  & !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q )) # 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(!\my_enc|del|my_fifo_fsm|state_curr~q ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h7575454575104510;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N57
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~8 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout  & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # ((!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  & 
// ((!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout )))) ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout  & ( (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout 
// ) ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~8 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~8 .lut_mask = 64'h00000000FCFCFCEC;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N58
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N36
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = ( \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h000000000F0F0F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N12
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000003030303;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N32
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N54
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9] & ( \my_enc|del|my_fifo_fsm|state_curr~q  & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]~DUPLICATE_q  & (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12] & 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE_q  & !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ))) ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[11]~DUPLICATE_q ),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [12]),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[10]~DUPLICATE_q ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [9]),
	.dataf(!\my_enc|del|my_fifo_fsm|state_curr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000000100;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N39
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8] & \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]))) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [8]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000010001;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N42
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  & (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout  & 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~1_combout ))) ) ) ) # ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout  & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h0000AAAA0002AAAA;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N46
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( \my_enc|del|my_fifo_fsm|state_curr~q  & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  ) )

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|my_fifo_fsm|state_curr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h00000000CCCCCCCC;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N3
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout  = ( \my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( \rreq_itl_fifo~q  ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( \rreq_itl_fifo~q  & ( 
// (!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ) # (\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ) ) ) ) # ( !\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q  & ( !\rreq_itl_fifo~q  & ( 
// (\my_cb_seg|datapath_control_unit|state_reg.IDLE~q  & !\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ) ) ) )

	.dataa(!\my_cb_seg|datapath_control_unit|state_reg.IDLE~q ),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|state_reg.READ_SIZE~q ),
	.datad(gnd),
	.datae(!\my_cb_seg|datapath_control_unit|state_reg.READ_REQ~q ),
	.dataf(!\rreq_itl_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 64'h50500000AFAFFFFF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N33
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N34
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N37
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N41
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N43
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N45
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h0000F0F0000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N47
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N50
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] ) + ( 
// \my_cb_seg|datapath_control_unit|WideOr8~combout  ) + ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .lut_mask = 64'h0000CCCC000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N53
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N27
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  = ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] & ( 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7] & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3])) ) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(gnd),
	.datae(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .lut_mask = 64'h8080000000000000;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N39
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout  & ( \my_cb_seg|datapath_control_unit|WideOr8~combout  & ( 
// (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\rreq_itl_fifo~q  & (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]))) ) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(!\rreq_itl_fifo~q ),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~1_combout ),
	.dataf(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .lut_mask = 64'h0000000000000200;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N22
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q  & ( 
// ((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & (!\rreq_itl_fifo~q  $ (!\my_cb_seg|datapath_control_unit|WideOr8~combout )))) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ) ) ) # ( 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q  & ( ((!\rreq_itl_fifo~q  & ((!\my_cb_seg|datapath_control_unit|WideOr8~combout ) # 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # (\rreq_itl_fifo~q  & (!\my_cb_seg|datapath_control_unit|WideOr8~combout  & \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))) # 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ) ) )

	.dataa(!\rreq_itl_fifo~q ),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h8FEF8FEF0F6F0F6F;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N21
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\rreq_itl_fifo~q  & ((!\my_cb_seg|datapath_control_unit|WideOr8~combout ) # 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (\rreq_itl_fifo~q  & (!\my_cb_seg|datapath_control_unit|WideOr8~combout  & \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) ) ) # ( 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\rreq_itl_fifo~q  $ (\my_cb_seg|datapath_control_unit|WideOr8~combout )) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) ) )

	.dataa(!\rreq_itl_fifo~q ),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 64'h99FF99FF88EE88EE;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\rreq_itl_fifo~q  & 
// (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q  & ((!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ) # (\my_cb_seg|datapath_control_unit|WideOr8~combout )))) ) ) # ( 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ( (!\my_cb_seg|datapath_control_unit|WideOr8~combout  & (((!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout  & 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )))) # (\my_cb_seg|datapath_control_unit|WideOr8~combout  & (((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q )) # (\rreq_itl_fifo~q ))) ) )

	.dataa(!\rreq_itl_fifo~q ),
	.datab(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~2_combout ),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .lut_mask = 64'h11F311F300A200A2;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N0
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N39
cyclonev_lcell_comb \my_int|FSM|Selector7~0 (
// Equation(s):
// \my_int|FSM|Selector7~0_combout  = ( \my_int|counter_wrapper1_inst|WideOr0~combout  & ( (!\my_int|counter_wrapper2_inst|WideOr0~combout  & (((\my_int|FSM|next_state.0101~q )))) # (\my_int|counter_wrapper2_inst|WideOr0~combout  & 
// (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (\my_int|FSM|next_state.0100~q ))) ) ) # ( !\my_int|counter_wrapper1_inst|WideOr0~combout  & ( (!\my_int|counter_wrapper2_inst|WideOr0~combout  & 
// \my_int|FSM|next_state.0101~q ) ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(!\my_int|counter_wrapper2_inst|WideOr0~combout ),
	.datac(!\my_int|FSM|next_state.0100~q ),
	.datad(!\my_int|FSM|next_state.0101~q ),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper1_inst|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector7~0 .extended_lut = "off";
defparam \my_int|FSM|Selector7~0 .lut_mask = 64'h00CC00CC02CE02CE;
defparam \my_int|FSM|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N30
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N32
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N33
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N35
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N36
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N38
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N39
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N40
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N42
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N44
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N45
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N46
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N48
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N49
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N51
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N53
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N44
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N6
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N7
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rreq_itl_fifo~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N42
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( !\rreq_itl_fifo~q  ) ) ) # ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) ) # ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & ( 
// \rreq_itl_fifo~q  ) ) )

	.dataa(gnd),
	.datab(!\rreq_itl_fifo~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h3333FFFF0000CCCC;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N3
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout  = ( \rreq_itl_fifo~q  & ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rreq_itl_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N2
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N2
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \rreq_itl_fifo~q  & ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) ) # ( !\rreq_itl_fifo~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datae(gnd),
	.dataf(!\rreq_itl_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N4
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N3
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \rreq_itl_fifo~q  & ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) ) # ( !\rreq_itl_fifo~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\rreq_itl_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N20
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N18
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( \rreq_itl_fifo~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) ) ) # ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( \rreq_itl_fifo~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) ) ) # ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( !\rreq_itl_fifo~q  ) )

	.dataa(gnd),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\rreq_itl_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h0000FFFF33333333;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N10
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N8
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \rreq_itl_fifo~q  & ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) ) # ( !\rreq_itl_fifo~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datae(gnd),
	.dataf(!\rreq_itl_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N14
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \rreq_itl_fifo~q  & ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) ) # ( !\rreq_itl_fifo~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datae(gnd),
	.dataf(!\rreq_itl_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N16
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N9
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \rreq_itl_fifo~q  & ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) ) # ( !\rreq_itl_fifo~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6] ) )

	.dataa(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datae(gnd),
	.dataf(!\rreq_itl_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00FF00FF55555555;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N29
dffeas \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N27
cyclonev_lcell_comb \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( \rreq_itl_fifo~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) ) ) # ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( \rreq_itl_fifo~q  & ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) ) ) # ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7] & ( !\rreq_itl_fifo~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datad(gnd),
	.datae(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.dataf(!\rreq_itl_fifo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(!\my_cb_seg|datapath_control_unit|WideOr8~combout ),
	.ena1(\rreq_itl_fifo~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\my_cb_seg|crc_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ,\my_cb_seg|datapath_control_unit|block_size~2_combout ,
\my_cb_seg|datapath_control_unit|state_reg.LOAD_SIZE~q }),
	.portaaddr({\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,
\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_output_clock_enable = "ena1";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "cb_seg:my_cb_seg|itl_fifo:itl_fifo_inst|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|altsyncram_hhn1:FIFOram|ALTSYNCRAM";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 8;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 40;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 255;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 256;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 5;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 8;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "none";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 40;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 255;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 256;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 5;
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X24_Y10_N40
dffeas \my_int|FSM|next_state.0101 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.0101 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.0101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N33
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|WideOr0~0 (
// Equation(s):
// \my_int|counter_wrapper1_inst|WideOr0~0_combout  = ( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & ( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [0] & ( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.dataf(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper1_inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|WideOr0~0 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|WideOr0~0 .lut_mask = 64'h0000000000000F0F;
defparam \my_int|counter_wrapper1_inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \my_int|FSM|Selector10~0 (
// Equation(s):
// \my_int|FSM|Selector10~0_combout  = ( \my_int|counter_wrapper1_inst|WideOr0~combout  & ( ((!\my_int|counter_wrapper2_inst|WideOr0~combout  & \my_int|FSM|next_state.1000~q )) # (\my_int|FSM|next_state.0110~q ) ) ) # ( 
// !\my_int|counter_wrapper1_inst|WideOr0~combout  & ( (!\my_int|counter_wrapper2_inst|WideOr0~combout  & \my_int|FSM|next_state.1000~q ) ) )

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper2_inst|WideOr0~combout ),
	.datac(!\my_int|FSM|next_state.0110~q ),
	.datad(!\my_int|FSM|next_state.1000~q ),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper1_inst|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector10~0 .extended_lut = "off";
defparam \my_int|FSM|Selector10~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \my_int|FSM|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N37
dffeas \my_int|FSM|next_state.1000 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.1000 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \my_int|FSM|next_state.1100 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|FSM|next_state.1011~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.1100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.1100 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.1100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N54
cyclonev_lcell_comb \my_int|FSM|Selector3~0 (
// Equation(s):
// \my_int|FSM|Selector3~0_combout  = (!\my_int|FSM|next_state.1100~q  & ((\my_int|FSM|next_state.0000~q ) # (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2])))

	.dataa(gnd),
	.datab(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datac(!\my_int|FSM|next_state.1100~q ),
	.datad(!\my_int|FSM|next_state.0000~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector3~0 .extended_lut = "off";
defparam \my_int|FSM|Selector3~0 .lut_mask = 64'h30F030F030F030F0;
defparam \my_int|FSM|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N55
dffeas \my_int|FSM|next_state.0000 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.0000 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N30
cyclonev_lcell_comb \my_int|FSM|WideOr2 (
// Equation(s):
// \my_int|FSM|WideOr2~combout  = ( !\my_int|FSM|next_state.1011~q  & ( (!\my_int|FSM|next_state.1000~q  & (!\my_int|FSM|next_state.1100~q  & \my_int|FSM|next_state.0000~q )) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|next_state.1000~q ),
	.datac(!\my_int|FSM|next_state.1100~q ),
	.datad(!\my_int|FSM|next_state.0000~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|next_state.1011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr2 .extended_lut = "off";
defparam \my_int|FSM|WideOr2 .lut_mask = 64'h00C000C000000000;
defparam \my_int|FSM|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N32
dffeas \my_int|FSM|ctr1_en (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|ctr1_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|ctr1_en .is_wysiwyg = "true";
defparam \my_int|FSM|ctr1_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N6
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|enable (
// Equation(s):
// \my_int|counter_wrapper1_inst|enable~combout  = ( \my_int|FSM|ctr1_en~q  & ( (!\my_int|counter_wrapper1_inst|WideOr0~1_combout ) # ((!\my_int|counter_wrapper1_inst|WideOr0~2_combout ) # (!\my_int|counter_wrapper1_inst|WideOr0~0_combout )) ) )

	.dataa(!\my_int|counter_wrapper1_inst|WideOr0~1_combout ),
	.datab(!\my_int|counter_wrapper1_inst|WideOr0~2_combout ),
	.datac(!\my_int|counter_wrapper1_inst|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|FSM|ctr1_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper1_inst|enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|enable .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|enable .lut_mask = 64'h00000000FEFEFEFE;
defparam \my_int|counter_wrapper1_inst|enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N3
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N4
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N7
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N9
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N11
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N12
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N15
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N17
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00003333;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \my_int|FSM|WideOr5 (
// Equation(s):
// \my_int|FSM|WideOr5~combout  = (((\my_int|FSM|next_state.0010~q ) # (\my_int|FSM|next_state.0110~q )) # (\my_int|FSM|next_state.0100~q )) # (\my_int|FSM|next_state.0011~q )

	.dataa(!\my_int|FSM|next_state.0011~q ),
	.datab(!\my_int|FSM|next_state.0100~q ),
	.datac(!\my_int|FSM|next_state.0110~q ),
	.datad(!\my_int|FSM|next_state.0010~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr5 .extended_lut = "off";
defparam \my_int|FSM|WideOr5 .lut_mask = 64'h7FFF7FFF7FFF7FFF;
defparam \my_int|FSM|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \my_int|FSM|ctr1_blk (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|ctr1_blk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|ctr1_blk .is_wysiwyg = "true";
defparam \my_int|FSM|ctr1_blk .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N21
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N22
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N26
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N27
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N28
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N16
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|WideOr0~1 (
// Equation(s):
// \my_int|counter_wrapper1_inst|WideOr0~1_combout  = ( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit 
// [5] & ( (\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\my_int|FSM|ctr1_blk~q  & (\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]))) ) ) ) # ( !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ( 
// !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ( (!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (!\my_int|FSM|ctr1_blk~q  & 
// (!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]))) ) ) )

	.dataa(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(!\my_int|FSM|ctr1_blk~q ),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datae(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.dataf(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper1_inst|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|WideOr0~1 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|WideOr0~1 .lut_mask = 64'h8000000000000001;
defparam \my_int|counter_wrapper1_inst|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \my_int|FSM|Selector4~0 (
// Equation(s):
// \my_int|FSM|Selector4~0_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\my_int|FSM|next_state.0000~q  & ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(gnd),
	.datae(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.dataf(!\my_int|FSM|next_state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector4~0 .extended_lut = "off";
defparam \my_int|FSM|Selector4~0 .lut_mask = 64'h0000F0F000000000;
defparam \my_int|FSM|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N9
cyclonev_lcell_comb \my_int|FSM|Selector4~1 (
// Equation(s):
// \my_int|FSM|Selector4~1_combout  = ( \my_int|counter_wrapper1_inst|WideOr0~0_combout  & ( ((\my_int|FSM|next_state.0001~q  & ((!\my_int|counter_wrapper1_inst|WideOr0~1_combout ) # (!\my_int|counter_wrapper1_inst|WideOr0~2_combout )))) # 
// (\my_int|FSM|Selector4~0_combout ) ) ) # ( !\my_int|counter_wrapper1_inst|WideOr0~0_combout  & ( (\my_int|FSM|next_state.0001~q ) # (\my_int|FSM|Selector4~0_combout ) ) )

	.dataa(!\my_int|counter_wrapper1_inst|WideOr0~1_combout ),
	.datab(!\my_int|counter_wrapper1_inst|WideOr0~2_combout ),
	.datac(!\my_int|FSM|Selector4~0_combout ),
	.datad(!\my_int|FSM|next_state.0001~q ),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper1_inst|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector4~1 .extended_lut = "off";
defparam \my_int|FSM|Selector4~1 .lut_mask = 64'h0FFF0FFF0FEF0FEF;
defparam \my_int|FSM|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N10
dffeas \my_int|FSM|next_state.0001 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.0001 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N54
cyclonev_lcell_comb \my_int|FSM|WideOr4~0 (
// Equation(s):
// \my_int|FSM|WideOr4~0_combout  = ( !\my_int|FSM|next_state.0001~q  & ( !\my_int|FSM|next_state.0010~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|next_state.0010~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|FSM|next_state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr4~0 .extended_lut = "off";
defparam \my_int|FSM|WideOr4~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \my_int|FSM|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N57
cyclonev_lcell_comb \my_int|FSM|WideOr6~0 (
// Equation(s):
// \my_int|FSM|WideOr6~0_combout  = ( !\my_int|FSM|next_state.0011~q  & ( !\my_int|FSM|next_state.0100~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|next_state.0100~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|FSM|next_state.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr6~0 .extended_lut = "off";
defparam \my_int|FSM|WideOr6~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \my_int|FSM|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N12
cyclonev_lcell_comb \my_int|FSM|Selector0~0 (
// Equation(s):
// \my_int|FSM|Selector0~0_combout  = ( \my_int|FSM|WideOr6~0_combout  & ( \my_int|FSM|next_state.0000~q  & ( (!\my_int|FSM|next_state.0101~q  & (((!\my_int|counter_wrapper1_inst|WideOr0~combout ) # (\my_int|FSM|WideOr4~0_combout )))) # 
// (\my_int|FSM|next_state.0101~q  & (!\my_int|counter_wrapper2_inst|WideOr0~combout  & ((!\my_int|counter_wrapper1_inst|WideOr0~combout ) # (\my_int|FSM|WideOr4~0_combout )))) ) ) ) # ( !\my_int|FSM|WideOr6~0_combout  & ( \my_int|FSM|next_state.0000~q  & ( 
// (!\my_int|counter_wrapper2_inst|WideOr0~combout  & (((!\my_int|counter_wrapper1_inst|WideOr0~combout ) # (\my_int|FSM|WideOr4~0_combout )))) # (\my_int|counter_wrapper2_inst|WideOr0~combout  & (!\my_int|FSM|next_state.0101~q  & 
// ((!\my_int|counter_wrapper1_inst|WideOr0~combout )))) ) ) )

	.dataa(!\my_int|FSM|next_state.0101~q ),
	.datab(!\my_int|counter_wrapper2_inst|WideOr0~combout ),
	.datac(!\my_int|FSM|WideOr4~0_combout ),
	.datad(!\my_int|counter_wrapper1_inst|WideOr0~combout ),
	.datae(!\my_int|FSM|WideOr6~0_combout ),
	.dataf(!\my_int|FSM|next_state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector0~0 .extended_lut = "off";
defparam \my_int|FSM|Selector0~0 .lut_mask = 64'h00000000EE0CEE0E;
defparam \my_int|FSM|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \my_int|FSM|ctr1_re (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|ctr1_re~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|ctr1_re .is_wysiwyg = "true";
defparam \my_int|FSM|ctr1_re .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N32
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N33
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  = CARRY(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.cout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF00005555;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N35
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout  = SUM(( \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] ) + ( GND ) + ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .lut_mask = 64'h0000FFFF00003333;
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N37
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N34
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N10
dffeas \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr1_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper1_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|WideOr0~2 (
// Equation(s):
// \my_int|counter_wrapper1_inst|WideOr0~2_combout  = ( !\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q  & ( 
// \my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q  & ( (\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & 
// (\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (!\my_int|FSM|ctr1_blk~q  $ (\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12])))) ) ) )

	.dataa(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datab(!\my_int|FSM|ctr1_blk~q ),
	.datac(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datad(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datae(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ),
	.dataf(!\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper1_inst|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|WideOr0~2 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|WideOr0~2 .lut_mask = 64'h0000000000410000;
defparam \my_int|counter_wrapper1_inst|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N0
cyclonev_lcell_comb \my_int|counter_wrapper1_inst|WideOr0 (
// Equation(s):
// \my_int|counter_wrapper1_inst|WideOr0~combout  = ( \my_int|counter_wrapper1_inst|WideOr0~0_combout  & ( (\my_int|counter_wrapper1_inst|WideOr0~2_combout  & \my_int|counter_wrapper1_inst|WideOr0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper1_inst|WideOr0~2_combout ),
	.datac(!\my_int|counter_wrapper1_inst|WideOr0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper1_inst|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper1_inst|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper1_inst|WideOr0 .extended_lut = "off";
defparam \my_int|counter_wrapper1_inst|WideOr0 .lut_mask = 64'h0000000003030303;
defparam \my_int|counter_wrapper1_inst|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \my_int|FSM|Selector1~0 (
// Equation(s):
// \my_int|FSM|Selector1~0_combout  = ( \my_int|FSM|WideOr6~0_combout  & ( \my_int|FSM|next_state.0000~q  & ( (!\my_int|counter_wrapper1_inst|WideOr0~combout ) # ((!\my_int|FSM|next_state.0010~q  & !\my_int|FSM|next_state.0110~q )) ) ) ) # ( 
// !\my_int|FSM|WideOr6~0_combout  & ( \my_int|FSM|next_state.0000~q  & ( (!\my_int|counter_wrapper1_inst|WideOr0~combout ) # ((!\my_int|FSM|next_state.0010~q  & (!\my_int|counter_wrapper2_inst|WideOr0~combout  & !\my_int|FSM|next_state.0110~q ))) ) ) )

	.dataa(!\my_int|FSM|next_state.0010~q ),
	.datab(!\my_int|counter_wrapper2_inst|WideOr0~combout ),
	.datac(!\my_int|FSM|next_state.0110~q ),
	.datad(!\my_int|counter_wrapper1_inst|WideOr0~combout ),
	.datae(!\my_int|FSM|WideOr6~0_combout ),
	.dataf(!\my_int|FSM|next_state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector1~0 .extended_lut = "off";
defparam \my_int|FSM|Selector1~0 .lut_mask = 64'h00000000FF80FFA0;
defparam \my_int|FSM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \my_int|FSM|ctr2_re (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|ctr2_re~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|ctr2_re .is_wysiwyg = "true";
defparam \my_int|FSM|ctr2_re .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N45
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|WideOr0~0 (
// Equation(s):
// \my_int|counter_wrapper2_inst|WideOr0~0_combout  = ( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q  & ( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) ) )

	.dataa(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.dataf(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper2_inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|WideOr0~0 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|WideOr0~0 .lut_mask = 64'h0000000000005555;
defparam \my_int|counter_wrapper2_inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \my_int|FSM|WideOr3 (
// Equation(s):
// \my_int|FSM|WideOr3~combout  = ( \my_int|FSM|next_state.1000~q  ) # ( !\my_int|FSM|next_state.1000~q  & ( (((\my_int|FSM|next_state.0011~q ) # (\my_int|FSM|next_state.0101~q )) # (\my_int|FSM|next_state.0100~q )) # (\my_int|FSM|next_state.0110~q ) ) )

	.dataa(!\my_int|FSM|next_state.0110~q ),
	.datab(!\my_int|FSM|next_state.0100~q ),
	.datac(!\my_int|FSM|next_state.0101~q ),
	.datad(!\my_int|FSM|next_state.0011~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|next_state.1000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr3 .extended_lut = "off";
defparam \my_int|FSM|WideOr3 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \my_int|FSM|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \my_int|FSM|ctr2_en (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|ctr2_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|ctr2_en .is_wysiwyg = "true";
defparam \my_int|FSM|ctr2_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N27
cyclonev_lcell_comb \my_int|FSM|WideOr6 (
// Equation(s):
// \my_int|FSM|WideOr6~combout  = ( \my_int|FSM|next_state.0101~q  ) # ( !\my_int|FSM|next_state.0101~q  & ( (\my_int|FSM|next_state.0100~q ) # (\my_int|FSM|next_state.0011~q ) ) )

	.dataa(!\my_int|FSM|next_state.0011~q ),
	.datab(!\my_int|FSM|next_state.0100~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|FSM|next_state.0101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr6 .extended_lut = "off";
defparam \my_int|FSM|WideOr6 .lut_mask = 64'h77777777FFFFFFFF;
defparam \my_int|FSM|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N28
dffeas \my_int|FSM|ctr2_blk (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|ctr2_blk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|ctr2_blk .is_wysiwyg = "true";
defparam \my_int|FSM|ctr2_blk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N48
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|WideOr0~1 (
// Equation(s):
// \my_int|counter_wrapper2_inst|WideOr0~1_combout  = ( \my_int|FSM|ctr2_blk~q  & ( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ( 
// (\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & 
// (\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))) ) ) ) # ( !\my_int|FSM|ctr2_blk~q  & ( 
// !\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ( (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & 
// (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & 
// !\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))) ) ) )

	.dataa(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datae(!\my_int|FSM|ctr2_blk~q ),
	.dataf(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper2_inst|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|WideOr0~1 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|WideOr0~1 .lut_mask = 64'h8000000000000001;
defparam \my_int|counter_wrapper2_inst|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N57
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|enable (
// Equation(s):
// \my_int|counter_wrapper2_inst|enable~combout  = ( \my_int|counter_wrapper2_inst|WideOr0~1_combout  & ( (\my_int|FSM|ctr2_en~q  & ((!\my_int|counter_wrapper2_inst|WideOr0~2_combout ) # (!\my_int|counter_wrapper2_inst|WideOr0~0_combout ))) ) ) # ( 
// !\my_int|counter_wrapper2_inst|WideOr0~1_combout  & ( \my_int|FSM|ctr2_en~q  ) )

	.dataa(!\my_int|counter_wrapper2_inst|WideOr0~2_combout ),
	.datab(!\my_int|counter_wrapper2_inst|WideOr0~0_combout ),
	.datac(!\my_int|FSM|ctr2_en~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper2_inst|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper2_inst|enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|enable .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|enable .lut_mask = 64'h0F0F0F0F0E0E0E0E;
defparam \my_int|counter_wrapper2_inst|enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N3
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N6
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N8
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N9
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N12
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N14
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N15
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N16
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N18
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N20
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N21
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N22
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N24
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N26
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N27
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N28
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N30
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N33
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  = CARRY(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.cout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF00005555;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N34
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N36
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout  = SUM(( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] ) + ( GND ) + ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .lut_mask = 64'h0000FFFF00003333;
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N37
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N10
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N36
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|WideOr0~2 (
// Equation(s):
// \my_int|counter_wrapper2_inst|WideOr0~2_combout  = ( \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & ( 
// \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q  & ( (\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & 
// (!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] & (!\my_int|FSM|ctr2_blk~q  $ (\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12])))) ) ) )

	.dataa(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datab(!\my_int|FSM|ctr2_blk~q ),
	.datac(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datad(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datae(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.dataf(!\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper2_inst|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|WideOr0~2 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|WideOr0~2 .lut_mask = 64'h0000000000004100;
defparam \my_int|counter_wrapper2_inst|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N54
cyclonev_lcell_comb \my_int|counter_wrapper2_inst|WideOr0 (
// Equation(s):
// \my_int|counter_wrapper2_inst|WideOr0~combout  = ( \my_int|counter_wrapper2_inst|WideOr0~1_combout  & ( (\my_int|counter_wrapper2_inst|WideOr0~2_combout  & \my_int|counter_wrapper2_inst|WideOr0~0_combout ) ) )

	.dataa(!\my_int|counter_wrapper2_inst|WideOr0~2_combout ),
	.datab(!\my_int|counter_wrapper2_inst|WideOr0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper2_inst|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|counter_wrapper2_inst|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|WideOr0 .extended_lut = "off";
defparam \my_int|counter_wrapper2_inst|WideOr0 .lut_mask = 64'h0000000011111111;
defparam \my_int|counter_wrapper2_inst|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N9
cyclonev_lcell_comb \my_int|FSM|Selector9~0 (
// Equation(s):
// \my_int|FSM|Selector9~0_combout  = ( \my_int|FSM|next_state.0001~q  & ( (((\my_int|FSM|next_state.0101~q  & \my_int|counter_wrapper2_inst|WideOr0~combout )) # (\my_int|FSM|next_state.0111~q )) # (\my_int|counter_wrapper1_inst|WideOr0~combout ) ) ) # ( 
// !\my_int|FSM|next_state.0001~q  & ( (!\my_int|FSM|next_state.0101~q  & (((!\my_int|counter_wrapper1_inst|WideOr0~combout  & \my_int|FSM|next_state.0111~q )))) # (\my_int|FSM|next_state.0101~q  & (((!\my_int|counter_wrapper1_inst|WideOr0~combout  & 
// \my_int|FSM|next_state.0111~q )) # (\my_int|counter_wrapper2_inst|WideOr0~combout ))) ) )

	.dataa(!\my_int|FSM|next_state.0101~q ),
	.datab(!\my_int|counter_wrapper2_inst|WideOr0~combout ),
	.datac(!\my_int|counter_wrapper1_inst|WideOr0~combout ),
	.datad(!\my_int|FSM|next_state.0111~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|next_state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector9~0 .extended_lut = "off";
defparam \my_int|FSM|Selector9~0 .lut_mask = 64'h11F111F11FFF1FFF;
defparam \my_int|FSM|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \my_int|FSM|next_state.0111 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.0111 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.0111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N6
cyclonev_lcell_comb \my_int|FSM|Selector13~0 (
// Equation(s):
// \my_int|FSM|Selector13~0_combout  = ( \my_int|counter_wrapper1_inst|WideOr0~combout  & ( ((\my_int|counter_wrapper2_inst|WideOr0~combout  & \my_int|FSM|next_state.1000~q )) # (\my_int|FSM|next_state.0111~q ) ) ) # ( 
// !\my_int|counter_wrapper1_inst|WideOr0~combout  & ( (\my_int|counter_wrapper2_inst|WideOr0~combout  & \my_int|FSM|next_state.1000~q ) ) )

	.dataa(gnd),
	.datab(!\my_int|counter_wrapper2_inst|WideOr0~combout ),
	.datac(!\my_int|FSM|next_state.1000~q ),
	.datad(!\my_int|FSM|next_state.0111~q ),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper1_inst|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector13~0 .extended_lut = "off";
defparam \my_int|FSM|Selector13~0 .lut_mask = 64'h0303030303FF03FF;
defparam \my_int|FSM|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \my_int|FSM|next_state.1011 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.1011 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.1011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N18
cyclonev_lcell_comb \my_int|FSM|WideOr2~0 (
// Equation(s):
// \my_int|FSM|WideOr2~0_combout  = (\my_int|FSM|next_state.1100~q ) # (\my_int|FSM|next_state.1011~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|next_state.1011~q ),
	.datad(!\my_int|FSM|next_state.1100~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr2~0 .extended_lut = "off";
defparam \my_int|FSM|WideOr2~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \my_int|FSM|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \my_int|FSM|done_r (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|done_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|done_r .is_wysiwyg = "true";
defparam \my_int|FSM|done_r .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N30
cyclonev_lcell_comb \rreq_itl_fifo~0 (
// Equation(s):
// \rreq_itl_fifo~0_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ( \my_int|FSM|done_r~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.dataf(!\my_int|FSM|done_r~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rreq_itl_fifo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rreq_itl_fifo~0 .extended_lut = "off";
defparam \rreq_itl_fifo~0 .lut_mask = 64'h000000000000FFFF;
defparam \rreq_itl_fifo~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N32
dffeas rreq_itl_fifo(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rreq_itl_fifo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rreq_itl_fifo~q ),
	.prn(vcc));
// synopsys translate_off
defparam rreq_itl_fifo.is_wysiwyg = "true";
defparam rreq_itl_fifo.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N42
cyclonev_lcell_comb \my_int|FSM|Selector6~0 (
// Equation(s):
// \my_int|FSM|Selector6~0_combout  = ( \my_int|FSM|next_state.0100~q  & ( \my_int|counter_wrapper1_inst|WideOr0~combout  & ( (!\my_int|counter_wrapper2_inst|WideOr0~combout ) # ((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b 
// [3] & ((\my_int|FSM|next_state.0011~q ) # (\my_int|FSM|next_state.0010~q )))) ) ) ) # ( !\my_int|FSM|next_state.0100~q  & ( \my_int|counter_wrapper1_inst|WideOr0~combout  & ( (\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] 
// & (((\my_int|FSM|next_state.0011~q  & \my_int|counter_wrapper2_inst|WideOr0~combout )) # (\my_int|FSM|next_state.0010~q ))) ) ) ) # ( \my_int|FSM|next_state.0100~q  & ( !\my_int|counter_wrapper1_inst|WideOr0~combout  ) )

	.dataa(!\my_int|FSM|next_state.0010~q ),
	.datab(!\my_int|FSM|next_state.0011~q ),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\my_int|counter_wrapper2_inst|WideOr0~combout ),
	.datae(!\my_int|FSM|next_state.0100~q ),
	.dataf(!\my_int|counter_wrapper1_inst|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector6~0 .extended_lut = "off";
defparam \my_int|FSM|Selector6~0 .lut_mask = 64'h0000FFFF0507FF07;
defparam \my_int|FSM|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N44
dffeas \my_int|FSM|next_state.0100 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.0100 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.0100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N48
cyclonev_lcell_comb \my_int|FSM|always0~0 (
// Equation(s):
// \my_int|FSM|always0~0_combout  = ( \my_int|counter_wrapper2_inst|WideOr0~1_combout  & ( \my_int|counter_wrapper1_inst|WideOr0~0_combout  & ( (\my_int|counter_wrapper1_inst|WideOr0~1_combout  & (\my_int|counter_wrapper2_inst|WideOr0~2_combout  & 
// (\my_int|counter_wrapper2_inst|WideOr0~0_combout  & \my_int|counter_wrapper1_inst|WideOr0~2_combout ))) ) ) )

	.dataa(!\my_int|counter_wrapper1_inst|WideOr0~1_combout ),
	.datab(!\my_int|counter_wrapper2_inst|WideOr0~2_combout ),
	.datac(!\my_int|counter_wrapper2_inst|WideOr0~0_combout ),
	.datad(!\my_int|counter_wrapper1_inst|WideOr0~2_combout ),
	.datae(!\my_int|counter_wrapper2_inst|WideOr0~1_combout ),
	.dataf(!\my_int|counter_wrapper1_inst|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|always0~0 .extended_lut = "off";
defparam \my_int|FSM|always0~0 .lut_mask = 64'h0000000000000001;
defparam \my_int|FSM|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N33
cyclonev_lcell_comb \my_int|FSM|next_state~20 (
// Equation(s):
// \my_int|FSM|next_state~20_combout  = ( \my_int|FSM|always0~0_combout  & ( (\my_int|FSM|next_state.0100~q  & \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|next_state.0100~q ),
	.datac(gnd),
	.datad(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datae(gnd),
	.dataf(!\my_int|FSM|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|next_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|next_state~20 .extended_lut = "off";
defparam \my_int|FSM|next_state~20 .lut_mask = 64'h0000000000330033;
defparam \my_int|FSM|next_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N35
dffeas \my_int|FSM|next_state.0011 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|next_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.0011 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.0011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N57
cyclonev_lcell_comb \my_int|FSM|Selector5~0 (
// Equation(s):
// \my_int|FSM|Selector5~0_combout  = ( \my_int|counter_wrapper1_inst|WideOr0~0_combout  & ( (\my_int|FSM|next_state.0010~q  & ((!\my_int|counter_wrapper1_inst|WideOr0~1_combout ) # (!\my_int|counter_wrapper1_inst|WideOr0~2_combout ))) ) ) # ( 
// !\my_int|counter_wrapper1_inst|WideOr0~0_combout  & ( \my_int|FSM|next_state.0010~q  ) )

	.dataa(!\my_int|counter_wrapper1_inst|WideOr0~1_combout ),
	.datab(gnd),
	.datac(!\my_int|counter_wrapper1_inst|WideOr0~2_combout ),
	.datad(!\my_int|FSM|next_state.0010~q ),
	.datae(gnd),
	.dataf(!\my_int|counter_wrapper1_inst|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector5~0 .extended_lut = "off";
defparam \my_int|FSM|Selector5~0 .lut_mask = 64'h00FF00FF00FA00FA;
defparam \my_int|FSM|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \my_int|FSM|Selector5~1 (
// Equation(s):
// \my_int|FSM|Selector5~1_combout  = ( \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \my_int|FSM|always0~0_combout  & ( ((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & 
// !\my_int|FSM|next_state.0000~q )) # (\my_int|FSM|Selector5~0_combout ) ) ) ) # ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( \my_int|FSM|always0~0_combout  & ( \my_int|FSM|Selector5~0_combout  ) ) ) # ( 
// \my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\my_int|FSM|always0~0_combout  & ( (((\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & !\my_int|FSM|next_state.0000~q )) # 
// (\my_int|FSM|Selector5~0_combout )) # (\my_int|FSM|next_state.0011~q ) ) ) ) # ( !\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & ( !\my_int|FSM|always0~0_combout  & ( (\my_int|FSM|Selector5~0_combout ) # 
// (\my_int|FSM|next_state.0011~q ) ) ) )

	.dataa(!\my_int|FSM|next_state.0011~q ),
	.datab(!\my_int|FSM|Selector5~0_combout ),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\my_int|FSM|next_state.0000~q ),
	.datae(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.dataf(!\my_int|FSM|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector5~1 .extended_lut = "off";
defparam \my_int|FSM|Selector5~1 .lut_mask = 64'h77777F7733333F33;
defparam \my_int|FSM|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \my_int|FSM|next_state.0010 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.0010 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N48
cyclonev_lcell_comb \my_int|FSM|Selector8~0 (
// Equation(s):
// \my_int|FSM|Selector8~0_combout  = ( \my_int|FSM|next_state.0110~q  & ( \my_int|counter_wrapper1_inst|WideOr0~combout  & ( (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (((\my_int|FSM|next_state.0011~q  & 
// \my_int|counter_wrapper2_inst|WideOr0~combout )) # (\my_int|FSM|next_state.0010~q ))) ) ) ) # ( !\my_int|FSM|next_state.0110~q  & ( \my_int|counter_wrapper1_inst|WideOr0~combout  & ( 
// (!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] & (((\my_int|FSM|next_state.0011~q  & \my_int|counter_wrapper2_inst|WideOr0~combout )) # (\my_int|FSM|next_state.0010~q ))) ) ) ) # ( \my_int|FSM|next_state.0110~q  & ( 
// !\my_int|counter_wrapper1_inst|WideOr0~combout  ) )

	.dataa(!\my_int|FSM|next_state.0010~q ),
	.datab(!\my_int|FSM|next_state.0011~q ),
	.datac(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\my_int|counter_wrapper2_inst|WideOr0~combout ),
	.datae(!\my_int|FSM|next_state.0110~q ),
	.dataf(!\my_int|counter_wrapper1_inst|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|Selector8~0 .extended_lut = "off";
defparam \my_int|FSM|Selector8~0 .lut_mask = 64'h0000FFFF50705070;
defparam \my_int|FSM|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N50
dffeas \my_int|FSM|next_state.0110 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|next_state.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|next_state.0110 .is_wysiwyg = "true";
defparam \my_int|FSM|next_state.0110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N3
cyclonev_lcell_comb \my_int|FSM|WideOr0 (
// Equation(s):
// \my_int|FSM|WideOr0~combout  = ((\my_int|FSM|next_state.0111~q ) # (\my_int|FSM|next_state.0100~q )) # (\my_int|FSM|next_state.0110~q )

	.dataa(!\my_int|FSM|next_state.0110~q ),
	.datab(!\my_int|FSM|next_state.0100~q ),
	.datac(gnd),
	.datad(!\my_int|FSM|next_state.0111~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr0 .extended_lut = "off";
defparam \my_int|FSM|WideOr0 .lut_mask = 64'h77FF77FF77FF77FF;
defparam \my_int|FSM|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \my_int|FSM|p1mode (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|p1mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|p1mode .is_wysiwyg = "true";
defparam \my_int|FSM|p1mode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N30
cyclonev_lcell_comb \my_int|FSM|WideOr0~0 (
// Equation(s):
// \my_int|FSM|WideOr0~0_combout  = ( \my_int|FSM|next_state.0110~q  ) # ( !\my_int|FSM|next_state.0110~q  & ( \my_int|FSM|next_state.0100~q  ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|next_state.0100~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|FSM|next_state.0110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr0~0 .extended_lut = "off";
defparam \my_int|FSM|WideOr0~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \my_int|FSM|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \my_int|FSM|ram2_we (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|ram2_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|ram2_we .is_wysiwyg = "true";
defparam \my_int|FSM|ram2_we .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N52
dffeas \my_int|data_delay1 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clk~input_o ),
	.clrn(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|data_delay1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|data_delay1 .is_wysiwyg = "true";
defparam \my_int|data_delay1 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N41
dffeas \my_int|data_delay2 (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_int|data_delay1~q ),
	.clrn(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|data_delay2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|data_delay2 .is_wysiwyg = "true";
defparam \my_int|data_delay2 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N7
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\my_int|FSM|ctr2_re~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_int|counter_wrapper2_inst|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE .is_wysiwyg = "true";
defparam \my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \my_int|pi2_value[0]~0 (
// Equation(s):
// \my_int|pi2_value[0]~0_combout  = ( \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [0] & ( \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [0] ) ) # ( !\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [0] & ( 
// \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [0] & ( !\my_int|FSM|ctr2_blk~q  ) ) ) # ( \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [0] & ( !\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [0] & ( 
// \my_int|FSM|ctr2_blk~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|ctr2_blk~q ),
	.datad(gnd),
	.datae(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[0]~0 .extended_lut = "off";
defparam \my_int|pi2_value[0]~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \my_int|pi2_value[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y8_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
// synopsys translate_on

// Location: M10K_X11_Y7_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N39
cyclonev_lcell_comb \my_int|pi2_value[1]~1 (
// Equation(s):
// \my_int|pi2_value[1]~1_combout  = ( \my_int|FSM|ctr2_blk~q  & ( \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [1] ) ) # ( !\my_int|FSM|ctr2_blk~q  & ( \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [1] ) )

	.dataa(gnd),
	.datab(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(!\my_int|FSM|ctr2_blk~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[1]~1 .extended_lut = "off";
defparam \my_int|pi2_value[1]~1 .lut_mask = 64'h0F0F33330F0F3333;
defparam \my_int|pi2_value[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "78787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "78787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "78787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \my_int|pi2_value[2]~2 (
// Equation(s):
// \my_int|pi2_value[2]~2_combout  = ( \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [2] & ( (!\my_int|FSM|ctr2_blk~q ) # (\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [2]) ) ) # ( 
// !\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [2] & ( (\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [2] & \my_int|FSM|ctr2_blk~q ) ) )

	.dataa(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(!\my_int|FSM|ctr2_blk~q ),
	.datad(gnd),
	.datae(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[2]~2 .extended_lut = "off";
defparam \my_int|pi2_value[2]~2 .lut_mask = 64'h0505F5F50505F5F5;
defparam \my_int|pi2_value[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y11_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "3BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC4";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "3BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC4";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "3BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC4";
// synopsys translate_on

// Location: M10K_X11_Y5_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \my_int|pi2_value[3]~3 (
// Equation(s):
// \my_int|pi2_value[3]~3_combout  = ( \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [3] & ( (\my_int|FSM|ctr2_blk~q ) # (\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [3]) ) ) # ( 
// !\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [3] & ( (\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [3] & !\my_int|FSM|ctr2_blk~q ) ) )

	.dataa(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|FSM|ctr2_blk~q ),
	.datae(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[3]~3 .extended_lut = "off";
defparam \my_int|pi2_value[3]~3 .lut_mask = 64'h550055FF550055FF;
defparam \my_int|pi2_value[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y6_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \my_int|pi2_value[4]~4 (
// Equation(s):
// \my_int|pi2_value[4]~4_combout  = ( \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [4] & ( (!\my_int|FSM|ctr2_blk~q ) # (\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [4]) ) ) # ( 
// !\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [4] & ( (\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [4] & \my_int|FSM|ctr2_blk~q ) ) )

	.dataa(gnd),
	.datab(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\my_int|FSM|ctr2_blk~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[4]~4 .extended_lut = "off";
defparam \my_int|pi2_value[4]~4 .lut_mask = 64'h03030303F3F3F3F3;
defparam \my_int|pi2_value[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4CE0A4CCCDD999B1A31F1B333226664E54E0E4CCCDD999B08B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4CE0A4CCCDD999B1A31F1B333226664E5";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "4E0E4CCCDD999B08B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4CE0A4CCCDD999B1A31F1B333226664E54E0E4CCCDD999B08B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4CE0A4CCCDD999B1A";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "31F1B333226664E54E0E4CCCDD999B08B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4CE0A4CCCDD999B1A31F1B333226664E54E0E4CCCDD999B08B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \my_int|pi2_value[5]~5 (
// Equation(s):
// \my_int|pi2_value[5]~5_combout  = ( \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [5] & ( (!\my_int|FSM|ctr2_blk~q ) # (\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [5]) ) ) # ( 
// !\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [5] & ( (\my_int|FSM|ctr2_blk~q  & \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [5]) ) )

	.dataa(!\my_int|FSM|ctr2_blk~q ),
	.datab(gnd),
	.datac(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[5]~5 .extended_lut = "off";
defparam \my_int|pi2_value[5]~5 .lut_mask = 64'h05050505AFAFAFAF;
defparam \my_int|pi2_value[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y4_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "9494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D2525ADADA5A4B4B49486B2B6969692D2DAD252525A5B4B4B6A59494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D2525ADADA5A4B4B49486B2B6969692D2DAD";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "252525A5B4B4B6A59494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D2525ADADA5A4B4B49486B2B6969692D2DAD252525A5B4B4B6A59494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D2525ADADA5A4B4B4948";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "6B2B6969692D2DAD252525A5B4B4B6A59494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D2525ADADA5A4B4B49486B2B6969692D2DAD252525A5B4B4B6A59494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D252";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "F502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40A";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "F502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40A";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "F502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40A";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N57
cyclonev_lcell_comb \my_int|pi2_value[6]~6 (
// Equation(s):
// \my_int|pi2_value[6]~6_combout  = (!\my_int|FSM|ctr2_blk~q  & (\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [6])) # (\my_int|FSM|ctr2_blk~q  & ((\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [6])))

	.dataa(!\my_int|FSM|ctr2_blk~q ),
	.datab(gnd),
	.datac(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[6]~6 .extended_lut = "off";
defparam \my_int|pi2_value[6]~6 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \my_int|pi2_value[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y3_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A85FA05FA05EA15EA07E817E817E857A057A857A05EA15E805EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A85FA05FA05EA15EA07E817E817E857A05";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "7A857A05EA15E805EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A85FA05FA05EA15EA07E817E817E857A057A857A05EA15E805EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A85FA05FA05EA15EA0";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "7E817E817E857A057A857A05EA15E805EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A85FA05FA05EA15EA07E817E817E857A057A857A05EA15E805EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A8";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "BBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444E";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "BBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444E";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "BBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444E";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \my_int|pi2_value[7]~7 (
// Equation(s):
// \my_int|pi2_value[7]~7_combout  = (!\my_int|FSM|ctr2_blk~q  & (\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [7])) # (\my_int|FSM|ctr2_blk~q  & ((\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(!\my_int|FSM|ctr2_blk~q ),
	.datab(gnd),
	.datac(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[7]~7 .extended_lut = "off";
defparam \my_int|pi2_value[7]~7 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \my_int|pi2_value[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC441BBBE4441BBAE4443BBAC4453BBEC4413BBEC441BBAE4441BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC441BBBE4441BBAE4443BBAC4453BBEC441";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "3BBEC441BBAE4441BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC441BBBE4441BBAE4443BBAC4453BBEC4413BBEC441BBAE4441BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC441BBBE4441BBAE444";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "3BBAC4453BBEC4413BBEC441BBAE4441BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC441BBBE4441BBAE4443BBAC4453BBEC4413BBEC441BBAE4441BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC44";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \my_int|pi2_value[8]~8 (
// Equation(s):
// \my_int|pi2_value[8]~8_combout  = ( \my_int|FSM|ctr2_blk~q  & ( \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\my_int|FSM|ctr2_blk~q  & ( \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [8] ) )

	.dataa(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(!\my_int|FSM|ctr2_blk~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[8]~8 .extended_lut = "off";
defparam \my_int|pi2_value[8]~8 .lut_mask = 64'h0F0F55550F0F5555;
defparam \my_int|pi2_value[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y9_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "9397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D7CC6C28281393D7D6EC6828291397D7D66C6828299397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D7CC6C28281393D7D6EC682829";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "1397D7D66C6828299397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D7CC6C28281393D7D6EC6828291397D7D66C6828299397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D7CC6C2828";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "1393D7D6EC6828291397D7D66C6828299397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D7CC6C28281393D7D6EC6828291397D7D66C6828299397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C2828";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \my_int|pi2_value[9]~9 (
// Equation(s):
// \my_int|pi2_value[9]~9_combout  = (!\my_int|FSM|ctr2_blk~q  & (\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [9])) # (\my_int|FSM|ctr2_blk~q  & ((\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [9])))

	.dataa(!\my_int|FSM|ctr2_blk~q ),
	.datab(gnd),
	.datac(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[9]~9 .extended_lut = "off";
defparam \my_int|pi2_value[9]~9 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \my_int|pi2_value[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "67ABCD01E5AB4F45A9FF335599FD33D7997D32FE985430FE1A10F4AA6600CCA86682CC2867ABCD0165AB4F05A1EF335599FD33D7997D32FE985430FE1A50F4BA6600CCAA6682CC2866ABCD0167AB4F01A1EF335599FF33D7997D33FE985432FE1A54B4BA7600CCAA6682CC2866ABCD0167AB4F01E1EF235599FF33D7997D33DF985432FE1A54B0BA5600CCAA6602CC286682CD0167ABCF01E5EF0B5599FF3357997D33D7985432FE9A54B0FA5E10CCAA6602CC286682CD0167ABCF01E5AF0B4599FF3355997D33D7995432FE9854B0FE5E10CCAA6600CC286682CC0167ABCD01E5AB4B4589FF3355997D33D7995432FE9854B0FE1E10DCAA6600CC286682CC20";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "67ABCD01E5AB4F45A9FF335599FD33D7997D32FE985430FE1A10F4AA6600CCA86682CC2867ABCD0165AB4F05A1EF335599FD33D7997D32FE985430FE1A50F4BA6600CCAA6682CC2866ABCD0167AB4F01A1EF335599FF33D7997D33FE985432FE1A54B4BA7600CCAA6682CC2866ABCD0167AB4F01E1EF235599FF33D7997D33DF985432FE1A54B0BA5600CCAA6602CC286682CD0167ABCF01E5EF0B5599FF3357997D33D7985432FE9A54B0FA5E10CCAA6602CC286682CD0167ABCF01E5AF0B4599FF3355997D33D7995432FE9854B0FE5E10CCAA6600CC286682CC0167ABCD01E5AB4B4589FF3355997D33D7995432FE9854B0FE1E10DCAA6600CC286682CC20";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "67ABCD01E5AB4F45A9FF335599FD33D7997D32FE985430FE1A10F4AA6600CCA86682CC2867ABCD0165AB4F05A1EF335599FD33D7997D32FE985430FE1A50F4BA6600CCAA6682CC2866ABCD0167AB4F01A1EF335599FF33D7997D33FE985432FE1A54B4BA7600CCAA6682CC2866ABCD0167AB4F01E1EF235599FF33D7997D33DF985432FE1A54B0BA5600CCAA6602CC286682CD0167ABCF01E5EF0B5599FF3357997D33D7985432FE9A54B0FA5E10CCAA6602CC286682CD0167ABCF01E5AF0B4599FF3355997D33D7995432FE9854B0FE5E10CCAA6600CC286682CC0167ABCD01E5AB4B4589FF3355997D33D7995432FE9854B0FE1E10DCAA6600CC286682CC20";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00400000000000000000000800000100000000200000008004000000000012000000000000000000400008000001000000002000000000040000000000108000000000000002004000080000010000000020000000000400000000001080000000000000020040000800000000000000200000010004000000000000800000000000001200400000000000000000000800000100000000200000008004000000000012000000000000000000400008000001000000002000000000040000000000108000000000000002004000080000010000000020000000000400000000001080000000000000020040000800000000000000200000010004000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "80000000000000120040000000000000000000080000010000000020000000800400000000001200000000000000000040000800000100000000200000000004000000000010800000000000000200400008000001000000002000000000040000000000108000000000000002004000080000000000000020000001000400000000000080000000000000120040000000000000000000080000010000000020000000800400000000001200000000000000000040000800000100000000200000000004000000000010800000000000000200400008000001000000002000000000040000000000108000000000000002004000080000000000000020000001";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00040000000000008000000000000012004000000000000000000008000001000000002000000080040000000000120000000000000000004000080000010000000020000000000400000000001080000000000000020040000800000100000000200000000004000000000010800000000000000200400008000000000000002000000100040000000000008000000000000012004000000000000000000008000001000000002000000080040000000000120000000000000000004000080000010000000020000000000400000000001080000000000000020040000800000100000000200000000004000000000010800000000000000200400008000000";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \my_int|pi2_value[10]~10 (
// Equation(s):
// \my_int|pi2_value[10]~10_combout  = (!\my_int|FSM|ctr2_blk~q  & ((\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [10]))) # (\my_int|FSM|ctr2_blk~q  & (\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [10]))

	.dataa(!\my_int|FSM|ctr2_blk~q ),
	.datab(gnd),
	.datac(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[10]~10 .extended_lut = "off";
defparam \my_int|pi2_value[10]~10 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \my_int|pi2_value[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "27487A0988B685A6504132002F1C48CB90A28514404132082D1C8CE3D0A2011426417A0808B685E2D0010210270C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48E390A2851442413208091C84E3D020011426487A0908B685E2504122002F1C48CB90A28534404132082D1CC8E3D0A2011426417A08099E85E2D0010214270C784990A285B4404132002F1C48E390A2051406417A08091E84E3D02000142748780988B285A6404132002F1C48CB90A2851440413208291C84E3D0A2011426417A0908B685E2500102102F1C484990A28534404132082F1CC8E390A2011426417A08099E84E3";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "D00100142748784980A285B6404132002F1C48E390A2851442417208091C84E3D020011427487A0908B685E6504132002F1C48CB90A28514404132082D1C8CE3D0A2011426417A0809B685E2D0010214270C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48C390A2851442413208291C84E3D0A0011426417A0908B685E2504102002F1C484B90A28534404132082D1CC8E3D0A2011426417A08099E85E2D0010214274C784990A285B6404132002F1C48E390A2051406417A08091C84E3D020011427487A0988B685A6504132002F1C48CB90A2851440413208291C84E3D0A2011426417A08";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "08B685E2500102102F1C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48E390A2851442417208091C84E3D020011426487A0908B685E2504132002F1C48CB90A28514404132082D1CCCE3D0A2011426417A0809B685E2D0010214270C584990A28534404132082F1C48E390A2051406417A08091E84E3D02000142748780988B285B6404132002F1C48CB90A2851442413208291C84E3D0A0011426417A0908B685E2500102102F1C484990A28534404132082F1CC8E3D0A2011426417A08099E84E2D00100142748784980A285B6404132002F1C48E390A2051446417A08091C84E3D0200114";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N45
cyclonev_lcell_comb \my_int|pi2_value[11]~11 (
// Equation(s):
// \my_int|pi2_value[11]~11_combout  = ( \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|ctr2_blk~q ) # (\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [11]) ) ) # ( 
// !\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [11] & ( (\my_int|FSM|ctr2_blk~q  & \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(!\my_int|FSM|ctr2_blk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[11]~11 .extended_lut = "off";
defparam \my_int|pi2_value[11]~11 .lut_mask = 64'h00550055AAFFAAFF;
defparam \my_int|pi2_value[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y6_N0
cyclonev_ram_block \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "pi2_small.mif";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "interleaver:my_int|pi2_small:pi2_small_inst|altsyncram:altsyncram_component|altsyncram_nhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_small_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "pi2_large.mif";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "interleaver:my_int|pi2_large:pi2_large_inst|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "08B685E2500102102F1C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48E390A2851442417208091C84E3D020011426487A0908B685E2504132002F1C48CB90A28514404132082D1CCCE3D0A2011426417A0809B685E2D0010214270C584990A28534404132082F1C48E390A2051406417A08091E84E3D02000142748780988B285B6404132002F1C48CB90A2851442413208291C84E3D0A0011426417A0908B685E2500102102F1C484990A28534404132082F1CC8E3D0A2011426417A08099E84E2D00100142748784980A285B6404132002F1C48E390A2051446417A08091C84E3D0200114";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "27487A0988B685A6504132002F1C48CB90A28514404132082D1C8CE3D0A2011426417A0808B685E2D0010210270C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48E390A2851442413208091C84E3D020011426487A0908B685E2504122002F1C48CB90A28534404132082D1CC8E3D0A2011426417A08099E85E2D0010214270C784990A285B4404132002F1C48E390A2051406417A08091E84E3D02000142748780988B285A6404132002F1C48CB90A2851440413208291C84E3D0A2011426417A0908B685E2500102102F1C484990A28534404132082F1CC8E390A2011426417A08099E84E3";
defparam \my_int|pi2_large_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "D00100142748784980A285B6404132002F1C48E390A2851442417208091C84E3D020011427487A0908B685E6504132002F1C48CB90A28514404132082D1C8CE3D0A2011426417A0809B685E2D0010214270C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48C390A2851442413208291C84E3D0A0011426417A0908B685E2504102002F1C484B90A28534404132082D1CC8E3D0A2011426417A08099E85E2D0010214274C784990A285B6404132002F1C48E390A2051406417A08091C84E3D020011427487A0988B685A6504132002F1C48CB90A2851440413208291C84E3D0A2011426417A08";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \my_int|pi2_value[12]~12 (
// Equation(s):
// \my_int|pi2_value[12]~12_combout  = ( \my_int|FSM|ctr2_blk~q  & ( \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\my_int|FSM|ctr2_blk~q  & ( \my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [12] & ( 
// \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [12] ) ) ) # ( !\my_int|FSM|ctr2_blk~q  & ( !\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [12] & ( \my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [12] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|pi2_small_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(!\my_int|FSM|ctr2_blk~q ),
	.dataf(!\my_int|pi2_large_inst|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi2_value[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi2_value[12]~12 .extended_lut = "off";
defparam \my_int|pi2_value[12]~12 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \my_int|pi2_value[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|ram2_we~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\reset~inputCLKENA0_outclk ),
	.clk1(\reset~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|ram2_we~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_int|data_delay2~q }),
	.portaaddr({\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [11],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~DUPLICATE_q ,\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper2_inst|counter2_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_int|pi2_value[12]~12_combout ,\my_int|pi2_value[11]~11_combout ,\my_int|pi2_value[10]~10_combout ,\my_int|pi2_value[9]~9_combout ,\my_int|pi2_value[8]~8_combout ,\my_int|pi2_value[7]~7_combout ,\my_int|pi2_value[6]~6_combout ,\my_int|pi2_value[5]~5_combout ,
\my_int|pi2_value[4]~4_combout ,\my_int|pi2_value[3]~3_combout ,\my_int|pi2_value[2]~2_combout ,\my_int|pi2_value[1]~1_combout ,\my_int|pi2_value[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|RAM2:RAM2_inst|altsyncram:altsyncram_component|altsyncram_n722:auto_generated|ALTSYNCRAM";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|RAM2_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N33
cyclonev_lcell_comb \my_int|FSM|WideOr4 (
// Equation(s):
// \my_int|FSM|WideOr4~combout  = ( \my_int|FSM|next_state.0010~q  ) # ( !\my_int|FSM|next_state.0010~q  & ( ((\my_int|FSM|next_state.0011~q ) # (\my_int|FSM|next_state.0101~q )) # (\my_int|FSM|next_state.0001~q ) ) )

	.dataa(!\my_int|FSM|next_state.0001~q ),
	.datab(gnd),
	.datac(!\my_int|FSM|next_state.0101~q ),
	.datad(!\my_int|FSM|next_state.0011~q ),
	.datae(gnd),
	.dataf(!\my_int|FSM|next_state.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|FSM|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|FSM|WideOr4 .extended_lut = "off";
defparam \my_int|FSM|WideOr4 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \my_int|FSM|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N34
dffeas \my_int|FSM|ram1_we (
	.clk(\reset~inputCLKENA0_outclk ),
	.d(\my_int|FSM|WideOr4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_int|FSM|ram1_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_int|FSM|ram1_we .is_wysiwyg = "true";
defparam \my_int|FSM|ram1_we .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N42
cyclonev_lcell_comb \my_int|pi1_value[0]~0 (
// Equation(s):
// \my_int|pi1_value[0]~0_combout  = ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [0] & ( (\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [0]) # (\my_int|FSM|ctr1_blk~q ) ) ) # ( 
// !\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [0] & ( (!\my_int|FSM|ctr1_blk~q  & \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [0]) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|ctr1_blk~q ),
	.datac(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[0]~0 .extended_lut = "off";
defparam \my_int|pi1_value[0]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \my_int|pi1_value[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N3
cyclonev_lcell_comb \my_int|pi1_value[1]~1 (
// Equation(s):
// \my_int|pi1_value[1]~1_combout  = ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [1] & ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [1] ) ) # ( !\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [1] & ( 
// \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [1] & ( \my_int|FSM|ctr1_blk~q  ) ) ) # ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [1] & ( !\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [1] & ( 
// !\my_int|FSM|ctr1_blk~q  ) ) )

	.dataa(!\my_int|FSM|ctr1_blk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[1]~1 .extended_lut = "off";
defparam \my_int|pi1_value[1]~1 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \my_int|pi1_value[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "78787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "78787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "78787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878787878";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \my_int|pi1_value[2]~2 (
// Equation(s):
// \my_int|pi1_value[2]~2_combout  = ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [2] & ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [2] ) ) # ( !\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [2] & ( 
// \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [2] & ( \my_int|FSM|ctr1_blk~q  ) ) ) # ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [2] & ( !\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [2] & ( 
// !\my_int|FSM|ctr1_blk~q  ) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|ctr1_blk~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[2]~2 .extended_lut = "off";
defparam \my_int|pi1_value[2]~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \my_int|pi1_value[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "3BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC4";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "3BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC4";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "3BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC43BC4";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54AB54";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \my_int|pi1_value[3]~3 (
// Equation(s):
// \my_int|pi1_value[3]~3_combout  = ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [3] & ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [3] & ( 
// \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [3] & ( \my_int|FSM|ctr1_blk~q  ) ) ) # ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [3] & ( !\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [3] & ( 
// !\my_int|FSM|ctr1_blk~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|ctr1_blk~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[3]~3 .extended_lut = "off";
defparam \my_int|pi1_value[3]~3 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \my_int|pi1_value[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y10_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398CC673398";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682B97D4682";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N21
cyclonev_lcell_comb \my_int|pi1_value[4]~4 (
// Equation(s):
// \my_int|pi1_value[4]~4_combout  = ( \my_int|FSM|ctr1_blk~q  & ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\my_int|FSM|ctr1_blk~q  & ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [4] ) )

	.dataa(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\my_int|FSM|ctr1_blk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[4]~4 .extended_lut = "off";
defparam \my_int|pi1_value[4]~4 .lut_mask = 64'h00FF00FF55555555;
defparam \my_int|pi1_value[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A5AD296B5A52D694A";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4CE0A4CCCDD999B1A31F1B333226664E54E0E4CCCDD999B08B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4CE0A4CCCDD999B1A31F1B333226664E5";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "4E0E4CCCDD999B08B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4CE0A4CCCDD999B1A31F1B333226664E54E0E4CCCDD999B08B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4CE0A4CCCDD999B1A";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "31F1B333226664E54E0E4CCCDD999B08B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4CE0A4CCCDD999B1A31F1B333226664E54E0E4CCCDD999B08B1B1B333226664F74E4E4CC4DD999A08B1B1B31B226665774A4E4CE4DD998888B5B1B31B226677770A4E44E4DD988888F5B19B1B226777730A4E64E4DD88088CF5B19B1B2275F7330A4664E4DC8A08CCF5999B1B2375F3330A6664E4CC0A0CCCF5999B1B31F5B333026664E4";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \my_int|pi1_value[5]~5 (
// Equation(s):
// \my_int|pi1_value[5]~5_combout  = ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [5] & ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|FSM|ctr1_blk~q  ) ) ) # ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [5] & ( !\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [5] & ( 
// \my_int|FSM|ctr1_blk~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|ctr1_blk~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[5]~5 .extended_lut = "off";
defparam \my_int|pi1_value[5]~5 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \my_int|pi1_value[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "F502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40A";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "F502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40A";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "F502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40AF502BD40AFD02BF50AFD42BF502FD40A";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "9494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D2525ADADA5A4B4B49486B2B6969692D2DAD252525A5B4B4B6A59494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D2525ADADA5A4B4B49486B2B6969692D2DAD";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "252525A5B4B4B6A59494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D2525ADADA5A4B4B49486B2B6969692D2DAD252525A5B4B4B6A59494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D2525ADADA5A4B4B4948";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "6B2B6969692D2DAD252525A5B4B4B6A59494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D2525ADADA5A4B4B49486B2B6969692D2DAD252525A5B4B4B6A59494969696D2D252DADADA524B4B485A6B6B6949692D2D2D212525ADB4B4A5A5949496B696D2D2D29EDAD2524B4A5A5A6B6B4949692D2D2961252DADB4A525A59494B6B696D0D2969ED2D2524A5ADA5A6B4B4949692F2969612D2DADA52525A594B4B6B694D0969696D2D252";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N15
cyclonev_lcell_comb \my_int|pi1_value[6]~6 (
// Equation(s):
// \my_int|pi1_value[6]~6_combout  = ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [6] & ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|FSM|ctr1_blk~q  ) ) ) # ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [6] & ( !\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [6] & ( 
// \my_int|FSM|ctr1_blk~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_int|FSM|ctr1_blk~q ),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[6]~6 .extended_lut = "off";
defparam \my_int|pi1_value[6]~6 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \my_int|pi1_value[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A85FA05FA05EA15EA07E817E817E857A057A857A05EA15E805EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A85FA05FA05EA15EA07E817E817E857A05";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "7A857A05EA15E805EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A85FA05FA05EA15EA07E817E817E857A057A857A05EA15E805EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A85FA05FA05EA15EA0";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "7E817E817E857A057A857A05EA15E805EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A85FA05FA05EA15EA07E817E817E857A057A857A05EA15E805EA15E817E857A857A05FA057A15EA05F817E815E817A857A817A85FA15EA05FA15EA17E817A857A81FA057A85EA05FA07E815EA17E857A817E857A05EA057A05EA15E817E855A817E057A857A05FA05F815EA15E817A817E817A85FA057A85FA15EA17E815AA17E817A857A8";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "BBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444E";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "BBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444E";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "BBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444EBBB90444EBBB90444EBBB904446BBBB14446FBBB14446FBBB14446FBBB94444E";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \my_int|pi1_value[7]~7 (
// Equation(s):
// \my_int|pi1_value[7]~7_combout  = ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [7] & ( (\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [7]) # (\my_int|FSM|ctr1_blk~q ) ) ) # ( 
// !\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [7] & ( (!\my_int|FSM|ctr1_blk~q  & \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [7]) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|ctr1_blk~q ),
	.datac(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[7]~7 .extended_lut = "off";
defparam \my_int|pi1_value[7]~7 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \my_int|pi1_value[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC441BBBE4441BBAE4443BBAC4453BBEC4413BBEC441BBAE4441BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC441BBBE4441BBAE4443BBAC4453BBEC441";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "3BBEC441BBAE4441BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC441BBBE4441BBAE4443BBAC4453BBEC4413BBEC441BBAE4441BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC441BBBE4441BBAE444";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "3BBAC4453BBEC4413BBEC441BBAE4441BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC441BBBE4441BBAE4443BBAC4453BBEC4413BBEC441BBAE4441BBAE4453BBEC4413BBE44413BAE4441BBAC4451BBAC4413BBAC441BBAE4441BBAE4453BBAC4413BBA44413BBE4441BBBC4451BBAC4413BBAC4413BBE44413BBE4451BBAC4411BBAC4413BBEC441BBBE4451BBAE4453BBAC4453BBE44413BBE4451BBAC4451BBAC4453BBEC44";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC7D7D7939928282C6CC7D7D7939128282C6C47D7D7939128282C6C47D7D793933828286C66D7D7D3933828286C6ED7D7D393B828286C6ED7D7D393B828286C6CC";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N45
cyclonev_lcell_comb \my_int|pi1_value[8]~8 (
// Equation(s):
// \my_int|pi1_value[8]~8_combout  = ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [8] & ( (\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [8]) # (\my_int|FSM|ctr1_blk~q ) ) ) # ( 
// !\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [8] & ( (!\my_int|FSM|ctr1_blk~q  & \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [8]) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|ctr1_blk~q ),
	.datac(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[8]~8 .extended_lut = "off";
defparam \my_int|pi1_value[8]~8 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \my_int|pi1_value[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y14_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A01AB01AB8329836DCF54FE54FE567CD6389201AB01AB0329836DC754FE54FE567CD6789211AB01AB0329832DC744FE54FE567CD6789211AB01AB0329832DC765FE54FE547CD67C9230AB01AB01A98329C76DFE54FE54FCD67C9238AB01AB01A98329876DEE54FE54FCD67CD238BB01AB01A98329876DEE54FE54FCD67CD2389A";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "9397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D7CC6C28281393D7D6EC6828291397D7D66C6828299397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D7CC6C28281393D7D6EC682829";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "1397D7D66C6828299397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D7CC6C28281393D7D6EC6828291397D7D66C6828299397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D7CC6C2828";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "1393D7D6EC6828291397D7D66C6828299397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D7CC6C28281393D7D6EC6828291397D7D66C6828299397D7C46C28283B93D7D7C46C28283393D7D6CC6C28291393D7D66C6828299397D7C46C68283B9397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C28283393D7D6CC6C28291393D7D6EC6828291397D7C66C6828399397D7C46C2828";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N57
cyclonev_lcell_comb \my_int|pi1_value[9]~9 (
// Equation(s):
// \my_int|pi1_value[9]~9_combout  = ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [9] & ( (!\my_int|FSM|ctr1_blk~q ) # (\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [9]) ) ) # ( 
// !\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [9] & ( (\my_int|FSM|ctr1_blk~q  & \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [9]) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|ctr1_blk~q ),
	.datac(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[9]~9 .extended_lut = "off";
defparam \my_int|pi1_value[9]~9 .lut_mask = 64'h03030303CFCFCFCF;
defparam \my_int|pi1_value[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y12_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "67ABCD01E5AB4F45A9FF335599FD33D7997D32FE985430FE1A10F4AA6600CCA86682CC2867ABCD0165AB4F05A1EF335599FD33D7997D32FE985430FE1A50F4BA6600CCAA6682CC2866ABCD0167AB4F01A1EF335599FF33D7997D33FE985432FE1A54B4BA7600CCAA6682CC2866ABCD0167AB4F01E1EF235599FF33D7997D33DF985432FE1A54B0BA5600CCAA6602CC286682CD0167ABCF01E5EF0B5599FF3357997D33D7985432FE9A54B0FA5E10CCAA6602CC286682CD0167ABCF01E5AF0B4599FF3355997D33D7995432FE9854B0FE5E10CCAA6600CC286682CC0167ABCD01E5AB4B4589FF3355997D33D7995432FE9854B0FE1E10DCAA6600CC286682CC20";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "67ABCD01E5AB4F45A9FF335599FD33D7997D32FE985430FE1A10F4AA6600CCA86682CC2867ABCD0165AB4F05A1EF335599FD33D7997D32FE985430FE1A50F4BA6600CCAA6682CC2866ABCD0167AB4F01A1EF335599FF33D7997D33FE985432FE1A54B4BA7600CCAA6682CC2866ABCD0167AB4F01E1EF235599FF33D7997D33DF985432FE1A54B0BA5600CCAA6602CC286682CD0167ABCF01E5EF0B5599FF3357997D33D7985432FE9A54B0FA5E10CCAA6602CC286682CD0167ABCF01E5AF0B4599FF3355997D33D7995432FE9854B0FE5E10CCAA6600CC286682CC0167ABCD01E5AB4B4589FF3355997D33D7995432FE9854B0FE1E10DCAA6600CC286682CC20";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "67ABCD01E5AB4F45A9FF335599FD33D7997D32FE985430FE1A10F4AA6600CCA86682CC2867ABCD0165AB4F05A1EF335599FD33D7997D32FE985430FE1A50F4BA6600CCAA6682CC2866ABCD0167AB4F01A1EF335599FF33D7997D33FE985432FE1A54B4BA7600CCAA6682CC2866ABCD0167AB4F01E1EF235599FF33D7997D33DF985432FE1A54B0BA5600CCAA6602CC286682CD0167ABCF01E5EF0B5599FF3357997D33D7985432FE9A54B0FA5E10CCAA6602CC286682CD0167ABCF01E5AF0B4599FF3355997D33D7995432FE9854B0FE5E10CCAA6600CC286682CC0167ABCD01E5AB4B4589FF3355997D33D7995432FE9854B0FE1E10DCAA6600CC286682CC20";
// synopsys translate_on

// Location: M10K_X3_Y11_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00400000000000000000000800000100000000200000008004000000000012000000000000000000400008000001000000002000000000040000000000108000000000000002004000080000010000000020000000000400000000001080000000000000020040000800000000000000200000010004000000000000800000000000001200400000000000000000000800000100000000200000008004000000000012000000000000000000400008000001000000002000000000040000000000108000000000000002004000080000010000000020000000000400000000001080000000000000020040000800000000000000200000010004000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "80000000000000120040000000000000000000080000010000000020000000800400000000001200000000000000000040000800000100000000200000000004000000000010800000000000000200400008000001000000002000000000040000000000108000000000000002004000080000000000000020000001000400000000000080000000000000120040000000000000000000080000010000000020000000800400000000001200000000000000000040000800000100000000200000000004000000000010800000000000000200400008000001000000002000000000040000000000108000000000000002004000080000000000000020000001";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00040000000000008000000000000012004000000000000000000008000001000000002000000080040000000000120000000000000000004000080000010000000020000000000400000000001080000000000000020040000800000100000000200000000004000000000010800000000000000200400008000000000000002000000100040000000000008000000000000012004000000000000000000008000001000000002000000080040000000000120000000000000000004000080000010000000020000000000400000000001080000000000000020040000800000100000000200000000004000000000010800000000000000200400008000000";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N27
cyclonev_lcell_comb \my_int|pi1_value[10]~10 (
// Equation(s):
// \my_int|pi1_value[10]~10_combout  = (!\my_int|FSM|ctr1_blk~q  & ((\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [10]))) # (\my_int|FSM|ctr1_blk~q  & (\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [10]))

	.dataa(gnd),
	.datab(!\my_int|FSM|ctr1_blk~q ),
	.datac(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[10]~10 .extended_lut = "off";
defparam \my_int|pi1_value[10]~10 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \my_int|pi1_value[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "27487A0988B685A6504132002F1C48CB90A28514404132082D1C8CE3D0A2011426417A0808B685E2D0010210270C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48E390A2851442413208091C84E3D020011426487A0908B685E2504122002F1C48CB90A28534404132082D1CC8E3D0A2011426417A08099E85E2D0010214270C784990A285B4404132002F1C48E390A2051406417A08091E84E3D02000142748780988B285A6404132002F1C48CB90A2851440413208291C84E3D0A2011426417A0908B685E2500102102F1C484990A28534404132082F1CC8E390A2011426417A08099E84E3";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "D00100142748784980A285B6404132002F1C48E390A2851442417208091C84E3D020011427487A0908B685E6504132002F1C48CB90A28514404132082D1C8CE3D0A2011426417A0809B685E2D0010214270C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48C390A2851442413208291C84E3D0A0011426417A0908B685E2504102002F1C484B90A28534404132082D1CC8E3D0A2011426417A08099E85E2D0010214274C784990A285B6404132002F1C48E390A2051406417A08091C84E3D020011427487A0988B685A6504132002F1C48CB90A2851440413208291C84E3D0A2011426417A08";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "08B685E2500102102F1C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48E390A2851442417208091C84E3D020011426487A0908B685E2504132002F1C48CB90A28514404132082D1CCCE3D0A2011426417A0809B685E2D0010214270C584990A28534404132082F1C48E390A2051406417A08091E84E3D02000142748780988B285B6404132002F1C48CB90A2851442413208291C84E3D0A0011426417A0908B685E2500102102F1C484990A28534404132082F1CC8E3D0A2011426417A08099E84E2D00100142748784980A285B6404132002F1C48E390A2051446417A08091C84E3D0200114";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N24
cyclonev_lcell_comb \my_int|pi1_value[11]~11 (
// Equation(s):
// \my_int|pi1_value[11]~11_combout  = ( \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [11] & ( (!\my_int|FSM|ctr1_blk~q ) # (\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [11]) ) ) # ( 
// !\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [11] & ( (\my_int|FSM|ctr1_blk~q  & \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [11]) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|ctr1_blk~q ),
	.datac(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[11]~11 .extended_lut = "off";
defparam \my_int|pi1_value[11]~11 .lut_mask = 64'h03030303CFCFCFCF;
defparam \my_int|pi1_value[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "pi1_small.mif";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "interleaver:my_int|pi1_small:pi1_small_inst|altsyncram:altsyncram_component|altsyncram_mhg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_small_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\reset~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "pi1_large.mif";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "interleaver:my_int|pi1_large:pi1_large_inst|altsyncram:altsyncram_component|altsyncram_8hg1:auto_generated|ALTSYNCRAM";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "08B685E2500102102F1C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48E390A2851442417208091C84E3D020011426487A0908B685E2504132002F1C48CB90A28514404132082D1CCCE3D0A2011426417A0809B685E2D0010214270C584990A28534404132082F1C48E390A2051406417A08091E84E3D02000142748780988B285B6404132002F1C48CB90A2851442413208291C84E3D0A0011426417A0908B685E2500102102F1C484990A28534404132082F1CC8E3D0A2011426417A08099E84E2D00100142748784980A285B6404132002F1C48E390A2051446417A08091C84E3D0200114";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "27487A0988B685A6504132002F1C48CB90A28514404132082D1C8CE3D0A2011426417A0808B685E2D0010210270C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48E390A2851442413208091C84E3D020011426487A0908B685E2504122002F1C48CB90A28534404132082D1CC8E3D0A2011426417A08099E85E2D0010214270C784990A285B4404132002F1C48E390A2051406417A08091E84E3D02000142748780988B285A6404132002F1C48CB90A2851440413208291C84E3D0A2011426417A0908B685E2500102102F1C484990A28534404132082F1CC8E390A2011426417A08099E84E3";
defparam \my_int|pi1_large_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "D00100142748784980A285B6404132002F1C48E390A2851442417208091C84E3D020011427487A0908B685E6504132002F1C48CB90A28514404132082D1C8CE3D0A2011426417A0809B685E2D0010214270C484990A28534404132082F1C48E390A2011426417A08099E84E3D00100142748780988B285B6404132002F1C48C390A2851442413208291C84E3D0A0011426417A0908B685E2504102002F1C484B90A28534404132082D1CC8E3D0A2011426417A08099E85E2D0010214274C784990A285B6404132002F1C48E390A2051406417A08091C84E3D020011427487A0988B685A6504132002F1C48CB90A2851440413208291C84E3D0A2011426417A08";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \my_int|pi1_value[12]~12 (
// Equation(s):
// \my_int|pi1_value[12]~12_combout  = ( \my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [12] & ( (\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [12]) # (\my_int|FSM|ctr1_blk~q ) ) ) # ( 
// !\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [12] & ( (!\my_int|FSM|ctr1_blk~q  & \my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(gnd),
	.datab(!\my_int|FSM|ctr1_blk~q ),
	.datac(gnd),
	.datad(!\my_int|pi1_small_inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\my_int|pi1_large_inst|altsyncram_component|auto_generated|q_a [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|pi1_value[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|pi1_value[12]~12 .extended_lut = "off";
defparam \my_int|pi1_value[12]~12 .lut_mask = 64'h00CC33FF00CC33FF;
defparam \my_int|pi1_value[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_int|FSM|ram1_we~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\reset~inputCLKENA0_outclk ),
	.clk1(\reset~inputCLKENA0_outclk ),
	.ena0(\my_int|FSM|ram1_we~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\my_cb_seg|itl_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_int|data_delay2~q }),
	.portaaddr({\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [12],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~DUPLICATE_q ,\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],
\my_int|counter_wrapper1_inst|counter1_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_int|pi1_value[12]~12_combout ,\my_int|pi1_value[11]~11_combout ,\my_int|pi1_value[10]~10_combout ,\my_int|pi1_value[9]~9_combout ,\my_int|pi1_value[8]~8_combout ,\my_int|pi1_value[7]~7_combout ,\my_int|pi1_value[6]~6_combout ,\my_int|pi1_value[5]~5_combout ,
\my_int|pi1_value[4]~4_combout ,\my_int|pi1_value[3]~3_combout ,\my_int|pi1_value[2]~2_combout ,\my_int|pi1_value[1]~1_combout ,\my_int|pi1_value[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "interleaver:my_int|RAM1:RAM1_inst|altsyncram:altsyncram_component|altsyncram_n722:auto_generated|ALTSYNCRAM";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_int|RAM1_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \my_int|data_out~0 (
// Equation(s):
// \my_int|data_out~0_combout  = ( \my_int|RAM1_inst|altsyncram_component|auto_generated|q_b [0] & ( (\my_int|RAM2_inst|altsyncram_component|auto_generated|q_b [0]) # (\my_int|FSM|p1mode~q ) ) ) # ( !\my_int|RAM1_inst|altsyncram_component|auto_generated|q_b 
// [0] & ( (!\my_int|FSM|p1mode~q  & \my_int|RAM2_inst|altsyncram_component|auto_generated|q_b [0]) ) )

	.dataa(!\my_int|FSM|p1mode~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_int|RAM2_inst|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\my_int|RAM1_inst|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_int|data_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_int|data_out~0 .extended_lut = "off";
defparam \my_int|data_out~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \my_int|data_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N0
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N3
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N4
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N6
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N8
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N9
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N10
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N12
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N15
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N16
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N18
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N21
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N22
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N24
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N27
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N28
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N32
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N30
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N33
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N35
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N36
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N37
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N3
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N4
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N18
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # ((!\my_enc|my_fsm|state_curr.OPERATE~q ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0] & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\my_enc|my_fsm|state_curr.OPERATE~q  & 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h03000300FFFCFFFC;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N0
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N48
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout  = ( \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9 .lut_mask = 64'h0000000030303030;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N21
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # ((!\my_enc|my_fsm|state_curr.OPERATE~q ) # (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1] & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\my_enc|my_fsm|state_curr.OPERATE~q  & 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00030003FCFFFCFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N5
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N3
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N4
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N5
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N0
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (!\my_enc|my_fsm|state_curr.OPERATE~q  & (((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # 
// (\my_enc|my_fsm|state_curr.OPERATE~q  & ((!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]))) # 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]))))

	.dataa(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N6
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N24
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]~feeder (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]~feeder_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]~feeder .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N26
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N39
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (!\my_enc|my_fsm|state_curr.OPERATE~q ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) ) ) ) # ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3] & ( (\my_enc|my_fsm|state_curr.OPERATE~q  & 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00000303FCFCFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N9
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N10
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N59
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N41
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N15
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( ((!\my_enc|my_fsm|state_curr.OPERATE~q ) # 
// (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q )) # (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4] & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & (\my_enc|my_fsm|state_curr.OPERATE~q  & 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00050005FFF5FFF5;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N14
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N12
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N3
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]) # (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) ) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ( (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]) ) ) ) # ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( !\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5] ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( !\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5] ) ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [5]),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.dataf(!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00FF00FF00AA55FF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N15
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N16
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N43
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N45
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # (!\my_enc|my_fsm|state_curr.OPERATE~q ) ) ) ) # ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6] & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & \my_enc|my_fsm|state_curr.OPERATE~q ) ) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datad(gnd),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00000303FCFCFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N43
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N18
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N48
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \my_enc|my_fsm|state_curr.OPERATE~q  & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]) ) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( \my_enc|my_fsm|state_curr.OPERATE~q  & ( (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7] & 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) ) ) ) # ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( !\my_enc|my_fsm|state_curr.OPERATE~q  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7] ) ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6] & ( !\my_enc|my_fsm|state_curr.OPERATE~q  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7] ) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [7]),
	.datac(gnd),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [6]),
	.dataf(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .lut_mask = 64'h33333333330033FF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N47
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N21
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N51
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout  = (!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & (((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8])))) # 
// (\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & ((!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8])) # 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & ((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7])))))

	.dataa(!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [8]),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .lut_mask = 64'h0E1F0E1F0E1F0E1F;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N24
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N53
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N3
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( (!\my_enc|my_fsm|state_curr.OPERATE~q ) # 
// ((!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8])) ) ) # ( 
// !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9] & ( (\my_enc|my_fsm|state_curr.OPERATE~q  & (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8])) ) )

	.dataa(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .lut_mask = 64'h00050005FAFFFAFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N27
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N28
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N32
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]~DUPLICATE_q  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10] ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]~DUPLICATE_q  & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( (!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ) # (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) ) ) ) # ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]~DUPLICATE_q  & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10] & ( (\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  & 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[9]~DUPLICATE_q ),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .lut_mask = 64'h00000303FCFCFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N32
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N30
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  ))
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~COUT  = CARRY(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.cout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N58
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[11] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N54
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout  = ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [11] ) ) # ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ) # (!\my_enc|my_fsm|state_curr.OPERATE~q ) ) ) ) # ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10] & ( !\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [11] & ( 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & \my_enc|my_fsm|state_curr.OPERATE~q ) ) ) )

	.dataa(gnd),
	.datab(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datae(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [10]),
	.dataf(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .lut_mask = 64'h00000033FFCCFFFF;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N35
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11]~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N33
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11~sumout  = SUM(( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11]~DUPLICATE_q  ) + ( GND ) + ( 
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~COUT  ))

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N34
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[12] .is_wysiwyg = "true";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N9
cyclonev_lcell_comb \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12 (
// Equation(s):
// \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout  = ( \my_enc|my_fsm|state_curr.OPERATE~q  & ( (!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & 
// ((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [12]))) # (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q  & 
// (\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [11])) ) ) # ( !\my_enc|my_fsm|state_curr.OPERATE~q  & ( \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [12] ) )

	.dataa(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [11]),
	.datab(gnd),
	.datac(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|empty_dff~DUPLICATE_q ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|low_addressa [12]),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12 .extended_lut = "off";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12 .lut_mask = 64'h00FF00FF05F505F5;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_int|data_out~0_combout }),
	.portaaddr({\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[12]~12_combout ,\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[11]~11_combout ,
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[10]~10_combout ,\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[9]~9_combout ,
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[8]~8_combout ,\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout ,
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "encoder_top:my_enc|delay:del|fifo:delay_fifo|scfifo:scfifo_component|scfifo_pac1:auto_generated|a_dpfifo_k891:dpfifo|altsyncram_fnn1:FIFOram|ALTSYNCRAM";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 13;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 8191;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 13;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 8191;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N6
cyclonev_lcell_comb \my_enc|en1|xk~0 (
// Equation(s):
// \my_enc|en1|xk~0_combout  = ( \my_enc|my_fsm|enc_en~combout  & ( (!\my_enc|my_fsm|close_switch~combout  & ((\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))) # (\my_enc|my_fsm|close_switch~combout  & (\my_enc|en1|t1~combout 
// )) ) ) # ( !\my_enc|my_fsm|enc_en~combout  & ( (\my_enc|en1|t1~combout  & \my_enc|my_fsm|close_switch~combout ) ) )

	.dataa(gnd),
	.datab(!\my_enc|en1|t1~combout ),
	.datac(!\my_enc|my_fsm|close_switch~combout ),
	.datad(!\my_enc|del|delay_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|enc_en~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|xk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|xk~0 .extended_lut = "off";
defparam \my_enc|en1|xk~0 .lut_mask = 64'h0303030303F303F3;
defparam \my_enc|en1|xk~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N48
cyclonev_lcell_comb \my_enc|en1|d0 (
// Equation(s):
// \my_enc|en1|d0~combout  = ( \my_enc|en1|xk~0_combout  & ( !\my_enc|en1|t1~combout  ) ) # ( !\my_enc|en1|xk~0_combout  & ( \my_enc|en1|t1~combout  ) )

	.dataa(gnd),
	.datab(!\my_enc|en1|t1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en1|xk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|d0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|d0 .extended_lut = "off";
defparam \my_enc|en1|d0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \my_enc|en1|d0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \my_enc|en1|dffs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|d0~combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|enc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|en1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|en1|dffs[0] .is_wysiwyg = "true";
defparam \my_enc|en1|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N54
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~1 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~1_combout  = ( \my_enc|en1|dffs [1] & ( !\my_enc|en1|dffs [0] ) ) # ( !\my_enc|en1|dffs [1] & ( \my_enc|en1|dffs [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|en1|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en1|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~1 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \my_enc|mytail|tail_bit_regs~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N55
dffeas \my_enc|mytail|tail_bit_regs[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|tail_bit_regs~1_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[4] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \my_enc|mytail|tail_bit_regs[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|dffs [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[11] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \my_enc|mytail|tail_bit_regs[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en1|dffs [0]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[9] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N24
cyclonev_lcell_comb \rreq_enc_fifo~0 (
// Equation(s):
// \rreq_enc_fifo~0_combout  = ( \my_enc|mytail|tail_bit_regs [11] & ( \my_enc|mytail|tail_bit_regs [9] & ( (!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q ) # 
// ((!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & (\my_enc|mytail|tail_bit_regs [6])) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & 
// ((\my_enc|mytail|tail_bit_regs [4])))) ) ) ) # ( !\my_enc|mytail|tail_bit_regs [11] & ( \my_enc|mytail|tail_bit_regs [9] & ( (!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & 
// (((\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q )))) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & 
// ((!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & (\my_enc|mytail|tail_bit_regs [6])) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & 
// ((\my_enc|mytail|tail_bit_regs [4]))))) ) ) ) # ( \my_enc|mytail|tail_bit_regs [11] & ( !\my_enc|mytail|tail_bit_regs [9] & ( (!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & 
// (((!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q )))) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & 
// ((!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & (\my_enc|mytail|tail_bit_regs [6])) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & 
// ((\my_enc|mytail|tail_bit_regs [4]))))) ) ) ) # ( !\my_enc|mytail|tail_bit_regs [11] & ( !\my_enc|mytail|tail_bit_regs [9] & ( (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & 
// ((!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & (\my_enc|mytail|tail_bit_regs [6])) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & 
// ((\my_enc|mytail|tail_bit_regs [4]))))) ) ) )

	.dataa(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q ),
	.datab(!\my_enc|mytail|tail_bit_regs [6]),
	.datac(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datad(!\my_enc|mytail|tail_bit_regs [4]),
	.datae(!\my_enc|mytail|tail_bit_regs [11]),
	.dataf(!\my_enc|mytail|tail_bit_regs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rreq_enc_fifo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rreq_enc_fifo~0 .extended_lut = "off";
defparam \rreq_enc_fifo~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \rreq_enc_fifo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \rreq_enc_fifo~1 (
// Equation(s):
// \rreq_enc_fifo~1_combout  = ( \rreq_enc_fifo~0_combout  & ( (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q  & ((!\my_enc|my_fsm|tail_mode~combout ) # (\my_enc|zk_p_reg~q ))) ) ) # ( !\rreq_enc_fifo~0_combout  & ( 
// (\my_enc|zk_p_reg~q  & (\my_enc|my_fsm|tail_mode~combout  & \my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q )) ) )

	.dataa(gnd),
	.datab(!\my_enc|zk_p_reg~q ),
	.datac(!\my_enc|my_fsm|tail_mode~combout ),
	.datad(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datae(!\rreq_enc_fifo~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rreq_enc_fifo~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rreq_enc_fifo~1 .extended_lut = "off";
defparam \rreq_enc_fifo~1 .lut_mask = 64'h000300F3000300F3;
defparam \rreq_enc_fifo~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N26
dffeas rreq_enc_fifo(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rreq_enc_fifo~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rreq_enc_fifo~q ),
	.prn(vcc));
// synopsys translate_off
defparam rreq_enc_fifo.is_wysiwyg = "true";
defparam rreq_enc_fifo.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N42
cyclonev_lcell_comb \my_enc|my_fsm|counter_en (
// Equation(s):
// \my_enc|my_fsm|counter_en~combout  = ( \my_enc|my_fsm|state_curr.LAST_OPERATE~q  ) # ( !\my_enc|my_fsm|state_curr.LAST_OPERATE~q  & ( \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|counter_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|counter_en .extended_lut = "off";
defparam \my_enc|my_fsm|counter_en .lut_mask = 64'h3333FFFF3333FFFF;
defparam \my_enc|my_fsm|counter_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N14
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00003333;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \my_enc|counter|switch~0 (
// Equation(s):
// \my_enc|counter|switch~0_combout  = ( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( !\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & ( 
// (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & !\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6])) ) ) )

	.dataa(gnd),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datad(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datae(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.dataf(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|counter|switch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|switch~0 .extended_lut = "off";
defparam \my_enc|counter|switch~0 .lut_mask = 64'h0000C00000000000;
defparam \my_enc|counter|switch~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N28
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N31
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  = CARRY(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.cout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF00005555;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N35
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 (
// Equation(s):
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout  = SUM(( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] ) + ( GND ) + ( 
// \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .extended_lut = "off";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N38
dffeas \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_comb_bita12~sumout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|counter_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \my_enc|counter|switch~1 (
// Equation(s):
// \my_enc|counter|switch~1_combout  = ( !\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] & ( (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & 
// (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & !\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]))) ) )

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datab(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datad(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [12]),
	.datae(gnd),
	.dataf(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|counter|switch~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|switch~1 .extended_lut = "off";
defparam \my_enc|counter|switch~1 .lut_mask = 64'h8000800000000000;
defparam \my_enc|counter|switch~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \my_enc|counter|switch~2 (
// Equation(s):
// \my_enc|counter|switch~2_combout  = ( \my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & ( \my_enc|counter|switch~1_combout  & ( (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & 
// (\my_enc|counter|switch~0_combout  & (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & !\my_enc|block_size~q ))) ) ) ) # ( !\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & ( 
// \my_enc|counter|switch~1_combout  & ( (!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (\my_enc|counter|switch~0_combout  & (\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & 
// \my_enc|block_size~q ))) ) ) )

	.dataa(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datab(!\my_enc|counter|switch~0_combout ),
	.datac(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(!\my_enc|block_size~q ),
	.datae(!\my_enc|counter|count|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.dataf(!\my_enc|counter|switch~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|counter|switch~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|counter|switch~2 .extended_lut = "off";
defparam \my_enc|counter|switch~2 .lut_mask = 64'h0000000000022000;
defparam \my_enc|counter|switch~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N15
cyclonev_lcell_comb \my_enc|my_fsm|Selector1~0 (
// Equation(s):
// \my_enc|my_fsm|Selector1~0_combout  = ((!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] & \my_enc|my_fsm|state_curr.WAIT_INT~q )) # (\my_enc|my_fsm|state_curr.RECORD~q )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.RECORD~q ),
	.datad(!\my_enc|my_fsm|state_curr.WAIT_INT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|Selector1~0 .extended_lut = "off";
defparam \my_enc|my_fsm|Selector1~0 .lut_mask = 64'h0FAF0FAF0FAF0FAF;
defparam \my_enc|my_fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N16
dffeas \my_enc|my_fsm|state_curr.WAIT_INT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.WAIT_INT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.WAIT_INT .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.WAIT_INT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N12
cyclonev_lcell_comb \my_enc|my_fsm|Selector2~0 (
// Equation(s):
// \my_enc|my_fsm|Selector2~0_combout  = ( \my_enc|my_fsm|state_curr.WAIT_INT~q  & ( ((!\my_enc|counter|switch~2_combout  & \my_enc|my_fsm|state_curr.OPERATE~q )) # (\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]) ) ) # ( 
// !\my_enc|my_fsm|state_curr.WAIT_INT~q  & ( (!\my_enc|counter|switch~2_combout  & \my_enc|my_fsm|state_curr.OPERATE~q ) ) )

	.dataa(!\my_cb_seg|enc_fifo_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datab(gnd),
	.datac(!\my_enc|counter|switch~2_combout ),
	.datad(!\my_enc|my_fsm|state_curr.OPERATE~q ),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.WAIT_INT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|Selector2~0 .extended_lut = "off";
defparam \my_enc|my_fsm|Selector2~0 .lut_mask = 64'h00F000F055F555F5;
defparam \my_enc|my_fsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N13
dffeas \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N30
cyclonev_lcell_comb \my_enc|my_fsm|state_next.LAST_OPERATE~0 (
// Equation(s):
// \my_enc|my_fsm|state_next.LAST_OPERATE~0_combout  = ( \my_enc|counter|switch~2_combout  & ( \my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.OPERATE~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|counter|switch~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|state_next.LAST_OPERATE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|state_next.LAST_OPERATE~0 .extended_lut = "off";
defparam \my_enc|my_fsm|state_next.LAST_OPERATE~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_enc|my_fsm|state_next.LAST_OPERATE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N32
dffeas \my_enc|my_fsm|state_curr.LAST_OPERATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|state_next.LAST_OPERATE~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.LAST_OPERATE .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.LAST_OPERATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N11
dffeas \my_enc|my_fsm|state_curr.TAIL~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.TAIL~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.TAIL~DUPLICATE .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.TAIL~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N42
cyclonev_lcell_comb \my_enc|my_fsm|Selector3~0 (
// Equation(s):
// \my_enc|my_fsm|Selector3~0_combout  = ( \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( ((\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & \my_enc|my_fsm|state_curr.WAIT_TAIL~q )) # 
// (\my_enc|my_fsm|state_curr.TAIL~DUPLICATE_q ) ) ) # ( !\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ( (\my_enc|my_fsm|state_curr.WAIT_TAIL~q ) # (\my_enc|my_fsm|state_curr.TAIL~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\my_enc|my_fsm|state_curr.TAIL~DUPLICATE_q ),
	.datac(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(!\my_enc|my_fsm|state_curr.WAIT_TAIL~q ),
	.datae(gnd),
	.dataf(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|Selector3~0 .extended_lut = "off";
defparam \my_enc|my_fsm|Selector3~0 .lut_mask = 64'h33FF33FF333F333F;
defparam \my_enc|my_fsm|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N43
dffeas \my_enc|my_fsm|state_curr.WAIT_TAIL (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|my_fsm|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.WAIT_TAIL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.WAIT_TAIL .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.WAIT_TAIL .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N10
dffeas \my_enc|my_fsm|state_curr.TAIL (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.clrn(!\reset~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|my_fsm|state_curr.TAIL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|my_fsm|state_curr.TAIL .is_wysiwyg = "true";
defparam \my_enc|my_fsm|state_curr.TAIL .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N0
cyclonev_lcell_comb \my_enc|my_fsm|tail_mode (
// Equation(s):
// \my_enc|my_fsm|tail_mode~combout  = ( !\my_enc|my_fsm|state_curr.LAST_TAIL~q  & ( (!\my_enc|my_fsm|state_curr.WAIT_TAIL~q  & !\my_enc|my_fsm|state_curr.TAIL~q ) ) )

	.dataa(!\my_enc|my_fsm|state_curr.WAIT_TAIL~q ),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|state_curr.TAIL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|state_curr.LAST_TAIL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|my_fsm|tail_mode~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|my_fsm|tail_mode .extended_lut = "off";
defparam \my_enc|my_fsm|tail_mode .lut_mask = 64'hA0A0A0A000000000;
defparam \my_enc|my_fsm|tail_mode .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \my_enc|xk_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|xk~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|xk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|xk_reg .is_wysiwyg = "true";
defparam \my_enc|xk_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N34
dffeas \my_enc|mytail|tail_bit_regs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en1|t1~combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[0] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N35
dffeas \my_enc|mytail|tail_bit_regs[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en1|dffs [1]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[5] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N46
dffeas \my_enc|mytail|tail_bit_regs[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|mytail|tail_bit_regs~0_combout ),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[2] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \my_enc|mytail|tail_bit_regs[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_enc|en2|dffs [1]),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[7] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N30
cyclonev_lcell_comb \my_enc|mytail|tail_bit_mux|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \my_enc|mytail|tail_bit_mux|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \my_enc|mytail|tail_bit_regs [7] & ( \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & ( 
// (!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & ((\my_enc|mytail|tail_bit_regs [5]))) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & 
// (\my_enc|mytail|tail_bit_regs [0])) ) ) ) # ( !\my_enc|mytail|tail_bit_regs [7] & ( \my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & ( 
// (!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & ((\my_enc|mytail|tail_bit_regs [5]))) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & 
// (\my_enc|mytail|tail_bit_regs [0])) ) ) ) # ( \my_enc|mytail|tail_bit_regs [7] & ( !\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & ( 
// (!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q ) # (\my_enc|mytail|tail_bit_regs [2]) ) ) ) # ( !\my_enc|mytail|tail_bit_regs [7] & ( 
// !\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & ( (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & \my_enc|mytail|tail_bit_regs [2]) ) ) )

	.dataa(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q ),
	.datab(!\my_enc|mytail|tail_bit_regs [0]),
	.datac(!\my_enc|mytail|tail_bit_regs [5]),
	.datad(!\my_enc|mytail|tail_bit_regs [2]),
	.datae(!\my_enc|mytail|tail_bit_regs [7]),
	.dataf(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_mux|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_mux|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_mux|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \my_enc|mytail|tail_bit_mux|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \my_enc|mytail|tail_bit_mux|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( (!\my_enc|my_fsm|tail_mode~combout ) # (\my_enc|xk_reg~q ) ) ) 
// # ( !\my_enc|mytail|tail_bit_mux|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout  & ( (\my_enc|my_fsm|tail_mode~combout  & \my_enc|xk_reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|my_fsm|tail_mode~combout ),
	.datad(!\my_enc|xk_reg~q ),
	.datae(gnd),
	.dataf(!\my_enc|mytail|tail_bit_mux|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N21
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~3 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~3_combout  = ( \my_enc|en2|dffs [2] & ( !\my_enc|en2|dffs [0] ) ) # ( !\my_enc|en2|dffs [2] & ( \my_enc|en2|dffs [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_enc|en2|dffs [0]),
	.datae(gnd),
	.dataf(!\my_enc|en2|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~3 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~3 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \my_enc|mytail|tail_bit_regs~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N22
dffeas \my_enc|mytail|tail_bit_regs[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|tail_bit_regs~3_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[3] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N18
cyclonev_lcell_comb \my_enc|mytail|tail_bit_regs~2 (
// Equation(s):
// \my_enc|mytail|tail_bit_regs~2_combout  = ( \my_enc|en1|dffs [2] & ( !\my_enc|en1|dffs [0] ) ) # ( !\my_enc|en1|dffs [2] & ( \my_enc|en1|dffs [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_enc|en1|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en1|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|tail_bit_regs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs~2 .extended_lut = "off";
defparam \my_enc|mytail|tail_bit_regs~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \my_enc|mytail|tail_bit_regs~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \my_enc|mytail|tail_bit_regs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|mytail|tail_bit_regs~2_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_enc|my_fsm|state_curr.LAST_OPERATE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|mytail|tail_bit_regs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|mytail|tail_bit_regs[1] .is_wysiwyg = "true";
defparam \my_enc|mytail|tail_bit_regs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N12
cyclonev_lcell_comb \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \my_enc|mytail|tail_bit_regs [9] & ( \my_enc|mytail|tail_bit_regs [1] & ( 
// ((!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & ((\my_enc|mytail|tail_bit_regs [11]))) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & 
// (\my_enc|mytail|tail_bit_regs [3]))) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ) ) ) ) # ( !\my_enc|mytail|tail_bit_regs [9] & ( \my_enc|mytail|tail_bit_regs [1] & ( 
// (!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & (((!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & \my_enc|mytail|tail_bit_regs [11])))) # 
// (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & (((\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q )) # (\my_enc|mytail|tail_bit_regs [3]))) ) ) ) # ( 
// \my_enc|mytail|tail_bit_regs [9] & ( !\my_enc|mytail|tail_bit_regs [1] & ( (!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & (((\my_enc|mytail|tail_bit_regs [11]) # 
// (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q )))) # (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & (\my_enc|mytail|tail_bit_regs [3] & 
// (!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ))) ) ) ) # ( !\my_enc|mytail|tail_bit_regs [9] & ( !\my_enc|mytail|tail_bit_regs [1] & ( 
// (!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q  & ((!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & ((\my_enc|mytail|tail_bit_regs [11]))) # 
// (\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q  & (\my_enc|mytail|tail_bit_regs [3])))) ) ) )

	.dataa(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~DUPLICATE_q ),
	.datab(!\my_enc|mytail|tail_bit_regs [3]),
	.datac(!\my_enc|mytail|counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~DUPLICATE_q ),
	.datad(!\my_enc|mytail|tail_bit_regs [11]),
	.datae(!\my_enc|mytail|tail_bit_regs [9]),
	.dataf(!\my_enc|mytail|tail_bit_regs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N9
cyclonev_lcell_comb \my_enc|en1|zk~0 (
// Equation(s):
// \my_enc|en1|zk~0_combout  = ( \my_enc|en1|xk~0_combout  & ( !\my_enc|mytail|tail_bit_regs~1_combout  ) ) # ( !\my_enc|en1|xk~0_combout  & ( \my_enc|mytail|tail_bit_regs~1_combout  ) )

	.dataa(!\my_enc|mytail|tail_bit_regs~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|en1|xk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|en1|zk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|en1|zk~0 .extended_lut = "off";
defparam \my_enc|en1|zk~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \my_enc|en1|zk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \my_enc|zk_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_enc|en1|zk~0_combout ),
	.asdata(vcc),
	.clrn(!\my_enc|reset_or_cbs_ready~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_enc|zk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_enc|zk_reg .is_wysiwyg = "true";
defparam \my_enc|zk_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N3
cyclonev_lcell_comb \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 (
// Equation(s):
// \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout  = ( \my_enc|my_fsm|tail_mode~combout  & ( \my_enc|zk_reg~q  ) ) # ( !\my_enc|my_fsm|tail_mode~combout  & ( 
// \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(!\my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datac(!\my_enc|zk_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_enc|my_fsm|tail_mode~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 .lut_mask = 64'h333333330F0F0F0F;
defparam \my_enc|mytail|output_mux|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

endmodule
