
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pslog_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004009f8 <.init>:
  4009f8:	stp	x29, x30, [sp, #-16]!
  4009fc:	mov	x29, sp
  400a00:	bl	400e80 <fprintf@plt+0x2f0>
  400a04:	ldp	x29, x30, [sp], #16
  400a08:	ret

Disassembly of section .plt:

0000000000400a10 <strlen@plt-0x20>:
  400a10:	stp	x16, x30, [sp, #-16]!
  400a14:	adrp	x16, 411000 <fprintf@plt+0x10470>
  400a18:	ldr	x17, [x16, #4088]
  400a1c:	add	x16, x16, #0xff8
  400a20:	br	x17
  400a24:	nop
  400a28:	nop
  400a2c:	nop

0000000000400a30 <strlen@plt>:
  400a30:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a34:	ldr	x17, [x16]
  400a38:	add	x16, x16, #0x0
  400a3c:	br	x17

0000000000400a40 <fputs@plt>:
  400a40:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a44:	ldr	x17, [x16, #8]
  400a48:	add	x16, x16, #0x8
  400a4c:	br	x17

0000000000400a50 <exit@plt>:
  400a50:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a54:	ldr	x17, [x16, #16]
  400a58:	add	x16, x16, #0x10
  400a5c:	br	x17

0000000000400a60 <perror@plt>:
  400a60:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a64:	ldr	x17, [x16, #24]
  400a68:	add	x16, x16, #0x18
  400a6c:	br	x17

0000000000400a70 <readlink@plt>:
  400a70:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a74:	ldr	x17, [x16, #32]
  400a78:	add	x16, x16, #0x20
  400a7c:	br	x17

0000000000400a80 <opendir@plt>:
  400a80:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a84:	ldr	x17, [x16, #40]
  400a88:	add	x16, x16, #0x28
  400a8c:	br	x17

0000000000400a90 <asprintf@plt>:
  400a90:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400a94:	ldr	x17, [x16, #48]
  400a98:	add	x16, x16, #0x30
  400a9c:	br	x17

0000000000400aa0 <malloc@plt>:
  400aa0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400aa4:	ldr	x17, [x16, #56]
  400aa8:	add	x16, x16, #0x38
  400aac:	br	x17

0000000000400ab0 <__libc_start_main@plt>:
  400ab0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ab4:	ldr	x17, [x16, #64]
  400ab8:	add	x16, x16, #0x40
  400abc:	br	x17

0000000000400ac0 <memset@plt>:
  400ac0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ac4:	ldr	x17, [x16, #72]
  400ac8:	add	x16, x16, #0x48
  400acc:	br	x17

0000000000400ad0 <readdir@plt>:
  400ad0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ad4:	ldr	x17, [x16, #80]
  400ad8:	add	x16, x16, #0x50
  400adc:	br	x17

0000000000400ae0 <closedir@plt>:
  400ae0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400ae4:	ldr	x17, [x16, #88]
  400ae8:	add	x16, x16, #0x58
  400aec:	br	x17

0000000000400af0 <__stack_chk_fail@plt>:
  400af0:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400af4:	ldr	x17, [x16, #96]
  400af8:	add	x16, x16, #0x60
  400afc:	br	x17

0000000000400b00 <__gmon_start__@plt>:
  400b00:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b04:	ldr	x17, [x16, #104]
  400b08:	add	x16, x16, #0x68
  400b0c:	br	x17

0000000000400b10 <abort@plt>:
  400b10:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b14:	ldr	x17, [x16, #112]
  400b18:	add	x16, x16, #0x70
  400b1c:	br	x17

0000000000400b20 <strcmp@plt>:
  400b20:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b24:	ldr	x17, [x16, #120]
  400b28:	add	x16, x16, #0x78
  400b2c:	br	x17

0000000000400b30 <free@plt>:
  400b30:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b34:	ldr	x17, [x16, #128]
  400b38:	add	x16, x16, #0x80
  400b3c:	br	x17

0000000000400b40 <strncat@plt>:
  400b40:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b44:	ldr	x17, [x16, #136]
  400b48:	add	x16, x16, #0x88
  400b4c:	br	x17

0000000000400b50 <regexec@plt>:
  400b50:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b54:	ldr	x17, [x16, #144]
  400b58:	add	x16, x16, #0x90
  400b5c:	br	x17

0000000000400b60 <regfree@plt>:
  400b60:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b64:	ldr	x17, [x16, #152]
  400b68:	add	x16, x16, #0x98
  400b6c:	br	x17

0000000000400b70 <regcomp@plt>:
  400b70:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b74:	ldr	x17, [x16, #160]
  400b78:	add	x16, x16, #0xa0
  400b7c:	br	x17

0000000000400b80 <strncpy@plt>:
  400b80:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b84:	ldr	x17, [x16, #168]
  400b88:	add	x16, x16, #0xa8
  400b8c:	br	x17

0000000000400b90 <fprintf@plt>:
  400b90:	adrp	x16, 412000 <strlen@GLIBC_2.17>
  400b94:	ldr	x17, [x16, #176]
  400b98:	add	x16, x16, #0xb0
  400b9c:	br	x17

Disassembly of section .text:

0000000000400ba0 <.text>:
  400ba0:	mov	x12, #0x10f0                	// #4336
  400ba4:	sub	sp, sp, x12
  400ba8:	cmp	w0, #0x1
  400bac:	stp	x29, x30, [sp]
  400bb0:	mov	x29, sp
  400bb4:	stp	x21, x22, [sp, #32]
  400bb8:	adrp	x22, 411000 <fprintf@plt+0x10470>
  400bbc:	add	x22, x22, #0xde0
  400bc0:	stp	x19, x20, [sp, #16]
  400bc4:	mov	x20, x1
  400bc8:	ldr	x1, [x22]
  400bcc:	str	x1, [sp, #4328]
  400bd0:	mov	x1, #0x0                   	// #0
  400bd4:	stp	x23, x24, [sp, #48]
  400bd8:	stp	x25, x26, [sp, #64]
  400bdc:	str	xzr, [sp, #88]
  400be0:	b.gt	400be8 <fprintf@plt+0x58>
  400be4:	bl	400f5c <fprintf@plt+0x3cc>
  400be8:	mov	w2, #0x9                   	// #9
  400bec:	add	x0, sp, #0xa0
  400bf0:	adrp	x1, 401000 <fprintf@plt+0x470>
  400bf4:	add	x1, x1, #0x1fe
  400bf8:	bl	400b70 <regcomp@plt>
  400bfc:	ldr	x1, [x20, #8]
  400c00:	add	x0, sp, #0xa0
  400c04:	mov	w4, #0x0                   	// #0
  400c08:	mov	x3, #0x0                   	// #0
  400c0c:	mov	x2, #0x0                   	// #0
  400c10:	bl	400b50 <regexec@plt>
  400c14:	mov	w19, w0
  400c18:	cbz	w0, 400c38 <fprintf@plt+0xa8>
  400c1c:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400c20:	adrp	x1, 401000 <fprintf@plt+0x470>
  400c24:	ldr	x2, [x20, #8]
  400c28:	add	x1, x1, #0x225
  400c2c:	ldr	x0, [x0, #200]
  400c30:	bl	400b90 <fprintf@plt>
  400c34:	b	400be4 <fprintf@plt+0x54>
  400c38:	ldr	x21, [x20, #8]
  400c3c:	adrp	x0, 401000 <fprintf@plt+0x470>
  400c40:	add	x0, x0, #0x245
  400c44:	mov	x1, x21
  400c48:	bl	400b20 <strcmp@plt>
  400c4c:	cbz	w0, 400c64 <fprintf@plt+0xd4>
  400c50:	adrp	x0, 401000 <fprintf@plt+0x470>
  400c54:	mov	x1, x21
  400c58:	add	x0, x0, #0x248
  400c5c:	bl	400b20 <strcmp@plt>
  400c60:	cbnz	w0, 400c7c <fprintf@plt+0xec>
  400c64:	bl	400f80 <fprintf@plt+0x3f0>
  400c68:	ldr	x1, [sp, #4328]
  400c6c:	ldr	x0, [x22]
  400c70:	eor	x0, x1, x0
  400c74:	cbz	x0, 400e0c <fprintf@plt+0x27c>
  400c78:	bl	400af0 <__stack_chk_fail@plt>
  400c7c:	add	x0, sp, #0xa0
  400c80:	bl	400b60 <regfree@plt>
  400c84:	adrp	x1, 401000 <fprintf@plt+0x470>
  400c88:	add	x1, x1, #0x252
  400c8c:	mov	w2, #0x9                   	// #9
  400c90:	add	x0, sp, #0x60
  400c94:	bl	400b70 <regcomp@plt>
  400c98:	mov	x0, #0x1001                	// #4097
  400c9c:	bl	400aa0 <malloc@plt>
  400ca0:	mov	x19, x0
  400ca4:	cbnz	x0, 400cb8 <fprintf@plt+0x128>
  400ca8:	adrp	x0, 401000 <fprintf@plt+0x470>
  400cac:	add	x0, x0, #0x25c
  400cb0:	bl	400a60 <perror@plt>
  400cb4:	b	400d18 <fprintf@plt+0x188>
  400cb8:	ldr	x2, [x20, #8]
  400cbc:	ldrb	w0, [x2]
  400cc0:	cmp	w0, #0x2f
  400cc4:	b.eq	400ce8 <fprintf@plt+0x158>  // b.none
  400cc8:	adrp	x1, 401000 <fprintf@plt+0x470>
  400ccc:	add	x1, x1, #0x263
  400cd0:	add	x0, sp, #0x58
  400cd4:	bl	400a90 <asprintf@plt>
  400cd8:	tbz	w0, #31, 400cf4 <fprintf@plt+0x164>
  400cdc:	adrp	x0, 401000 <fprintf@plt+0x470>
  400ce0:	add	x0, x0, #0x270
  400ce4:	b	400cb0 <fprintf@plt+0x120>
  400ce8:	adrp	x1, 401000 <fprintf@plt+0x470>
  400cec:	add	x1, x1, #0x269
  400cf0:	b	400cd0 <fprintf@plt+0x140>
  400cf4:	ldr	x0, [sp, #88]
  400cf8:	bl	400a80 <opendir@plt>
  400cfc:	mov	x21, x0
  400d00:	cbnz	x0, 400d20 <fprintf@plt+0x190>
  400d04:	adrp	x0, 401000 <fprintf@plt+0x470>
  400d08:	add	x0, x0, #0x279
  400d0c:	bl	400a60 <perror@plt>
  400d10:	ldr	x0, [sp, #88]
  400d14:	bl	400b30 <free@plt>
  400d18:	mov	w19, #0x1                   	// #1
  400d1c:	b	400c68 <fprintf@plt+0xd8>
  400d20:	adrp	x24, 412000 <strlen@GLIBC_2.17>
  400d24:	adrp	x1, 401000 <fprintf@plt+0x470>
  400d28:	ldr	x2, [x20, #8]
  400d2c:	adrp	x23, 401000 <fprintf@plt+0x470>
  400d30:	ldr	x0, [x24, #208]
  400d34:	add	x1, x1, #0x281
  400d38:	add	x26, sp, #0xe1
  400d3c:	add	x23, x23, #0x28d
  400d40:	mov	x25, #0x1000                	// #4096
  400d44:	bl	400b90 <fprintf@plt>
  400d48:	mov	x0, x21
  400d4c:	bl	400ad0 <readdir@plt>
  400d50:	mov	x20, x0
  400d54:	cbnz	x0, 400d8c <fprintf@plt+0x1fc>
  400d58:	mov	x0, x19
  400d5c:	bl	400b30 <free@plt>
  400d60:	ldr	x0, [sp, #88]
  400d64:	bl	400b30 <free@plt>
  400d68:	add	x0, sp, #0x60
  400d6c:	bl	400b60 <regfree@plt>
  400d70:	mov	x0, x21
  400d74:	bl	400ae0 <closedir@plt>
  400d78:	mov	w19, w0
  400d7c:	cbz	w0, 400c68 <fprintf@plt+0xd8>
  400d80:	adrp	x0, 401000 <fprintf@plt+0x470>
  400d84:	add	x0, x0, #0x29b
  400d88:	b	400cb0 <fprintf@plt+0x120>
  400d8c:	ldr	x1, [sp, #88]
  400d90:	mov	x2, #0x1000                	// #4096
  400d94:	mov	x0, x19
  400d98:	bl	400b80 <strncpy@plt>
  400d9c:	mov	x0, x19
  400da0:	bl	400a30 <strlen@plt>
  400da4:	add	x1, x20, #0x13
  400da8:	sub	x2, x25, x0
  400dac:	mov	x0, x19
  400db0:	bl	400b40 <strncat@plt>
  400db4:	add	x1, sp, #0xe0
  400db8:	mov	x2, #0xfff                 	// #4095
  400dbc:	mov	x0, x19
  400dc0:	bl	400a70 <readlink@plt>
  400dc4:	add	x1, sp, #0xe0
  400dc8:	mov	w4, #0x0                   	// #0
  400dcc:	mov	x3, #0x0                   	// #0
  400dd0:	mov	x2, #0x0                   	// #0
  400dd4:	strb	wzr, [x26, x0]
  400dd8:	add	x0, sp, #0x60
  400ddc:	bl	400b50 <regexec@plt>
  400de0:	cbnz	w0, 400df4 <fprintf@plt+0x264>
  400de4:	ldr	x0, [x24, #208]
  400de8:	add	x2, sp, #0xe0
  400dec:	mov	x1, x23
  400df0:	bl	400b90 <fprintf@plt>
  400df4:	strb	wzr, [x19]
  400df8:	add	x0, sp, #0xe0
  400dfc:	mov	x2, #0x1001                	// #4097
  400e00:	mov	w1, #0x0                   	// #0
  400e04:	bl	400ac0 <memset@plt>
  400e08:	b	400d48 <fprintf@plt+0x1b8>
  400e0c:	mov	w0, w19
  400e10:	mov	x12, #0x10f0                	// #4336
  400e14:	ldp	x29, x30, [sp]
  400e18:	ldp	x19, x20, [sp, #16]
  400e1c:	ldp	x21, x22, [sp, #32]
  400e20:	ldp	x23, x24, [sp, #48]
  400e24:	ldp	x25, x26, [sp, #64]
  400e28:	add	sp, sp, x12
  400e2c:	ret
  400e30:	mov	x29, #0x0                   	// #0
  400e34:	mov	x30, #0x0                   	// #0
  400e38:	mov	x5, x0
  400e3c:	ldr	x1, [sp]
  400e40:	add	x2, sp, #0x8
  400e44:	mov	x6, sp
  400e48:	movz	x0, #0x0, lsl #48
  400e4c:	movk	x0, #0x0, lsl #32
  400e50:	movk	x0, #0x40, lsl #16
  400e54:	movk	x0, #0xba0
  400e58:	movz	x3, #0x0, lsl #48
  400e5c:	movk	x3, #0x0, lsl #32
  400e60:	movk	x3, #0x40, lsl #16
  400e64:	movk	x3, #0xfd0
  400e68:	movz	x4, #0x0, lsl #48
  400e6c:	movk	x4, #0x0, lsl #32
  400e70:	movk	x4, #0x40, lsl #16
  400e74:	movk	x4, #0x1050
  400e78:	bl	400ab0 <__libc_start_main@plt>
  400e7c:	bl	400b10 <abort@plt>
  400e80:	adrp	x0, 411000 <fprintf@plt+0x10470>
  400e84:	ldr	x0, [x0, #4064]
  400e88:	cbz	x0, 400e90 <fprintf@plt+0x300>
  400e8c:	b	400b00 <__gmon_start__@plt>
  400e90:	ret
  400e94:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400e98:	add	x1, x0, #0xc8
  400e9c:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400ea0:	add	x0, x0, #0xc8
  400ea4:	cmp	x1, x0
  400ea8:	b.eq	400ed4 <fprintf@plt+0x344>  // b.none
  400eac:	sub	sp, sp, #0x10
  400eb0:	adrp	x1, 401000 <fprintf@plt+0x470>
  400eb4:	ldr	x1, [x1, #112]
  400eb8:	str	x1, [sp, #8]
  400ebc:	cbz	x1, 400ecc <fprintf@plt+0x33c>
  400ec0:	mov	x16, x1
  400ec4:	add	sp, sp, #0x10
  400ec8:	br	x16
  400ecc:	add	sp, sp, #0x10
  400ed0:	ret
  400ed4:	ret
  400ed8:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400edc:	add	x1, x0, #0xc8
  400ee0:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400ee4:	add	x0, x0, #0xc8
  400ee8:	sub	x1, x1, x0
  400eec:	mov	x2, #0x2                   	// #2
  400ef0:	asr	x1, x1, #3
  400ef4:	sdiv	x1, x1, x2
  400ef8:	cbz	x1, 400f24 <fprintf@plt+0x394>
  400efc:	sub	sp, sp, #0x10
  400f00:	adrp	x2, 401000 <fprintf@plt+0x470>
  400f04:	ldr	x2, [x2, #120]
  400f08:	str	x2, [sp, #8]
  400f0c:	cbz	x2, 400f1c <fprintf@plt+0x38c>
  400f10:	mov	x16, x2
  400f14:	add	sp, sp, #0x10
  400f18:	br	x16
  400f1c:	add	sp, sp, #0x10
  400f20:	ret
  400f24:	ret
  400f28:	stp	x29, x30, [sp, #-32]!
  400f2c:	mov	x29, sp
  400f30:	str	x19, [sp, #16]
  400f34:	adrp	x19, 412000 <strlen@GLIBC_2.17>
  400f38:	ldrb	w0, [x19, #216]
  400f3c:	cbnz	w0, 400f4c <fprintf@plt+0x3bc>
  400f40:	bl	400e94 <fprintf@plt+0x304>
  400f44:	mov	w0, #0x1                   	// #1
  400f48:	strb	w0, [x19, #216]
  400f4c:	ldr	x19, [sp, #16]
  400f50:	ldp	x29, x30, [sp], #32
  400f54:	ret
  400f58:	b	400ed8 <fprintf@plt+0x348>
  400f5c:	stp	x29, x30, [sp, #-16]!
  400f60:	adrp	x0, 412000 <strlen@GLIBC_2.17>
  400f64:	mov	x29, sp
  400f68:	ldr	x1, [x0, #200]
  400f6c:	adrp	x0, 401000 <fprintf@plt+0x470>
  400f70:	add	x0, x0, #0x80
  400f74:	bl	400a40 <fputs@plt>
  400f78:	mov	w0, #0xff                  	// #255
  400f7c:	bl	400a50 <exit@plt>
  400f80:	stp	x29, x30, [sp, #-32]!
  400f84:	adrp	x2, 401000 <fprintf@plt+0x470>
  400f88:	adrp	x1, 401000 <fprintf@plt+0x470>
  400f8c:	mov	x29, sp
  400f90:	str	x19, [sp, #16]
  400f94:	adrp	x19, 412000 <strlen@GLIBC_2.17>
  400f98:	add	x2, x2, #0xdd
  400f9c:	add	x1, x1, #0xe2
  400fa0:	ldr	x0, [x19, #200]
  400fa4:	bl	400b90 <fprintf@plt>
  400fa8:	ldr	x1, [x19, #200]
  400fac:	adrp	x0, 401000 <fprintf@plt+0x470>
  400fb0:	add	x0, x0, #0xf5
  400fb4:	bl	400a40 <fputs@plt>
  400fb8:	ldr	x1, [x19, #200]
  400fbc:	adrp	x0, 401000 <fprintf@plt+0x470>
  400fc0:	ldr	x19, [sp, #16]
  400fc4:	add	x0, x0, #0x11b
  400fc8:	ldp	x29, x30, [sp], #32
  400fcc:	b	400a40 <fputs@plt>
  400fd0:	stp	x29, x30, [sp, #-64]!
  400fd4:	mov	x29, sp
  400fd8:	stp	x19, x20, [sp, #16]
  400fdc:	adrp	x20, 411000 <fprintf@plt+0x10470>
  400fe0:	add	x20, x20, #0xdd8
  400fe4:	stp	x21, x22, [sp, #32]
  400fe8:	adrp	x21, 411000 <fprintf@plt+0x10470>
  400fec:	add	x21, x21, #0xdd0
  400ff0:	sub	x20, x20, x21
  400ff4:	mov	w22, w0
  400ff8:	stp	x23, x24, [sp, #48]
  400ffc:	mov	x23, x1
  401000:	mov	x24, x2
  401004:	bl	4009f8 <strlen@plt-0x38>
  401008:	cmp	xzr, x20, asr #3
  40100c:	b.eq	401038 <fprintf@plt+0x4a8>  // b.none
  401010:	asr	x20, x20, #3
  401014:	mov	x19, #0x0                   	// #0
  401018:	ldr	x3, [x21, x19, lsl #3]
  40101c:	mov	x2, x24
  401020:	add	x19, x19, #0x1
  401024:	mov	x1, x23
  401028:	mov	w0, w22
  40102c:	blr	x3
  401030:	cmp	x20, x19
  401034:	b.ne	401018 <fprintf@plt+0x488>  // b.any
  401038:	ldp	x19, x20, [sp, #16]
  40103c:	ldp	x21, x22, [sp, #32]
  401040:	ldp	x23, x24, [sp, #48]
  401044:	ldp	x29, x30, [sp], #64
  401048:	ret
  40104c:	nop
  401050:	ret

Disassembly of section .fini:

0000000000401054 <.fini>:
  401054:	stp	x29, x30, [sp, #-16]!
  401058:	mov	x29, sp
  40105c:	ldp	x29, x30, [sp], #16
  401060:	ret
