<?xml version="1.0" ?>
<RadiantModule architecture="je5d00" date="2025 07 14 16:36:33" device="LIFCL-40" device_int="je5d30" display_module="PLL" display_vendor="latticesemi.com" family="LIFCL" gen_platform="Radiant" gen_platform_version="2024.2.0.3.0" generator="ipgen" library="module" module="pll" name="ZPLL" operation="Industrial" package="CABGA256" package_int="CABGA256" partnumber="LIFCL-40-7BG256I" source_format="Verilog" speed="7_High-Performance_1.0V" speed_int="10" vendor="latticesemi.com" version="1.9.0">
 <Package>
  <File modified="2025 07 14 16:36:33" name="rtl/ZPLL_bb.v" type="black_box_verilog"/>
  <File modified="2025 07 14 16:36:33" name="ZPLL.cfg" type="cfg"/>
  <File modified="2025 07 14 16:36:33" name="misc/ZPLL_tmpl.v" type="template_verilog"/>
  <File modified="2025 07 14 16:36:33" name="misc/ZPLL_tmpl.vhd" type="template_vhdl"/>
  <File modified="2025 07 14 16:36:33" name="rtl/ZPLL.v" type="top_level_verilog"/>
  <File modified="2025 07 14 16:36:33" name="constraints/ZPLL.ldc" type="timing_constraints"/>
  <File modified="2025 07 14 16:36:33" name="testbench/dut_params.v" type="dependency_file"/>
  <File modified="2025 07 14 16:36:33" name="testbench/dut_inst.v" type="dependency_file"/>
  <File modified="2025 07 14 16:36:33" name="component.xml" type="IP-XACT_component"/>
  <File modified="2025 07 14 16:36:33" name="design.xml" type="IP-XACT_design"/>
  <File modified="2024 10 18 04:36:10" name="testbench/tb_top.v" type="testbench_verilog"/>
 </Package>
</RadiantModule>
