v {xschem version=3.1.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 270 -250 320 -250 {
lab=#net1}
N 320 -250 320 120 {
lab=#net1}
N 320 120 380 120 {
lab=#net1}
N 270 -30 290 -30 {
lab=#net2}
N 290 -30 290 140 {
lab=#net2}
N 290 140 380 140 {
lab=#net2}
N 630 -420 630 -370 {
lab=#net3}
N 630 -420 780 -420 {
lab=#net3}
N 630 -80 660 -80 {
lab=#net4}
N 660 -400 660 -80 {
lab=#net4}
N 660 -400 780 -400 {
lab=#net4}
N 620 140 710 140 {
lab=#net5}
N 710 -380 710 140 {
lab=#net5}
N 710 -380 780 -380 {
lab=#net5}
N 1030 -110 1080 -110 {
lab=#net6}
N 1080 -400 1080 -110 {
lab=#net6}
N 1080 -400 1160 -400 {
lab=#net6}
N 1020 -380 1060 -380 {
lab=#net7}
N 1060 -420 1060 -380 {
lab=#net7}
N 1060 -420 1160 -420 {
lab=#net7}
N 1400 -400 1450 -400 {
lab=#net8}
N 1450 -400 1450 -360 {
lab=#net8}
N 1450 -360 1540 -360 {
lab=#net8}
N 1540 -370 1540 -360 {
lab=#net8}
N 1410 -120 1480 -120 {
lab=#net9}
N 1480 -390 1480 -120 {
lab=#net9}
N 1480 -390 1540 -390 {
lab=#net9}
N 1020 -460 1020 -400 {
lab=#net10}
N 1540 -450 1540 -410 {
lab=#net10}
N 1540 -460 1540 -450 {
lab=#net10}
N 1020 -460 1540 -460 {
lab=#net10}
N 1790 -120 1860 -120 {
lab=#net11}
N 1860 -390 1860 -120 {
lab=#net11}
N 1860 -390 1940 -390 {
lab=#net11}
N 1780 -370 1810 -370 {
lab=#net12}
N 1810 -410 1810 -370 {
lab=#net12}
N 1810 -410 1940 -410 {
lab=#net12}
N 1780 -390 1840 -390 {
lab=#net13}
N 1840 -390 1840 -260 {
lab=#net13}
N 1840 -260 2360 -260 {
lab=#net13}
N 2360 -260 2360 20 {
lab=#net13}
N 2360 20 2430 20 {
lab=#net13}
N 2190 -120 2250 -120 {
lab=#net14}
N 2250 -120 2250 40 {
lab=#net14}
N 2250 40 2430 40 {
lab=#net14}
N 2180 -390 2310 -390 {
lab=#net15}
N 2310 -390 2310 60 {
lab=#net15}
N 2310 60 2430 60 {
lab=#net15}
N 2960 480 3100 480 {
lab=#net16}
N 2960 60 2960 480 {
lab=#net16}
N 2670 60 2960 60 {
lab=#net16}
N 2910 500 3100 500 {
lab=#net17}
N 2910 -10 2910 500 {
lab=#net17}
N 2910 -470 2910 -10 {
lab=#net17}
N 2690 -470 2910 -470 {
lab=#net17}
N 2680 -470 2690 -470 {
lab=#net17}
N 3270 710 3300 710 {
lab=#net18}
N 3300 620 3300 710 {
lab=#net18}
N 3100 620 3300 620 {
lab=#net18}
N 3100 520 3100 620 {
lab=#net18}
N 2680 -180 2820 -180 {
lab=#net19}
N 2820 -180 2820 470 {
lab=#net19}
N 2820 690 3090 690 {
lab=#net19}
N 2820 470 2820 690 {
lab=#net19}
N 2180 -370 2370 -370 {
lab=#net20}
N 2370 -370 2390 -370 {
lab=#net20}
N 2390 670 3090 670 {
lab=#net20}
N 3290 -970 3740 -970 {
lab=#net21}
N 3740 -970 3740 -710 {
lab=#net21}
N 3740 -710 3760 -710 {
lab=#net21}
N 3290 -680 3760 -680 {
lab=#net22}
N 3760 -690 3760 -680 {
lab=#net22}
N 3310 -160 3760 -160 {
lab=#net23}
N 3310 -380 3310 -160 {
lab=#net23}
N 3300 -380 3310 -380 {
lab=#net23}
N 620 160 1240 160 {
lab=#net24}
N 1240 160 2700 160 {
lab=#net24}
N 2700 160 2700 830 {
lab=#net24}
N 2700 830 3600 830 {
lab=#net24}
N 3600 -180 3600 830 {
lab=#net24}
N 3600 -180 3760 -180 {
lab=#net24}
N 3300 -90 3670 -90 {
lab=#net25}
N 3670 -90 3670 200 {
lab=#net25}
N 3670 200 3770 200 {
lab=#net25}
N 3770 200 3780 200 {
lab=#net25}
N 1400 -380 1400 -230 {
lab=#net26}
N 1400 -230 1740 -230 {
lab=#net26}
N 1740 -230 2340 -230 {
lab=#net26}
N 2340 -230 2340 250 {
lab=#net26}
N 2340 250 2880 250 {
lab=#net26}
N 2880 250 2880 440 {
lab=#net26}
N 2880 440 3300 440 {
lab=#net26}
N 3300 440 3680 440 {
lab=#net26}
N 3680 230 3680 440 {
lab=#net26}
N 3680 230 3720 230 {
lab=#net26}
N 3720 180 3720 230 {
lab=#net26}
N 3720 180 3780 180 {
lab=#net26}
N 2670 40 3390 40 {
lab=#net27}
N 3390 40 3390 370 {
lab=#net27}
N 3390 370 3760 370 {
lab=#net27}
N 3760 370 3760 460 {
lab=#net27}
N 3310 200 3520 200 {
lab=#net28}
N 3520 200 3520 490 {
lab=#net28}
N 3520 490 3760 490 {
lab=#net28}
N 3760 480 3760 490 {
lab=#net28}
N 3340 500 3760 500 {
lab=#net29}
N 3940 -670 3940 -590 {
lab=#net30}
N 3260 -590 3940 -590 {
lab=#net30}
N 3260 -590 3260 -530 {
lab=#net30}
N 2770 -530 3260 -530 {
lab=#net30}
N 2770 -600 2770 -530 {
lab=#net30}
N 350 -600 2770 -600 {
lab=#net30}
N 350 -600 350 160 {
lab=#net30}
N 350 160 380 160 {
lab=#net30}
N 1130 -380 1160 -380 {
lab=#net31}
N 1130 -530 1130 -380 {
lab=#net31}
N 1130 -530 2260 -530 {
lab=#net31}
N 2260 -620 2260 -530 {
lab=#net31}
N 2260 -620 2880 -620 {
lab=#net31}
N 2880 -620 2880 -510 {
lab=#net31}
N 2880 -510 3660 -510 {
lab=#net31}
N 3660 -510 3660 -280 {
lab=#net31}
N 3660 -280 4080 -280 {
lab=#net31}
N 4080 -280 4080 -130 {
lab=#net31}
N 3940 -130 4080 -130 {
lab=#net31}
N 3940 -140 3940 -130 {
lab=#net31}
N 1940 -370 1940 -290 {
lab=#net32}
N 1940 -290 2050 -290 {
lab=#net32}
N 2050 -290 2950 -290 {
lab=#net32}
N 2950 -290 2950 -230 {
lab=#net32}
N 2950 -230 3720 -230 {
lab=#net32}
N 3720 -230 3720 120 {
lab=#net32}
N 3720 120 4020 120 {
lab=#net32}
N 4020 120 4020 220 {
lab=#net32}
N 3960 220 4020 220 {
lab=#net32}
N 2390 -370 2390 670 {
lab=#net20}
C {devices/ipin.sym} -80 -230 0 0 {name=p3 lab=A[0:3]}
C {devices/ipin.sym} -80 -190 0 0 {name=p4 lab=B[0:3]}
C {devices/iopin.sym} -80 -270 2 0 {name=p5 lab=VDD}
C {devices/iopin.sym} -80 -310 2 0 {name=p6 lab=VSS}
C {devices/opin.sym} -160 -70 0 0 {name=p9 lab=Y[0:7]}
C {and2.sym} 150 -250 0 0 {name=x1}
C {devices/lab_pin.sym} 140 -340 0 0 {name=l1 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 140 -160 0 0 {name=l2 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 60 -270 0 0 {name=l3 sig_type=std_logic lab=A[1]}
C {devices/lab_pin.sym} 60 -230 0 0 {name=l4 sig_type=std_logic lab=B[1]}
C {and2.sym} 150 -30 0 0 {name=x2}
C {devices/lab_pin.sym} 140 -120 0 0 {name=l5 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 140 60 0 0 {name=l6 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 60 -50 0 0 {name=l7 sig_type=std_logic lab=A[2]}
C {devices/lab_pin.sym} 60 -10 0 0 {name=l8 sig_type=std_logic lab=B[0]}
C {and2.sym} 510 -370 0 0 {name=x3}
C {devices/lab_pin.sym} 500 -460 0 0 {name=l9 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 500 -280 0 0 {name=l10 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 420 -390 0 0 {name=l11 sig_type=std_logic lab=A[2]}
C {devices/lab_pin.sym} 420 -350 0 0 {name=l12 sig_type=std_logic lab=B[1]}
C {and2.sym} 510 -80 0 0 {name=x4}
C {devices/lab_pin.sym} 500 -170 0 0 {name=l13 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 500 10 0 0 {name=l14 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 420 -100 0 0 {name=l15 sig_type=std_logic lab=A[3]}
C {devices/lab_pin.sym} 420 -60 0 0 {name=l16 sig_type=std_logic lab=B[0]}
C {fulladder.sym} 530 150 0 0 {name=x5}
C {devices/lab_pin.sym} 500 210 0 0 {name=l17 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 520 90 0 0 {name=l18 sig_type=std_logic lab=VDD}
C {fulladder.sym} 930 -390 0 0 {name=x6}
C {devices/lab_pin.sym} 900 -330 0 0 {name=l19 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 920 -450 0 0 {name=l20 sig_type=std_logic lab=VDD}
C {and2.sym} 910 -110 0 0 {name=x7}
C {devices/lab_pin.sym} 900 -200 0 0 {name=l21 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 900 -20 0 0 {name=l22 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 820 -130 0 0 {name=l23 sig_type=std_logic lab=A[1]}
C {devices/lab_pin.sym} 820 -90 0 0 {name=l24 sig_type=std_logic lab=B[2]}
C {fulladder.sym} 1310 -390 0 0 {name=x8}
C {devices/lab_pin.sym} 1280 -330 0 0 {name=l25 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1300 -450 0 0 {name=l26 sig_type=std_logic lab=VDD}
C {and2.sym} 1290 -120 0 0 {name=x9}
C {devices/lab_pin.sym} 1280 -210 0 0 {name=l27 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1280 -30 0 0 {name=l28 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1200 -140 0 0 {name=l29 sig_type=std_logic lab=A[3]}
C {devices/lab_pin.sym} 1200 -100 0 0 {name=l30 sig_type=std_logic lab=B[1]}
C {fulladder.sym} 1690 -380 0 0 {name=x10}
C {devices/lab_pin.sym} 1660 -320 0 0 {name=l31 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1680 -440 0 0 {name=l32 sig_type=std_logic lab=VDD}
C {and2.sym} 1670 -120 0 0 {name=x11}
C {devices/lab_pin.sym} 1660 -210 0 0 {name=l33 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1660 -30 0 0 {name=l34 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1580 -140 0 0 {name=l35 sig_type=std_logic lab=A[2]}
C {devices/lab_pin.sym} 1580 -100 0 0 {name=l36 sig_type=std_logic lab=B[2]}
C {fulladder.sym} 2090 -380 0 0 {name=x12}
C {devices/lab_pin.sym} 2060 -320 0 0 {name=l37 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2080 -440 0 0 {name=l38 sig_type=std_logic lab=VDD}
C {and2.sym} 2070 -120 0 0 {name=x13}
C {devices/lab_pin.sym} 2060 -210 0 0 {name=l39 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2060 -30 0 0 {name=l40 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1980 -140 0 0 {name=l41 sig_type=std_logic lab=A[3]}
C {devices/lab_pin.sym} 1980 -100 0 0 {name=l42 sig_type=std_logic lab=B[2]}
C {and2.sym} 2560 -470 0 0 {name=x14}
C {devices/lab_pin.sym} 2550 -560 0 0 {name=l43 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2550 -380 0 0 {name=l44 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2470 -490 0 0 {name=l45 sig_type=std_logic lab=A[2]}
C {devices/lab_pin.sym} 2470 -450 0 0 {name=l46 sig_type=std_logic lab=B[3]}
C {and2.sym} 2560 -180 0 0 {name=x15}
C {devices/lab_pin.sym} 2550 -270 0 0 {name=l47 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2550 -90 0 0 {name=l48 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2470 -200 0 0 {name=l49 sig_type=std_logic lab=A[1]}
C {devices/lab_pin.sym} 2470 -160 0 0 {name=l50 sig_type=std_logic lab=B[3]}
C {and2.sym} 3170 -970 0 0 {name=x17}
C {devices/lab_pin.sym} 3160 -1060 0 0 {name=l53 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 3160 -880 0 0 {name=l54 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3080 -990 0 0 {name=l55 sig_type=std_logic lab=A[0]}
C {devices/lab_pin.sym} 3080 -950 0 0 {name=l56 sig_type=std_logic lab=B[1]}
C {and2.sym} 3170 -680 0 0 {name=x18}
C {devices/lab_pin.sym} 3160 -770 0 0 {name=l57 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 3160 -590 0 0 {name=l58 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3080 -700 0 0 {name=l59 sig_type=std_logic lab=A[1]}
C {devices/lab_pin.sym} 3080 -660 0 0 {name=l60 sig_type=std_logic lab=B[0]}
C {and2.sym} 3180 -380 0 0 {name=x19}
C {devices/lab_pin.sym} 3170 -470 0 0 {name=l61 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 3170 -290 0 0 {name=l62 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3090 -400 0 0 {name=l63 sig_type=std_logic lab=A[0]}
C {devices/lab_pin.sym} 3090 -360 0 0 {name=l64 sig_type=std_logic lab=B[2]}
C {and2.sym} 3180 -90 0 0 {name=x20}
C {devices/lab_pin.sym} 3170 -180 0 0 {name=l65 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 3170 0 0 0 {name=l66 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3090 -110 0 0 {name=l67 sig_type=std_logic lab=A[0]}
C {devices/lab_pin.sym} 3090 -70 0 0 {name=l68 sig_type=std_logic lab=B[3]}
C {and2.sym} 3190 200 0 0 {name=x21}
C {devices/lab_pin.sym} 3180 110 0 0 {name=l69 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 3180 290 0 0 {name=l70 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3100 180 0 0 {name=l71 sig_type=std_logic lab=A[3]}
C {devices/lab_pin.sym} 3100 220 0 0 {name=l72 sig_type=std_logic lab=B[3]}
C {fulladder.sym} 3250 510 0 0 {name=x22}
C {devices/lab_pin.sym} 3220 570 0 0 {name=l73 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3240 450 0 0 {name=l74 sig_type=std_logic lab=VDD}
C {half_adder.sym} 3240 700 0 0 {name=x23}
C {devices/lab_pin.sym} 3180 760 0 0 {name=l75 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3180 640 0 0 {name=l76 sig_type=std_logic lab=VDD}
C {fulladder.sym} 2580 50 0 0 {name=x16}
C {half_adder.sym} 3910 -150 0 0 {name=x24}
C {devices/lab_pin.sym} 3850 -90 0 0 {name=l51 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3850 -210 0 0 {name=l52 sig_type=std_logic lab=VDD}
C {half_adder.sym} 3910 -680 0 0 {name=x25}
C {devices/lab_pin.sym} 3850 -620 0 0 {name=l77 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3850 -740 0 0 {name=l78 sig_type=std_logic lab=VDD}
C {and2.sym} 3860 -410 0 0 {name=x26}
C {devices/lab_pin.sym} 3850 -500 0 0 {name=l79 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 3850 -320 0 0 {name=l80 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3770 -430 0 0 {name=l81 sig_type=std_logic lab=A[0]}
C {devices/lab_pin.sym} 3770 -390 0 0 {name=l82 sig_type=std_logic lab=B[0]}
C {half_adder.sym} 3930 210 0 0 {name=x27}
C {devices/lab_pin.sym} 3870 270 0 0 {name=l83 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3870 150 0 0 {name=l84 sig_type=std_logic lab=VDD}
C {fulladder.sym} 3910 490 0 0 {name=x28}
C {devices/lab_pin.sym} 3880 550 0 0 {name=l85 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3900 430 0 0 {name=l86 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 3940 -690 2 0 {name=l87 sig_type=std_logic lab=Y[1]}
C {devices/lab_pin.sym} 3980 -410 2 0 {name=l88 sig_type=std_logic lab=Y[0]}
C {devices/lab_pin.sym} 3340 520 2 0 {name=l89 sig_type=std_logic lab=Y[5]}
C {devices/lab_pin.sym} 3270 690 2 0 {name=l90 sig_type=std_logic lab=Y[4]}
C {devices/lab_pin.sym} 3940 -160 2 0 {name=l91 sig_type=std_logic lab=Y[2]}
C {devices/lab_pin.sym} 3960 200 2 0 {name=l92 sig_type=std_logic lab=Y[3]}
C {devices/lab_pin.sym} 4000 480 2 0 {name=l93 sig_type=std_logic lab=Y[7]}
C {devices/lab_pin.sym} 4000 500 2 0 {name=l94 sig_type=std_logic lab=Y[6]}
C {devices/lab_pin.sym} 2550 110 0 0 {name=l95 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2570 -10 0 0 {name=l96 sig_type=std_logic lab=VDD}
