// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new395.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new395::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new395::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new395::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new395::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new395::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new395::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new395::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new395::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new395::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new395::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new395::ap_const_lv32_1 = "1";
const sc_lv<24> Conv1DMac_new395::ap_const_lv24_0 = "000000000000000000000000";
const sc_lv<14> Conv1DMac_new395::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new395::ap_const_lv6_0 = "000000";
const sc_lv<8> Conv1DMac_new395::ap_const_lv8_0 = "00000000";
const sc_lv<7> Conv1DMac_new395::ap_const_lv7_0 = "0000000";
const sc_lv<24> Conv1DMac_new395::ap_const_lv24_800000 = "100000000000000000000000";
const sc_lv<24> Conv1DMac_new395::ap_const_lv24_1 = "1";
const sc_lv<14> Conv1DMac_new395::ap_const_lv14_1000 = "1000000000000";
const sc_lv<12> Conv1DMac_new395::ap_const_lv12_0 = "000000000000";
const sc_lv<5> Conv1DMac_new395::ap_const_lv5_0 = "00000";
const sc_lv<8> Conv1DMac_new395::ap_const_lv8_80 = "10000000";
const sc_lv<6> Conv1DMac_new395::ap_const_lv6_1 = "1";
const sc_lv<8> Conv1DMac_new395::ap_const_lv8_7F = "1111111";
const sc_lv<8> Conv1DMac_new395::ap_const_lv8_1 = "1";
const sc_lv<14> Conv1DMac_new395::ap_const_lv14_1 = "1";
const sc_lv<32> Conv1DMac_new395::ap_const_lv32_D = "1101";
const sc_lv<32> Conv1DMac_new395::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new395::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new395::ap_const_lv32_5 = "101";
const sc_lv<32> Conv1DMac_new395::ap_const_lv32_E = "1110";
const sc_lv<8> Conv1DMac_new395::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new395::ap_const_lv8_FF = "11111111";
const sc_lv<32> Conv1DMac_new395::ap_const_lv32_2 = "10";

Conv1DMac_new395::Conv1DMac_new395(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights6_m_weights_V_U = new Conv1DMac_new395_udo("weights6_m_weights_V_U");
    weights6_m_weights_V_U->clk(ap_clk);
    weights6_m_weights_V_U->reset(ap_rst);
    weights6_m_weights_V_U->address0(weights6_m_weights_V_address0);
    weights6_m_weights_V_U->ce0(weights6_m_weights_V_ce0);
    weights6_m_weights_V_U->q0(weights6_m_weights_V_q0);
    weights6_m_weights_V_1_U = new Conv1DMac_new395_vdy("weights6_m_weights_V_1_U");
    weights6_m_weights_V_1_U->clk(ap_clk);
    weights6_m_weights_V_1_U->reset(ap_rst);
    weights6_m_weights_V_1_U->address0(weights6_m_weights_V_1_address0);
    weights6_m_weights_V_1_U->ce0(weights6_m_weights_V_1_ce0);
    weights6_m_weights_V_1_U->q0(weights6_m_weights_V_1_q0);
    weights6_m_weights_V_2_U = new Conv1DMac_new395_wdI("weights6_m_weights_V_2_U");
    weights6_m_weights_V_2_U->clk(ap_clk);
    weights6_m_weights_V_2_U->reset(ap_rst);
    weights6_m_weights_V_2_U->address0(weights6_m_weights_V_2_address0);
    weights6_m_weights_V_2_U->ce0(weights6_m_weights_V_2_ce0);
    weights6_m_weights_V_2_U->q0(weights6_m_weights_V_2_q0);
    weights6_m_weights_V_3_U = new Conv1DMac_new395_xdS("weights6_m_weights_V_3_U");
    weights6_m_weights_V_3_U->clk(ap_clk);
    weights6_m_weights_V_3_U->reset(ap_rst);
    weights6_m_weights_V_3_U->address0(weights6_m_weights_V_3_address0);
    weights6_m_weights_V_3_U->ce0(weights6_m_weights_V_3_ce0);
    weights6_m_weights_V_3_U->q0(weights6_m_weights_V_3_q0);
    computeS2_mux_325yd2_U29 = new computeS2_mux_325yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_U29");
    computeS2_mux_325yd2_U29->din0(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din1(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din2(ap_var_for_const1);
    computeS2_mux_325yd2_U29->din3(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din4(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din5(ap_var_for_const2);
    computeS2_mux_325yd2_U29->din6(ap_var_for_const3);
    computeS2_mux_325yd2_U29->din7(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din8(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din9(ap_var_for_const3);
    computeS2_mux_325yd2_U29->din10(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din11(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din12(ap_var_for_const3);
    computeS2_mux_325yd2_U29->din13(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din14(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din15(ap_var_for_const3);
    computeS2_mux_325yd2_U29->din16(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din17(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din18(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din19(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din20(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din21(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din22(ap_var_for_const2);
    computeS2_mux_325yd2_U29->din23(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din24(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din25(ap_var_for_const3);
    computeS2_mux_325yd2_U29->din26(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din27(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din28(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din29(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din30(ap_var_for_const3);
    computeS2_mux_325yd2_U29->din31(ap_var_for_const0);
    computeS2_mux_325yd2_U29->din32(nm_t_mid2_reg_1198_pp0_iter2_reg);
    computeS2_mux_325yd2_U29->dout(tmp_93_fu_852_p34);
    computeS2_mux_325yd2_U30 = new computeS2_mux_325yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_U30");
    computeS2_mux_325yd2_U30->din0(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din1(ap_var_for_const2);
    computeS2_mux_325yd2_U30->din2(ap_var_for_const1);
    computeS2_mux_325yd2_U30->din3(ap_var_for_const3);
    computeS2_mux_325yd2_U30->din4(ap_var_for_const1);
    computeS2_mux_325yd2_U30->din5(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din6(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din7(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din8(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din9(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din10(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din11(ap_var_for_const3);
    computeS2_mux_325yd2_U30->din12(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din13(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din14(ap_var_for_const3);
    computeS2_mux_325yd2_U30->din15(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din16(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din17(ap_var_for_const3);
    computeS2_mux_325yd2_U30->din18(ap_var_for_const3);
    computeS2_mux_325yd2_U30->din19(ap_var_for_const3);
    computeS2_mux_325yd2_U30->din20(ap_var_for_const3);
    computeS2_mux_325yd2_U30->din21(ap_var_for_const3);
    computeS2_mux_325yd2_U30->din22(ap_var_for_const1);
    computeS2_mux_325yd2_U30->din23(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din24(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din25(ap_var_for_const3);
    computeS2_mux_325yd2_U30->din26(ap_var_for_const1);
    computeS2_mux_325yd2_U30->din27(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din28(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din29(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din30(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din31(ap_var_for_const0);
    computeS2_mux_325yd2_U30->din32(nm_t_mid2_reg_1198_pp0_iter2_reg);
    computeS2_mux_325yd2_U30->dout(tmp_94_fu_927_p34);
    computeS2_mux_325yd2_U31 = new computeS2_mux_325yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_U31");
    computeS2_mux_325yd2_U31->din0(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din1(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din2(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din3(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din4(ap_var_for_const3);
    computeS2_mux_325yd2_U31->din5(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din6(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din7(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din8(ap_var_for_const3);
    computeS2_mux_325yd2_U31->din9(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din10(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din11(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din12(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din13(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din14(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din15(ap_var_for_const3);
    computeS2_mux_325yd2_U31->din16(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din17(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din18(ap_var_for_const1);
    computeS2_mux_325yd2_U31->din19(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din20(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din21(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din22(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din23(ap_var_for_const3);
    computeS2_mux_325yd2_U31->din24(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din25(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din26(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din27(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din28(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din29(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din30(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din31(ap_var_for_const0);
    computeS2_mux_325yd2_U31->din32(nm_t_mid2_reg_1198_pp0_iter2_reg);
    computeS2_mux_325yd2_U31->dout(tmp_95_fu_1002_p34);
    computeS2_mux_325yd2_U32 = new computeS2_mux_325yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_U32");
    computeS2_mux_325yd2_U32->din0(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din1(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din2(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din3(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din4(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din5(ap_var_for_const1);
    computeS2_mux_325yd2_U32->din6(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din7(ap_var_for_const3);
    computeS2_mux_325yd2_U32->din8(ap_var_for_const2);
    computeS2_mux_325yd2_U32->din9(ap_var_for_const3);
    computeS2_mux_325yd2_U32->din10(ap_var_for_const3);
    computeS2_mux_325yd2_U32->din11(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din12(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din13(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din14(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din15(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din16(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din17(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din18(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din19(ap_var_for_const3);
    computeS2_mux_325yd2_U32->din20(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din21(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din22(ap_var_for_const3);
    computeS2_mux_325yd2_U32->din23(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din24(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din25(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din26(ap_var_for_const3);
    computeS2_mux_325yd2_U32->din27(ap_var_for_const3);
    computeS2_mux_325yd2_U32->din28(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din29(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din30(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din31(ap_var_for_const0);
    computeS2_mux_325yd2_U32->din32(nm_t_mid2_reg_1198_pp0_iter2_reg);
    computeS2_mux_325yd2_U32->dout(tmp_96_fu_1077_p34);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1189_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_82_reg_1216_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1189_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_82_reg_1216_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1189_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_82_reg_1216_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten5_reg_1189_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_82_reg_1216_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten5_fu_293_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten5_fu_293_p2);
    sensitive << ( indvar_flatten5_reg_217 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_305_p2);
    sensitive << ( indvar_flatten_reg_228 );
    sensitive << ( exitcond_flatten5_fu_293_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten5_reg_1189_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1189_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next5_fu_299_p2);
    sensitive << ( indvar_flatten5_reg_217 );

    SC_METHOD(thread_indvar_flatten_next_fu_437_p3);
    sensitive << ( exitcond_flatten_fu_305_p2 );
    sensitive << ( indvar_flatten_op_fu_431_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_431_p2);
    sensitive << ( indvar_flatten_reg_228 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_769_p2);
    sensitive << ( tmp_89_fu_752_p1 );
    sensitive << ( tmp1_fu_763_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_789_p2);
    sensitive << ( tmp_90_reg_1265 );
    sensitive << ( tmp2_fu_783_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_808_p2);
    sensitive << ( tmp_91_reg_1280 );
    sensitive << ( tmp3_fu_802_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_827_p2);
    sensitive << ( tmp_92_reg_1295 );
    sensitive << ( tmp4_fu_821_p2 );

    SC_METHOD(thread_nm_1_fu_353_p2);
    sensitive << ( nm_mid_fu_311_p3 );

    SC_METHOD(thread_nm_mid2_fu_401_p3);
    sensitive << ( nm_mid_fu_311_p3 );
    sensitive << ( tmp_66_mid_fu_347_p2 );
    sensitive << ( nm_1_fu_353_p2 );

    SC_METHOD(thread_nm_mid_fu_311_p3);
    sensitive << ( nm_reg_239 );
    sensitive << ( exitcond_flatten_fu_305_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_393_p3);
    sensitive << ( tmp_66_mid_fu_347_p2 );
    sensitive << ( tmp_339_fu_373_p1 );
    sensitive << ( nm_t_mid_fu_327_p3 );

    SC_METHOD(thread_nm_t_mid_fu_327_p3);
    sensitive << ( tmp_fu_281_p1 );
    sensitive << ( exitcond_flatten_fu_305_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_335_p2);
    sensitive << ( exitcond_flatten_fu_305_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_82_reg_1216_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_82_reg_1216_pp0_iter3_reg );
    sensitive << ( p_Val2_7_reg_1310 );
    sensitive << ( p_Val2_20_1_reg_1315 );
    sensitive << ( p_Val2_20_2_reg_1320 );
    sensitive << ( p_Val2_20_3_reg_1325 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_82_reg_1216_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast4_cast_fu_456_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_08_cast4_fu_452_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_08_cast4_fu_452_p1);
    sensitive << ( p_08_cast4_fu_452_p0 );

    SC_METHOD(thread_p_Val2_1_fu_534_p0);
    sensitive << ( weights6_m_weights_V_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_534_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_fu_452_p1 );

    SC_METHOD(thread_p_Val2_1_fu_534_p2);
    sensitive << ( p_Val2_1_fu_534_p0 );
    sensitive << ( p_Val2_1_fu_534_p1 );

    SC_METHOD(thread_p_Val2_20_1_fu_996_p2);
    sensitive << ( macRegisters_1_V_fu_789_p2 );
    sensitive << ( tmp_94_fu_927_p34 );

    SC_METHOD(thread_p_Val2_20_2_fu_1071_p2);
    sensitive << ( macRegisters_2_V_fu_808_p2 );
    sensitive << ( tmp_95_fu_1002_p34 );

    SC_METHOD(thread_p_Val2_20_3_fu_1146_p2);
    sensitive << ( macRegisters_3_V_fu_827_p2 );
    sensitive << ( tmp_96_fu_1077_p34 );

    SC_METHOD(thread_p_Val2_2_fu_604_p0);
    sensitive << ( weights6_m_weights_V_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_fu_604_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_fu_452_p1 );

    SC_METHOD(thread_p_Val2_2_fu_604_p2);
    sensitive << ( p_Val2_2_fu_604_p0 );
    sensitive << ( p_Val2_2_fu_604_p1 );

    SC_METHOD(thread_p_Val2_3_fu_674_p0);
    sensitive << ( weights6_m_weights_V_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_674_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_fu_452_p1 );

    SC_METHOD(thread_p_Val2_3_fu_674_p2);
    sensitive << ( p_Val2_3_fu_674_p0 );
    sensitive << ( p_Val2_3_fu_674_p1 );

    SC_METHOD(thread_p_Val2_7_fu_921_p2);
    sensitive << ( macRegisters_0_V_fu_769_p2 );
    sensitive << ( tmp_93_fu_852_p34 );

    SC_METHOD(thread_p_Val2_s_fu_464_p0);
    sensitive << ( weights6_m_weights_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_fu_464_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_cast_fu_456_p0 );

    SC_METHOD(thread_p_Val2_s_fu_464_p2);
    sensitive << ( p_Val2_s_fu_464_p0 );
    sensitive << ( p_Val2_s_fu_464_p1 );

    SC_METHOD(thread_qb_assign_1_1_fu_775_p2);
    sensitive << ( tmp_344_reg_1270 );
    sensitive << ( tmp_203_1_reg_1275 );

    SC_METHOD(thread_qb_assign_1_2_fu_794_p2);
    sensitive << ( tmp_347_reg_1285 );
    sensitive << ( tmp_203_2_reg_1290 );

    SC_METHOD(thread_qb_assign_1_3_fu_813_p2);
    sensitive << ( tmp_350_reg_1300 );
    sensitive << ( tmp_203_3_reg_1305 );

    SC_METHOD(thread_qb_assign_1_fu_755_p2);
    sensitive << ( tmp_341_reg_1255 );
    sensitive << ( tmp_74_reg_1260 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_1_fu_425_p2);
    sensitive << ( sf_mid2_fu_365_p3 );

    SC_METHOD(thread_sf_cast1_fu_409_p1);
    sensitive << ( sf_mid2_fu_365_p3 );

    SC_METHOD(thread_sf_mid2_fu_365_p3);
    sensitive << ( sf_reg_250 );
    sensitive << ( tmp_274_fu_359_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_763_p2);
    sensitive << ( macRegisters_0_V_3_fu_136 );
    sensitive << ( tmp_75_fu_759_p1 );

    SC_METHOD(thread_tmp2_fu_783_p2);
    sensitive << ( macRegisters_1_V_3_fu_140 );
    sensitive << ( tmp_204_1_fu_779_p1 );

    SC_METHOD(thread_tmp3_fu_802_p2);
    sensitive << ( macRegisters_2_V_3_fu_144 );
    sensitive << ( tmp_204_2_fu_798_p1 );

    SC_METHOD(thread_tmp4_fu_821_p2);
    sensitive << ( macRegisters_3_V_3_fu_148 );
    sensitive << ( tmp_204_3_fu_817_p1 );

    SC_METHOD(thread_tmp_203_1_fu_594_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1189_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_79_fu_586_p3 );

    SC_METHOD(thread_tmp_203_2_fu_664_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1189_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_84_fu_656_p3 );

    SC_METHOD(thread_tmp_203_3_fu_734_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1189_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_88_fu_726_p3 );

    SC_METHOD(thread_tmp_204_1_fu_779_p1);
    sensitive << ( qb_assign_1_1_fu_775_p2 );

    SC_METHOD(thread_tmp_204_2_fu_798_p1);
    sensitive << ( qb_assign_1_2_fu_794_p2 );

    SC_METHOD(thread_tmp_204_3_fu_817_p1);
    sensitive << ( qb_assign_1_3_fu_813_p2 );

    SC_METHOD(thread_tmp_274_fu_359_p2);
    sensitive << ( exitcond_flatten_fu_305_p2 );
    sensitive << ( tmp_66_mid_fu_347_p2 );

    SC_METHOD(thread_tmp_291_fu_341_p2);
    sensitive << ( sf_reg_250 );
    sensitive << ( exitcond_flatten5_fu_293_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_339_fu_373_p1);
    sensitive << ( nm_1_fu_353_p2 );

    SC_METHOD(thread_tmp_340_fu_470_p3);
    sensitive << ( p_Val2_s_fu_464_p2 );

    SC_METHOD(thread_tmp_342_fu_496_p1);
    sensitive << ( p_Val2_s_fu_464_p2 );

    SC_METHOD(thread_tmp_343_fu_540_p3);
    sensitive << ( p_Val2_1_fu_534_p2 );

    SC_METHOD(thread_tmp_345_fu_566_p1);
    sensitive << ( p_Val2_1_fu_534_p2 );

    SC_METHOD(thread_tmp_346_fu_610_p3);
    sensitive << ( p_Val2_2_fu_604_p2 );

    SC_METHOD(thread_tmp_348_fu_636_p1);
    sensitive << ( p_Val2_2_fu_604_p2 );

    SC_METHOD(thread_tmp_349_fu_680_p3);
    sensitive << ( p_Val2_3_fu_674_p2 );

    SC_METHOD(thread_tmp_351_fu_706_p1);
    sensitive << ( p_Val2_3_fu_674_p2 );

    SC_METHOD(thread_tmp_65_fu_285_p3);
    sensitive << ( tmp_fu_281_p1 );

    SC_METHOD(thread_tmp_65_mid1_fu_377_p3);
    sensitive << ( tmp_339_fu_373_p1 );

    SC_METHOD(thread_tmp_65_mid2_fu_385_p3);
    sensitive << ( tmp_66_mid_fu_347_p2 );
    sensitive << ( tmp_65_mid1_fu_377_p3 );
    sensitive << ( tmp_65_mid_fu_319_p3 );

    SC_METHOD(thread_tmp_65_mid_fu_319_p3);
    sensitive << ( exitcond_flatten_fu_305_p2 );
    sensitive << ( tmp_65_fu_285_p3 );

    SC_METHOD(thread_tmp_66_mid_fu_347_p2);
    sensitive << ( tmp_291_fu_341_p2 );
    sensitive << ( not_exitcond_flatten_fu_335_p2 );

    SC_METHOD(thread_tmp_68_fu_413_p2);
    sensitive << ( sf_cast1_fu_409_p1 );
    sensitive << ( tmp_65_mid2_fu_385_p3 );

    SC_METHOD(thread_tmp_69_fu_445_p1);
    sensitive << ( tmp_68_reg_1211 );

    SC_METHOD(thread_tmp_71_fu_500_p2);
    sensitive << ( tmp_342_fu_496_p1 );
    sensitive << ( tmp_340_fu_470_p3 );

    SC_METHOD(thread_tmp_72_fu_506_p4);
    sensitive << ( p_Val2_s_fu_464_p2 );

    SC_METHOD(thread_tmp_73_fu_516_p3);
    sensitive << ( tmp_72_fu_506_p4 );
    sensitive << ( tmp_71_fu_500_p2 );

    SC_METHOD(thread_tmp_74_fu_524_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten5_reg_1189_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_73_fu_516_p3 );

    SC_METHOD(thread_tmp_75_fu_759_p1);
    sensitive << ( qb_assign_1_fu_755_p2 );

    SC_METHOD(thread_tmp_77_fu_570_p2);
    sensitive << ( tmp_345_fu_566_p1 );
    sensitive << ( tmp_343_fu_540_p3 );

    SC_METHOD(thread_tmp_78_fu_576_p4);
    sensitive << ( p_Val2_1_fu_534_p2 );

    SC_METHOD(thread_tmp_79_fu_586_p3);
    sensitive << ( tmp_78_fu_576_p4 );
    sensitive << ( tmp_77_fu_570_p2 );

    SC_METHOD(thread_tmp_81_fu_640_p2);
    sensitive << ( tmp_348_fu_636_p1 );
    sensitive << ( tmp_346_fu_610_p3 );

    SC_METHOD(thread_tmp_82_fu_419_p2);
    sensitive << ( exitcond_flatten5_fu_293_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_365_p3 );

    SC_METHOD(thread_tmp_83_fu_646_p4);
    sensitive << ( p_Val2_2_fu_604_p2 );

    SC_METHOD(thread_tmp_84_fu_656_p3);
    sensitive << ( tmp_83_fu_646_p4 );
    sensitive << ( tmp_81_fu_640_p2 );

    SC_METHOD(thread_tmp_86_fu_710_p2);
    sensitive << ( tmp_351_fu_706_p1 );
    sensitive << ( tmp_349_fu_680_p3 );

    SC_METHOD(thread_tmp_87_fu_716_p4);
    sensitive << ( p_Val2_3_fu_674_p2 );

    SC_METHOD(thread_tmp_88_fu_726_p3);
    sensitive << ( tmp_87_fu_716_p4 );
    sensitive << ( tmp_86_fu_710_p2 );

    SC_METHOD(thread_tmp_89_fu_752_p1);
    sensitive << ( tmp_s_reg_1250 );

    SC_METHOD(thread_tmp_fu_281_p1);
    sensitive << ( nm_reg_239 );

    SC_METHOD(thread_weights6_m_weights_V_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_69_fu_445_p1 );

    SC_METHOD(thread_weights6_m_weights_V_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights6_m_weights_V_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_69_fu_445_p1 );

    SC_METHOD(thread_weights6_m_weights_V_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights6_m_weights_V_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_69_fu_445_p1 );

    SC_METHOD(thread_weights6_m_weights_V_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights6_m_weights_V_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_69_fu_445_p1 );

    SC_METHOD(thread_weights6_m_weights_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten5_fu_293_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const3);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new395_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights6_m_weights_V_address0, "weights6_m_weights_V_address0");
    sc_trace(mVcdFile, weights6_m_weights_V_ce0, "weights6_m_weights_V_ce0");
    sc_trace(mVcdFile, weights6_m_weights_V_q0, "weights6_m_weights_V_q0");
    sc_trace(mVcdFile, weights6_m_weights_V_1_address0, "weights6_m_weights_V_1_address0");
    sc_trace(mVcdFile, weights6_m_weights_V_1_ce0, "weights6_m_weights_V_1_ce0");
    sc_trace(mVcdFile, weights6_m_weights_V_1_q0, "weights6_m_weights_V_1_q0");
    sc_trace(mVcdFile, weights6_m_weights_V_2_address0, "weights6_m_weights_V_2_address0");
    sc_trace(mVcdFile, weights6_m_weights_V_2_ce0, "weights6_m_weights_V_2_ce0");
    sc_trace(mVcdFile, weights6_m_weights_V_2_q0, "weights6_m_weights_V_2_q0");
    sc_trace(mVcdFile, weights6_m_weights_V_3_address0, "weights6_m_weights_V_3_address0");
    sc_trace(mVcdFile, weights6_m_weights_V_3_ce0, "weights6_m_weights_V_3_ce0");
    sc_trace(mVcdFile, weights6_m_weights_V_3_q0, "weights6_m_weights_V_3_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten5_reg_1189, "exitcond_flatten5_reg_1189");
    sc_trace(mVcdFile, exitcond_flatten5_reg_1189_pp0_iter1_reg, "exitcond_flatten5_reg_1189_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_82_reg_1216, "tmp_82_reg_1216");
    sc_trace(mVcdFile, tmp_82_reg_1216_pp0_iter3_reg, "tmp_82_reg_1216_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten5_reg_217, "indvar_flatten5_reg_217");
    sc_trace(mVcdFile, indvar_flatten_reg_228, "indvar_flatten_reg_228");
    sc_trace(mVcdFile, nm_reg_239, "nm_reg_239");
    sc_trace(mVcdFile, sf_reg_250, "sf_reg_250");
    sc_trace(mVcdFile, exitcond_flatten5_fu_293_p2, "exitcond_flatten5_fu_293_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next5_fu_299_p2, "indvar_flatten_next5_fu_299_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_393_p3, "nm_t_mid2_fu_393_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1198, "nm_t_mid2_reg_1198");
    sc_trace(mVcdFile, nm_t_mid2_reg_1198_pp0_iter1_reg, "nm_t_mid2_reg_1198_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1198_pp0_iter2_reg, "nm_t_mid2_reg_1198_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_401_p3, "nm_mid2_fu_401_p3");
    sc_trace(mVcdFile, tmp_68_fu_413_p2, "tmp_68_fu_413_p2");
    sc_trace(mVcdFile, tmp_68_reg_1211, "tmp_68_reg_1211");
    sc_trace(mVcdFile, tmp_82_fu_419_p2, "tmp_82_fu_419_p2");
    sc_trace(mVcdFile, tmp_82_reg_1216_pp0_iter1_reg, "tmp_82_reg_1216_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_82_reg_1216_pp0_iter2_reg, "tmp_82_reg_1216_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_1_fu_425_p2, "sf_1_fu_425_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_437_p3, "indvar_flatten_next_fu_437_p3");
    sc_trace(mVcdFile, tmp_s_reg_1250, "tmp_s_reg_1250");
    sc_trace(mVcdFile, tmp_341_reg_1255, "tmp_341_reg_1255");
    sc_trace(mVcdFile, tmp_74_fu_524_p2, "tmp_74_fu_524_p2");
    sc_trace(mVcdFile, tmp_74_reg_1260, "tmp_74_reg_1260");
    sc_trace(mVcdFile, tmp_90_reg_1265, "tmp_90_reg_1265");
    sc_trace(mVcdFile, tmp_344_reg_1270, "tmp_344_reg_1270");
    sc_trace(mVcdFile, tmp_203_1_fu_594_p2, "tmp_203_1_fu_594_p2");
    sc_trace(mVcdFile, tmp_203_1_reg_1275, "tmp_203_1_reg_1275");
    sc_trace(mVcdFile, tmp_91_reg_1280, "tmp_91_reg_1280");
    sc_trace(mVcdFile, tmp_347_reg_1285, "tmp_347_reg_1285");
    sc_trace(mVcdFile, tmp_203_2_fu_664_p2, "tmp_203_2_fu_664_p2");
    sc_trace(mVcdFile, tmp_203_2_reg_1290, "tmp_203_2_reg_1290");
    sc_trace(mVcdFile, tmp_92_reg_1295, "tmp_92_reg_1295");
    sc_trace(mVcdFile, tmp_350_reg_1300, "tmp_350_reg_1300");
    sc_trace(mVcdFile, tmp_203_3_fu_734_p2, "tmp_203_3_fu_734_p2");
    sc_trace(mVcdFile, tmp_203_3_reg_1305, "tmp_203_3_reg_1305");
    sc_trace(mVcdFile, p_Val2_7_fu_921_p2, "p_Val2_7_fu_921_p2");
    sc_trace(mVcdFile, p_Val2_7_reg_1310, "p_Val2_7_reg_1310");
    sc_trace(mVcdFile, p_Val2_20_1_fu_996_p2, "p_Val2_20_1_fu_996_p2");
    sc_trace(mVcdFile, p_Val2_20_1_reg_1315, "p_Val2_20_1_reg_1315");
    sc_trace(mVcdFile, p_Val2_20_2_fu_1071_p2, "p_Val2_20_2_fu_1071_p2");
    sc_trace(mVcdFile, p_Val2_20_2_reg_1320, "p_Val2_20_2_reg_1320");
    sc_trace(mVcdFile, p_Val2_20_3_fu_1146_p2, "p_Val2_20_3_fu_1146_p2");
    sc_trace(mVcdFile, p_Val2_20_3_reg_1325, "p_Val2_20_3_reg_1325");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_69_fu_445_p1, "tmp_69_fu_445_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_3_fu_136, "macRegisters_0_V_3_fu_136");
    sc_trace(mVcdFile, macRegisters_0_V_fu_769_p2, "macRegisters_0_V_fu_769_p2");
    sc_trace(mVcdFile, macRegisters_1_V_3_fu_140, "macRegisters_1_V_3_fu_140");
    sc_trace(mVcdFile, macRegisters_1_V_fu_789_p2, "macRegisters_1_V_fu_789_p2");
    sc_trace(mVcdFile, macRegisters_2_V_3_fu_144, "macRegisters_2_V_3_fu_144");
    sc_trace(mVcdFile, macRegisters_2_V_fu_808_p2, "macRegisters_2_V_fu_808_p2");
    sc_trace(mVcdFile, macRegisters_3_V_3_fu_148, "macRegisters_3_V_3_fu_148");
    sc_trace(mVcdFile, macRegisters_3_V_fu_827_p2, "macRegisters_3_V_fu_827_p2");
    sc_trace(mVcdFile, tmp_fu_281_p1, "tmp_fu_281_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_305_p2, "exitcond_flatten_fu_305_p2");
    sc_trace(mVcdFile, tmp_65_fu_285_p3, "tmp_65_fu_285_p3");
    sc_trace(mVcdFile, tmp_291_fu_341_p2, "tmp_291_fu_341_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_335_p2, "not_exitcond_flatten_fu_335_p2");
    sc_trace(mVcdFile, nm_mid_fu_311_p3, "nm_mid_fu_311_p3");
    sc_trace(mVcdFile, tmp_66_mid_fu_347_p2, "tmp_66_mid_fu_347_p2");
    sc_trace(mVcdFile, tmp_274_fu_359_p2, "tmp_274_fu_359_p2");
    sc_trace(mVcdFile, nm_1_fu_353_p2, "nm_1_fu_353_p2");
    sc_trace(mVcdFile, tmp_339_fu_373_p1, "tmp_339_fu_373_p1");
    sc_trace(mVcdFile, tmp_65_mid1_fu_377_p3, "tmp_65_mid1_fu_377_p3");
    sc_trace(mVcdFile, tmp_65_mid_fu_319_p3, "tmp_65_mid_fu_319_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_327_p3, "nm_t_mid_fu_327_p3");
    sc_trace(mVcdFile, sf_mid2_fu_365_p3, "sf_mid2_fu_365_p3");
    sc_trace(mVcdFile, sf_cast1_fu_409_p1, "sf_cast1_fu_409_p1");
    sc_trace(mVcdFile, tmp_65_mid2_fu_385_p3, "tmp_65_mid2_fu_385_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_431_p2, "indvar_flatten_op_fu_431_p2");
    sc_trace(mVcdFile, p_08_cast4_fu_452_p0, "p_08_cast4_fu_452_p0");
    sc_trace(mVcdFile, p_08_cast4_cast_fu_456_p0, "p_08_cast4_cast_fu_456_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_464_p0, "p_Val2_s_fu_464_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_464_p1, "p_Val2_s_fu_464_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_464_p2, "p_Val2_s_fu_464_p2");
    sc_trace(mVcdFile, tmp_342_fu_496_p1, "tmp_342_fu_496_p1");
    sc_trace(mVcdFile, tmp_340_fu_470_p3, "tmp_340_fu_470_p3");
    sc_trace(mVcdFile, tmp_72_fu_506_p4, "tmp_72_fu_506_p4");
    sc_trace(mVcdFile, tmp_71_fu_500_p2, "tmp_71_fu_500_p2");
    sc_trace(mVcdFile, tmp_73_fu_516_p3, "tmp_73_fu_516_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_534_p0, "p_Val2_1_fu_534_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_534_p1, "p_Val2_1_fu_534_p1");
    sc_trace(mVcdFile, p_08_cast4_fu_452_p1, "p_08_cast4_fu_452_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_534_p2, "p_Val2_1_fu_534_p2");
    sc_trace(mVcdFile, tmp_345_fu_566_p1, "tmp_345_fu_566_p1");
    sc_trace(mVcdFile, tmp_343_fu_540_p3, "tmp_343_fu_540_p3");
    sc_trace(mVcdFile, tmp_78_fu_576_p4, "tmp_78_fu_576_p4");
    sc_trace(mVcdFile, tmp_77_fu_570_p2, "tmp_77_fu_570_p2");
    sc_trace(mVcdFile, tmp_79_fu_586_p3, "tmp_79_fu_586_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_604_p0, "p_Val2_2_fu_604_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_604_p1, "p_Val2_2_fu_604_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_604_p2, "p_Val2_2_fu_604_p2");
    sc_trace(mVcdFile, tmp_348_fu_636_p1, "tmp_348_fu_636_p1");
    sc_trace(mVcdFile, tmp_346_fu_610_p3, "tmp_346_fu_610_p3");
    sc_trace(mVcdFile, tmp_83_fu_646_p4, "tmp_83_fu_646_p4");
    sc_trace(mVcdFile, tmp_81_fu_640_p2, "tmp_81_fu_640_p2");
    sc_trace(mVcdFile, tmp_84_fu_656_p3, "tmp_84_fu_656_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_674_p0, "p_Val2_3_fu_674_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_674_p1, "p_Val2_3_fu_674_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_674_p2, "p_Val2_3_fu_674_p2");
    sc_trace(mVcdFile, tmp_351_fu_706_p1, "tmp_351_fu_706_p1");
    sc_trace(mVcdFile, tmp_349_fu_680_p3, "tmp_349_fu_680_p3");
    sc_trace(mVcdFile, tmp_87_fu_716_p4, "tmp_87_fu_716_p4");
    sc_trace(mVcdFile, tmp_86_fu_710_p2, "tmp_86_fu_710_p2");
    sc_trace(mVcdFile, tmp_88_fu_726_p3, "tmp_88_fu_726_p3");
    sc_trace(mVcdFile, qb_assign_1_fu_755_p2, "qb_assign_1_fu_755_p2");
    sc_trace(mVcdFile, tmp_75_fu_759_p1, "tmp_75_fu_759_p1");
    sc_trace(mVcdFile, tmp_89_fu_752_p1, "tmp_89_fu_752_p1");
    sc_trace(mVcdFile, tmp1_fu_763_p2, "tmp1_fu_763_p2");
    sc_trace(mVcdFile, qb_assign_1_1_fu_775_p2, "qb_assign_1_1_fu_775_p2");
    sc_trace(mVcdFile, tmp_204_1_fu_779_p1, "tmp_204_1_fu_779_p1");
    sc_trace(mVcdFile, tmp2_fu_783_p2, "tmp2_fu_783_p2");
    sc_trace(mVcdFile, qb_assign_1_2_fu_794_p2, "qb_assign_1_2_fu_794_p2");
    sc_trace(mVcdFile, tmp_204_2_fu_798_p1, "tmp_204_2_fu_798_p1");
    sc_trace(mVcdFile, tmp3_fu_802_p2, "tmp3_fu_802_p2");
    sc_trace(mVcdFile, qb_assign_1_3_fu_813_p2, "qb_assign_1_3_fu_813_p2");
    sc_trace(mVcdFile, tmp_204_3_fu_817_p1, "tmp_204_3_fu_817_p1");
    sc_trace(mVcdFile, tmp4_fu_821_p2, "tmp4_fu_821_p2");
    sc_trace(mVcdFile, tmp_93_fu_852_p34, "tmp_93_fu_852_p34");
    sc_trace(mVcdFile, tmp_94_fu_927_p34, "tmp_94_fu_927_p34");
    sc_trace(mVcdFile, tmp_95_fu_1002_p34, "tmp_95_fu_1002_p34");
    sc_trace(mVcdFile, tmp_96_fu_1077_p34, "tmp_96_fu_1077_p34");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new395::~Conv1DMac_new395() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights6_m_weights_V_U;
    delete weights6_m_weights_V_1_U;
    delete weights6_m_weights_V_2_U;
    delete weights6_m_weights_V_3_U;
    delete computeS2_mux_325yd2_U29;
    delete computeS2_mux_325yd2_U30;
    delete computeS2_mux_325yd2_U31;
    delete computeS2_mux_325yd2_U32;
}

void Conv1DMac_new395::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new395::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_1;
}

void Conv1DMac_new395::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_FE;
}

void Conv1DMac_new395::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_FF;
}

void Conv1DMac_new395::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_293_p2.read()))) {
        indvar_flatten5_reg_217 = indvar_flatten_next5_fu_299_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten5_reg_217 = ap_const_lv24_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_293_p2.read()))) {
        indvar_flatten_reg_228 = indvar_flatten_next_fu_437_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_228 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_82_reg_1216_pp0_iter2_reg.read()))) {
        macRegisters_0_V_3_fu_136 = macRegisters_0_V_fu_769_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_82_reg_1216_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_3_fu_136 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_82_reg_1216_pp0_iter2_reg.read()))) {
        macRegisters_1_V_3_fu_140 = macRegisters_1_V_fu_789_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_82_reg_1216_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_3_fu_140 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_82_reg_1216_pp0_iter2_reg.read()))) {
        macRegisters_2_V_3_fu_144 = macRegisters_2_V_fu_808_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_82_reg_1216_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_3_fu_144 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_82_reg_1216_pp0_iter2_reg.read()))) {
        macRegisters_3_V_3_fu_148 = macRegisters_3_V_fu_827_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_82_reg_1216_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_3_fu_148 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_293_p2.read()))) {
        nm_reg_239 = nm_mid2_fu_401_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_239 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_293_p2.read()))) {
        sf_reg_250 = sf_1_fu_425_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_250 = ap_const_lv8_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten5_reg_1189 = exitcond_flatten5_fu_293_p2.read();
        exitcond_flatten5_reg_1189_pp0_iter1_reg = exitcond_flatten5_reg_1189.read();
        nm_t_mid2_reg_1198_pp0_iter1_reg = nm_t_mid2_reg_1198.read();
        tmp_82_reg_1216_pp0_iter1_reg = tmp_82_reg_1216.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten5_fu_293_p2.read()))) {
        nm_t_mid2_reg_1198 = nm_t_mid2_fu_393_p3.read();
        tmp_68_reg_1211 = tmp_68_fu_413_p2.read();
        tmp_82_reg_1216 = tmp_82_fu_419_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1198_pp0_iter2_reg = nm_t_mid2_reg_1198_pp0_iter1_reg.read();
        tmp_82_reg_1216_pp0_iter2_reg = tmp_82_reg_1216_pp0_iter1_reg.read();
        tmp_82_reg_1216_pp0_iter3_reg = tmp_82_reg_1216_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_82_reg_1216_pp0_iter2_reg.read()))) {
        p_Val2_20_1_reg_1315 = p_Val2_20_1_fu_996_p2.read();
        p_Val2_20_2_reg_1320 = p_Val2_20_2_fu_1071_p2.read();
        p_Val2_20_3_reg_1325 = p_Val2_20_3_fu_1146_p2.read();
        p_Val2_7_reg_1310 = p_Val2_7_fu_921_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten5_reg_1189_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_203_1_reg_1275 = tmp_203_1_fu_594_p2.read();
        tmp_203_2_reg_1290 = tmp_203_2_fu_664_p2.read();
        tmp_203_3_reg_1305 = tmp_203_3_fu_734_p2.read();
        tmp_341_reg_1255 = p_Val2_s_fu_464_p2.read().range(6, 6);
        tmp_344_reg_1270 = p_Val2_1_fu_534_p2.read().range(6, 6);
        tmp_347_reg_1285 = p_Val2_2_fu_604_p2.read().range(6, 6);
        tmp_350_reg_1300 = p_Val2_3_fu_674_p2.read().range(6, 6);
        tmp_74_reg_1260 = tmp_74_fu_524_p2.read();
        tmp_90_reg_1265 = p_Val2_1_fu_534_p2.read().range(14, 7);
        tmp_91_reg_1280 = p_Val2_2_fu_604_p2.read().range(14, 7);
        tmp_92_reg_1295 = p_Val2_3_fu_674_p2.read().range(14, 7);
        tmp_s_reg_1250 = p_Val2_s_fu_464_p2.read().range(13, 7);
    }
}

void Conv1DMac_new395::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new395::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new395::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new395::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new395::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1189_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_82_reg_1216_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new395::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1189_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_82_reg_1216_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new395::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten5_reg_1189_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_82_reg_1216_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new395::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new395::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new395::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new395::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten5_reg_1189_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new395::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new395::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_82_reg_1216_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new395::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten5_fu_293_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new395::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new395::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new395::thread_exitcond_flatten5_fu_293_p2() {
    exitcond_flatten5_fu_293_p2 = (!indvar_flatten5_reg_217.read().is_01() || !ap_const_lv24_800000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten5_reg_217.read() == ap_const_lv24_800000);
}

void Conv1DMac_new395::thread_exitcond_flatten_fu_305_p2() {
    exitcond_flatten_fu_305_p2 = (!indvar_flatten_reg_228.read().is_01() || !ap_const_lv14_1000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_228.read() == ap_const_lv14_1000);
}

void Conv1DMac_new395::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten5_reg_1189_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new395::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten5_reg_1189_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_indvar_flatten_next5_fu_299_p2() {
    indvar_flatten_next5_fu_299_p2 = (!ap_const_lv24_1.is_01() || !indvar_flatten5_reg_217.read().is_01())? sc_lv<24>(): (sc_biguint<24>(ap_const_lv24_1) + sc_biguint<24>(indvar_flatten5_reg_217.read()));
}

void Conv1DMac_new395::thread_indvar_flatten_next_fu_437_p3() {
    indvar_flatten_next_fu_437_p3 = (!exitcond_flatten_fu_305_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten_fu_305_p2.read()[0].to_bool())? ap_const_lv14_1: indvar_flatten_op_fu_431_p2.read());
}

void Conv1DMac_new395::thread_indvar_flatten_op_fu_431_p2() {
    indvar_flatten_op_fu_431_p2 = (!indvar_flatten_reg_228.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten_reg_228.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void Conv1DMac_new395::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_macRegisters_0_V_fu_769_p2() {
    macRegisters_0_V_fu_769_p2 = (!tmp_89_fu_752_p1.read().is_01() || !tmp1_fu_763_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_89_fu_752_p1.read()) + sc_biguint<8>(tmp1_fu_763_p2.read()));
}

void Conv1DMac_new395::thread_macRegisters_1_V_fu_789_p2() {
    macRegisters_1_V_fu_789_p2 = (!tmp_90_reg_1265.read().is_01() || !tmp2_fu_783_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_90_reg_1265.read()) + sc_biguint<8>(tmp2_fu_783_p2.read()));
}

void Conv1DMac_new395::thread_macRegisters_2_V_fu_808_p2() {
    macRegisters_2_V_fu_808_p2 = (!tmp_91_reg_1280.read().is_01() || !tmp3_fu_802_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_91_reg_1280.read()) + sc_biguint<8>(tmp3_fu_802_p2.read()));
}

void Conv1DMac_new395::thread_macRegisters_3_V_fu_827_p2() {
    macRegisters_3_V_fu_827_p2 = (!tmp_92_reg_1295.read().is_01() || !tmp4_fu_821_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_92_reg_1295.read()) + sc_biguint<8>(tmp4_fu_821_p2.read()));
}

void Conv1DMac_new395::thread_nm_1_fu_353_p2() {
    nm_1_fu_353_p2 = (!ap_const_lv6_1.is_01() || !nm_mid_fu_311_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(ap_const_lv6_1) + sc_biguint<6>(nm_mid_fu_311_p3.read()));
}

void Conv1DMac_new395::thread_nm_mid2_fu_401_p3() {
    nm_mid2_fu_401_p3 = (!tmp_66_mid_fu_347_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_66_mid_fu_347_p2.read()[0].to_bool())? nm_1_fu_353_p2.read(): nm_mid_fu_311_p3.read());
}

void Conv1DMac_new395::thread_nm_mid_fu_311_p3() {
    nm_mid_fu_311_p3 = (!exitcond_flatten_fu_305_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten_fu_305_p2.read()[0].to_bool())? ap_const_lv6_0: nm_reg_239.read());
}

void Conv1DMac_new395::thread_nm_t_mid2_fu_393_p3() {
    nm_t_mid2_fu_393_p3 = (!tmp_66_mid_fu_347_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_66_mid_fu_347_p2.read()[0].to_bool())? tmp_339_fu_373_p1.read(): nm_t_mid_fu_327_p3.read());
}

void Conv1DMac_new395::thread_nm_t_mid_fu_327_p3() {
    nm_t_mid_fu_327_p3 = (!exitcond_flatten_fu_305_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_flatten_fu_305_p2.read()[0].to_bool())? ap_const_lv5_0: tmp_fu_281_p1.read());
}

void Conv1DMac_new395::thread_not_exitcond_flatten_fu_335_p2() {
    not_exitcond_flatten_fu_335_p2 = (exitcond_flatten_fu_305_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new395::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_82_reg_1216_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new395::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_20_3_reg_1325.read(), p_Val2_20_2_reg_1320.read()), p_Val2_20_1_reg_1315.read()), p_Val2_7_reg_1310.read());
}

void Conv1DMac_new395::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_82_reg_1216_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_p_08_cast4_cast_fu_456_p0() {
    p_08_cast4_cast_fu_456_p0 = in_V_V_dout.read();
}

void Conv1DMac_new395::thread_p_08_cast4_fu_452_p0() {
    p_08_cast4_fu_452_p0 = in_V_V_dout.read();
}

void Conv1DMac_new395::thread_p_08_cast4_fu_452_p1() {
    p_08_cast4_fu_452_p1 = esl_sext<15,8>(p_08_cast4_fu_452_p0.read());
}

void Conv1DMac_new395::thread_p_Val2_1_fu_534_p0() {
    p_Val2_1_fu_534_p0 = weights6_m_weights_V_1_q0.read();
}

void Conv1DMac_new395::thread_p_Val2_1_fu_534_p1() {
    p_Val2_1_fu_534_p1 =  (sc_lv<8>) (p_08_cast4_fu_452_p1.read());
}

void Conv1DMac_new395::thread_p_Val2_1_fu_534_p2() {
    p_Val2_1_fu_534_p2 = (!p_Val2_1_fu_534_p0.read().is_01() || !p_Val2_1_fu_534_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_1_fu_534_p0.read()) * sc_bigint<8>(p_Val2_1_fu_534_p1.read());
}

void Conv1DMac_new395::thread_p_Val2_20_1_fu_996_p2() {
    p_Val2_20_1_fu_996_p2 = (!macRegisters_1_V_fu_789_p2.read().is_01() || !tmp_94_fu_927_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_789_p2.read()) + sc_biguint<8>(tmp_94_fu_927_p34.read()));
}

void Conv1DMac_new395::thread_p_Val2_20_2_fu_1071_p2() {
    p_Val2_20_2_fu_1071_p2 = (!macRegisters_2_V_fu_808_p2.read().is_01() || !tmp_95_fu_1002_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_808_p2.read()) + sc_biguint<8>(tmp_95_fu_1002_p34.read()));
}

void Conv1DMac_new395::thread_p_Val2_20_3_fu_1146_p2() {
    p_Val2_20_3_fu_1146_p2 = (!macRegisters_3_V_fu_827_p2.read().is_01() || !tmp_96_fu_1077_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_827_p2.read()) + sc_biguint<8>(tmp_96_fu_1077_p34.read()));
}

void Conv1DMac_new395::thread_p_Val2_2_fu_604_p0() {
    p_Val2_2_fu_604_p0 = weights6_m_weights_V_2_q0.read();
}

void Conv1DMac_new395::thread_p_Val2_2_fu_604_p1() {
    p_Val2_2_fu_604_p1 =  (sc_lv<8>) (p_08_cast4_fu_452_p1.read());
}

void Conv1DMac_new395::thread_p_Val2_2_fu_604_p2() {
    p_Val2_2_fu_604_p2 = (!p_Val2_2_fu_604_p0.read().is_01() || !p_Val2_2_fu_604_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_2_fu_604_p0.read()) * sc_bigint<8>(p_Val2_2_fu_604_p1.read());
}

void Conv1DMac_new395::thread_p_Val2_3_fu_674_p0() {
    p_Val2_3_fu_674_p0 = weights6_m_weights_V_3_q0.read();
}

void Conv1DMac_new395::thread_p_Val2_3_fu_674_p1() {
    p_Val2_3_fu_674_p1 =  (sc_lv<8>) (p_08_cast4_fu_452_p1.read());
}

void Conv1DMac_new395::thread_p_Val2_3_fu_674_p2() {
    p_Val2_3_fu_674_p2 = (!p_Val2_3_fu_674_p0.read().is_01() || !p_Val2_3_fu_674_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_3_fu_674_p0.read()) * sc_bigint<8>(p_Val2_3_fu_674_p1.read());
}

void Conv1DMac_new395::thread_p_Val2_7_fu_921_p2() {
    p_Val2_7_fu_921_p2 = (!macRegisters_0_V_fu_769_p2.read().is_01() || !tmp_93_fu_852_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_769_p2.read()) + sc_biguint<8>(tmp_93_fu_852_p34.read()));
}

void Conv1DMac_new395::thread_p_Val2_s_fu_464_p0() {
    p_Val2_s_fu_464_p0 = weights6_m_weights_V_q0.read();
}

void Conv1DMac_new395::thread_p_Val2_s_fu_464_p1() {
    p_Val2_s_fu_464_p1 = p_08_cast4_cast_fu_456_p0.read();
}

void Conv1DMac_new395::thread_p_Val2_s_fu_464_p2() {
    p_Val2_s_fu_464_p2 = (!p_Val2_s_fu_464_p0.read().is_01() || !p_Val2_s_fu_464_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_s_fu_464_p0.read()) * sc_bigint<8>(p_Val2_s_fu_464_p1.read());
}

void Conv1DMac_new395::thread_qb_assign_1_1_fu_775_p2() {
    qb_assign_1_1_fu_775_p2 = (tmp_203_1_reg_1275.read() & tmp_344_reg_1270.read());
}

void Conv1DMac_new395::thread_qb_assign_1_2_fu_794_p2() {
    qb_assign_1_2_fu_794_p2 = (tmp_203_2_reg_1290.read() & tmp_347_reg_1285.read());
}

void Conv1DMac_new395::thread_qb_assign_1_3_fu_813_p2() {
    qb_assign_1_3_fu_813_p2 = (tmp_203_3_reg_1305.read() & tmp_350_reg_1300.read());
}

void Conv1DMac_new395::thread_qb_assign_1_fu_755_p2() {
    qb_assign_1_fu_755_p2 = (tmp_74_reg_1260.read() & tmp_341_reg_1255.read());
}

void Conv1DMac_new395::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new395::thread_sf_1_fu_425_p2() {
    sf_1_fu_425_p2 = (!sf_mid2_fu_365_p3.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(sf_mid2_fu_365_p3.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void Conv1DMac_new395::thread_sf_cast1_fu_409_p1() {
    sf_cast1_fu_409_p1 = esl_zext<12,8>(sf_mid2_fu_365_p3.read());
}

void Conv1DMac_new395::thread_sf_mid2_fu_365_p3() {
    sf_mid2_fu_365_p3 = (!tmp_274_fu_359_p2.read()[0].is_01())? sc_lv<8>(): ((tmp_274_fu_359_p2.read()[0].to_bool())? ap_const_lv8_0: sf_reg_250.read());
}

void Conv1DMac_new395::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new395::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_tmp1_fu_763_p2() {
    tmp1_fu_763_p2 = (!tmp_75_fu_759_p1.read().is_01() || !macRegisters_0_V_3_fu_136.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_75_fu_759_p1.read()) + sc_biguint<8>(macRegisters_0_V_3_fu_136.read()));
}

void Conv1DMac_new395::thread_tmp2_fu_783_p2() {
    tmp2_fu_783_p2 = (!tmp_204_1_fu_779_p1.read().is_01() || !macRegisters_1_V_3_fu_140.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_1_fu_779_p1.read()) + sc_biguint<8>(macRegisters_1_V_3_fu_140.read()));
}

void Conv1DMac_new395::thread_tmp3_fu_802_p2() {
    tmp3_fu_802_p2 = (!tmp_204_2_fu_798_p1.read().is_01() || !macRegisters_2_V_3_fu_144.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_2_fu_798_p1.read()) + sc_biguint<8>(macRegisters_2_V_3_fu_144.read()));
}

void Conv1DMac_new395::thread_tmp4_fu_821_p2() {
    tmp4_fu_821_p2 = (!tmp_204_3_fu_817_p1.read().is_01() || !macRegisters_3_V_3_fu_148.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_3_fu_817_p1.read()) + sc_biguint<8>(macRegisters_3_V_3_fu_148.read()));
}

void Conv1DMac_new395::thread_tmp_203_1_fu_594_p2() {
    tmp_203_1_fu_594_p2 = (!tmp_79_fu_586_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_79_fu_586_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new395::thread_tmp_203_2_fu_664_p2() {
    tmp_203_2_fu_664_p2 = (!tmp_84_fu_656_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_84_fu_656_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new395::thread_tmp_203_3_fu_734_p2() {
    tmp_203_3_fu_734_p2 = (!tmp_88_fu_726_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_88_fu_726_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new395::thread_tmp_204_1_fu_779_p1() {
    tmp_204_1_fu_779_p1 = esl_zext<8,1>(qb_assign_1_1_fu_775_p2.read());
}

void Conv1DMac_new395::thread_tmp_204_2_fu_798_p1() {
    tmp_204_2_fu_798_p1 = esl_zext<8,1>(qb_assign_1_2_fu_794_p2.read());
}

void Conv1DMac_new395::thread_tmp_204_3_fu_817_p1() {
    tmp_204_3_fu_817_p1 = esl_zext<8,1>(qb_assign_1_3_fu_813_p2.read());
}

void Conv1DMac_new395::thread_tmp_274_fu_359_p2() {
    tmp_274_fu_359_p2 = (tmp_66_mid_fu_347_p2.read() | exitcond_flatten_fu_305_p2.read());
}

void Conv1DMac_new395::thread_tmp_291_fu_341_p2() {
    tmp_291_fu_341_p2 = (!sf_reg_250.read().is_01() || !ap_const_lv8_80.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_250.read() == ap_const_lv8_80);
}

void Conv1DMac_new395::thread_tmp_339_fu_373_p1() {
    tmp_339_fu_373_p1 = nm_1_fu_353_p2.read().range(5-1, 0);
}

void Conv1DMac_new395::thread_tmp_340_fu_470_p3() {
    tmp_340_fu_470_p3 = p_Val2_s_fu_464_p2.read().range(13, 13);
}

void Conv1DMac_new395::thread_tmp_342_fu_496_p1() {
    tmp_342_fu_496_p1 = p_Val2_s_fu_464_p2.read().range(1-1, 0);
}

void Conv1DMac_new395::thread_tmp_343_fu_540_p3() {
    tmp_343_fu_540_p3 = p_Val2_1_fu_534_p2.read().range(14, 14);
}

void Conv1DMac_new395::thread_tmp_345_fu_566_p1() {
    tmp_345_fu_566_p1 = p_Val2_1_fu_534_p2.read().range(1-1, 0);
}

void Conv1DMac_new395::thread_tmp_346_fu_610_p3() {
    tmp_346_fu_610_p3 = p_Val2_2_fu_604_p2.read().range(14, 14);
}

void Conv1DMac_new395::thread_tmp_348_fu_636_p1() {
    tmp_348_fu_636_p1 = p_Val2_2_fu_604_p2.read().range(1-1, 0);
}

void Conv1DMac_new395::thread_tmp_349_fu_680_p3() {
    tmp_349_fu_680_p3 = p_Val2_3_fu_674_p2.read().range(14, 14);
}

void Conv1DMac_new395::thread_tmp_351_fu_706_p1() {
    tmp_351_fu_706_p1 = p_Val2_3_fu_674_p2.read().range(1-1, 0);
}

void Conv1DMac_new395::thread_tmp_65_fu_285_p3() {
    tmp_65_fu_285_p3 = esl_concat<5,7>(tmp_fu_281_p1.read(), ap_const_lv7_0);
}

void Conv1DMac_new395::thread_tmp_65_mid1_fu_377_p3() {
    tmp_65_mid1_fu_377_p3 = esl_concat<5,7>(tmp_339_fu_373_p1.read(), ap_const_lv7_0);
}

void Conv1DMac_new395::thread_tmp_65_mid2_fu_385_p3() {
    tmp_65_mid2_fu_385_p3 = (!tmp_66_mid_fu_347_p2.read()[0].is_01())? sc_lv<12>(): ((tmp_66_mid_fu_347_p2.read()[0].to_bool())? tmp_65_mid1_fu_377_p3.read(): tmp_65_mid_fu_319_p3.read());
}

void Conv1DMac_new395::thread_tmp_65_mid_fu_319_p3() {
    tmp_65_mid_fu_319_p3 = (!exitcond_flatten_fu_305_p2.read()[0].is_01())? sc_lv<12>(): ((exitcond_flatten_fu_305_p2.read()[0].to_bool())? ap_const_lv12_0: tmp_65_fu_285_p3.read());
}

void Conv1DMac_new395::thread_tmp_66_mid_fu_347_p2() {
    tmp_66_mid_fu_347_p2 = (tmp_291_fu_341_p2.read() & not_exitcond_flatten_fu_335_p2.read());
}

void Conv1DMac_new395::thread_tmp_68_fu_413_p2() {
    tmp_68_fu_413_p2 = (!sf_cast1_fu_409_p1.read().is_01() || !tmp_65_mid2_fu_385_p3.read().is_01())? sc_lv<12>(): (sc_biguint<12>(sf_cast1_fu_409_p1.read()) + sc_biguint<12>(tmp_65_mid2_fu_385_p3.read()));
}

void Conv1DMac_new395::thread_tmp_69_fu_445_p1() {
    tmp_69_fu_445_p1 = esl_zext<64,12>(tmp_68_reg_1211.read());
}

void Conv1DMac_new395::thread_tmp_71_fu_500_p2() {
    tmp_71_fu_500_p2 = (tmp_342_fu_496_p1.read() | tmp_340_fu_470_p3.read());
}

void Conv1DMac_new395::thread_tmp_72_fu_506_p4() {
    tmp_72_fu_506_p4 = p_Val2_s_fu_464_p2.read().range(5, 1);
}

void Conv1DMac_new395::thread_tmp_73_fu_516_p3() {
    tmp_73_fu_516_p3 = esl_concat<5,1>(tmp_72_fu_506_p4.read(), tmp_71_fu_500_p2.read());
}

void Conv1DMac_new395::thread_tmp_74_fu_524_p2() {
    tmp_74_fu_524_p2 = (!tmp_73_fu_516_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_73_fu_516_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new395::thread_tmp_75_fu_759_p1() {
    tmp_75_fu_759_p1 = esl_zext<8,1>(qb_assign_1_fu_755_p2.read());
}

void Conv1DMac_new395::thread_tmp_77_fu_570_p2() {
    tmp_77_fu_570_p2 = (tmp_345_fu_566_p1.read() | tmp_343_fu_540_p3.read());
}

void Conv1DMac_new395::thread_tmp_78_fu_576_p4() {
    tmp_78_fu_576_p4 = p_Val2_1_fu_534_p2.read().range(5, 1);
}

void Conv1DMac_new395::thread_tmp_79_fu_586_p3() {
    tmp_79_fu_586_p3 = esl_concat<5,1>(tmp_78_fu_576_p4.read(), tmp_77_fu_570_p2.read());
}

void Conv1DMac_new395::thread_tmp_81_fu_640_p2() {
    tmp_81_fu_640_p2 = (tmp_348_fu_636_p1.read() | tmp_346_fu_610_p3.read());
}

void Conv1DMac_new395::thread_tmp_82_fu_419_p2() {
    tmp_82_fu_419_p2 = (!sf_mid2_fu_365_p3.read().is_01() || !ap_const_lv8_7F.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_365_p3.read() == ap_const_lv8_7F);
}

void Conv1DMac_new395::thread_tmp_83_fu_646_p4() {
    tmp_83_fu_646_p4 = p_Val2_2_fu_604_p2.read().range(5, 1);
}

void Conv1DMac_new395::thread_tmp_84_fu_656_p3() {
    tmp_84_fu_656_p3 = esl_concat<5,1>(tmp_83_fu_646_p4.read(), tmp_81_fu_640_p2.read());
}

void Conv1DMac_new395::thread_tmp_86_fu_710_p2() {
    tmp_86_fu_710_p2 = (tmp_351_fu_706_p1.read() | tmp_349_fu_680_p3.read());
}

void Conv1DMac_new395::thread_tmp_87_fu_716_p4() {
    tmp_87_fu_716_p4 = p_Val2_3_fu_674_p2.read().range(5, 1);
}

void Conv1DMac_new395::thread_tmp_88_fu_726_p3() {
    tmp_88_fu_726_p3 = esl_concat<5,1>(tmp_87_fu_716_p4.read(), tmp_86_fu_710_p2.read());
}

void Conv1DMac_new395::thread_tmp_89_fu_752_p1() {
    tmp_89_fu_752_p1 = esl_sext<8,7>(tmp_s_reg_1250.read());
}

void Conv1DMac_new395::thread_tmp_fu_281_p1() {
    tmp_fu_281_p1 = nm_reg_239.read().range(5-1, 0);
}

void Conv1DMac_new395::thread_weights6_m_weights_V_1_address0() {
    weights6_m_weights_V_1_address0 =  (sc_lv<12>) (tmp_69_fu_445_p1.read());
}

void Conv1DMac_new395::thread_weights6_m_weights_V_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights6_m_weights_V_1_ce0 = ap_const_logic_1;
    } else {
        weights6_m_weights_V_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_weights6_m_weights_V_2_address0() {
    weights6_m_weights_V_2_address0 =  (sc_lv<12>) (tmp_69_fu_445_p1.read());
}

void Conv1DMac_new395::thread_weights6_m_weights_V_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights6_m_weights_V_2_ce0 = ap_const_logic_1;
    } else {
        weights6_m_weights_V_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_weights6_m_weights_V_3_address0() {
    weights6_m_weights_V_3_address0 =  (sc_lv<12>) (tmp_69_fu_445_p1.read());
}

void Conv1DMac_new395::thread_weights6_m_weights_V_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights6_m_weights_V_3_ce0 = ap_const_logic_1;
    } else {
        weights6_m_weights_V_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_weights6_m_weights_V_address0() {
    weights6_m_weights_V_address0 =  (sc_lv<12>) (tmp_69_fu_445_p1.read());
}

void Conv1DMac_new395::thread_weights6_m_weights_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights6_m_weights_V_ce0 = ap_const_logic_1;
    } else {
        weights6_m_weights_V_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new395::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten5_fu_293_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten5_fu_293_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

