<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title>Register Details</title>
    </head>
    <body>
        <h1>Register Details</h1>
        <h2><a name="H3-sect1-reg-ssi_memory_map_ssi_address_block"></a>ssi_address_block Register Details</h2>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0"></a>CTRLR0</p>
        <ul>
            <li>Name:Control Register 0</li>
            <li>Description:This register controls the serial data transfer. It is impossible to

write to this register when the DW_apb_ssi is enabled. The DW_apb_ssi

is enabled and disabled by writing to the SSIENR register.<p class="BLANK"></p>

Reset Value:SSI_CTRLR0_RST</li>
            <li>Size:32 bits</li>
            <li>Offset:0x0</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_CTRLR0"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_31_26">31:26</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_25">25</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_24">24</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_23">23</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_22_21">22:21</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_20_16">20:16</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_15_12">15:12</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_11">11</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_10">10</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_9_8">9:8</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_7">7</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_6">6</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_5_4">5:4</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_3_0">3:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_CTRLR0</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_SECONV</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SSTE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_CTRLR0_23</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SPI_FRF</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DFS_32</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">CFS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SRL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SLV_OE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TMOD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SCPOL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SCPH</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">FRF</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">DFS</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_CTRLR0"></a>
        <p class="tableTitle" MadCap:autonum="Table 1. ">Fields for Register: CTRLR0</p>
        <table summary="Fields for Register: CTRLR0" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_31_26"></a>31:26</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_CTRLR0</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>SSTE Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_25"></a>25</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_SECONV</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>SECONV Reserved field - read-only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_24"></a>24</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SSTE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Chip Select Toggle Enable.</p>
                        <p class="BLANK">
                        </p>
                        <p>When operating in SPI mode with clock phase (SCPH) set to 0, this register controls the behavior of the chip select line (ss_*_n) between data frames. If this register field is set to 1 the ss_*_n line will toggle between consecutive data frames, with the serial clock (sclk) being held to its default value while ss_*_n is high; if this register field is set to 0 the ss_*_n will stay low and sclk will run continuously for the duration of the transfer.</p>
                        <p class="BLANK">
                        </p>
                        <p>Note:This register is only valid when SSI_SCPH0_SSTOGGLE is set to 1.</p>
                        <p>Value After Reset:0x1</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_23"></a>23</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_CTRLR0_23</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>CTRLR0_23 Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_22_21"></a>22:21</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SPI_FRF</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>SPI Frame Format:</p>
                        <p class="BLANK">
                        </p>
                        <p>Selects data frame format for Transmitting/Receiving the data</p>
                        <p class="BLANK">
                        </p>
                        <p>Bits only valid when SSI_SPI_MODE is either set to "Dual" or "Quad" or "Octal" mode.</p>
                        <p class="BLANK">
                        </p>
                        <p>When SSI_SPI_MODE is configured for "Dual Mode", 10/11 combination is reserved.</p>
                        <p class="BLANK">
                        </p>
                        <p>When SSI_SPI_MODE is configured for "Quad Mode", 11 combination is reserved.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (STD_SPI_FRF): Standard SPI Frame Format</li>
                            <li>0x1 (DUAL_SPI_FRF): Dual SPI Frame Format</li>
                            <li>0x2 (QUAD_SPI_FRF): Quad SPI Frame Format</li>
                            <li>0x3 (OCTAL_SPI_FRF): Octal SPI Frame Format</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_20_16"></a>20:16</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">DFS_32</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Data Frame Sizein 32-bit transfer size mode.

Used to select the data frame size in 32-bit transfer mode. These bits are only valid when

SSI_MAX_XFER_SIZE is configured to 32. When the data frame size is programmed

to be less than 32 bits, the receive data are automatically

right-justified by the receive logic, with the upper bits of the receive

FIFO zero-padded. You are responsible for making sure that transmit data is right-justified

before writing into the transmit FIFO. The transmit logic ignores the upper unused

bits when transmitting the data.</p>
                        <p class="BLANK">
                        </p>
                        <p>Note:When SSI_SPI_MODE is either set to "Dual" or "Quad" or "Octal" mode and SPI_FRF is not set to 2'b00.</p>
                        <ul>
                            <li>DFS value should be multiple of 2 if SPI_FRF = 0x01,</li>
                            <li>DFS value should be multiple of 4 if SPI_FRF = 0x10,</li>
                            <li>DFS value should be multiple of 8 if SPI_FRF = 0x11.</li>
                        </ul>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x3 (FRAME_04BITS): 4-bit serial data transfer</li>
                            <li>0x4 (FRAME_05BITS): 5-bit serial data transfer</li>
                            <li>0x5 (FRAME_06BITS): 6-bit serial data transfer</li>
                            <li>0x6 (FRAME_07BITS): 7-bit serial data transfer</li>
                            <li>0x7 (FRAME_08BITS): 8-bit serial data transfer</li>
                            <li>0x8 (FRAME_09BITS): 9-bit serial data transfer</li>
                            <li>0x9 (FRAME_10BITS): 10-bit serial data transfer</li>
                            <li>0xa (FRAME_11BITS): 11-bit serial data transfer</li>
                            <li>0xb (FRAME_12BITS): 12-bit serial data transfer</li>
                            <li>0xc (FRAME_13BITS): 13-bit serial data transfer</li>
                            <li>0xd (FRAME_14BITS): 14-bit serial data transfer</li>
                            <li>0xe (FRAME_15BITS): 15-bit serial data transfer</li>
                            <li>0xf (FRAME_16BITS): 16-bit serial data transfer</li>
                            <li>0x10 (FRAME_17BITS): 17-bit serial data transfer</li>
                            <li>0x11 (FRAME_18BITS): 18-bit serial data transfer</li>
                            <li>0x12 (FRAME_19BITS): 19-bit serial data transfer</li>
                            <li>0x13 (FRAME_20BITS): 20-bit serial data transfer</li>
                            <li>0x14 (FRAME_21BITS): 21-bit serial data transfer</li>
                            <li>0x15 (FRAME_22BITS): 22-bit serial data transfer</li>
                            <li>0x16 (FRAME_23BITS): 23-bit serial data transfer</li>
                            <li>0x17 (FRAME_24BITS): 24-bit serial data transfer</li>
                            <li>0x18 (FRAME_25BITS): 25-bit serial data transfer</li>
                            <li>0x19 (FRAME_26BITS): 26-bit serial data transfer</li>
                            <li>0x1a (FRAME_27BITS): 27-bit serial data transfer</li>
                            <li>0x1b (FRAME_28BITS): 28-bit serial data transfer</li>
                            <li>0x1c (FRAME_29BITS): 29-bit serial data transfer</li>
                            <li>0x1d (FRAME_30BITS): 30-bit serial data transfer</li>
                            <li>0x1e (FRAME_31BITS): 31-bit serial data transfer</li>
                            <li>0x1f (FRAME_32BITS): 32-bit serial data transfer</li>
                        </ul>
                        <p>Value After Reset:0x7</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_15_12"></a>15:12</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">CFS</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Control Frame Size. Selects the length of the control word for the

Microwire frame format.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (SIZE_01_BIT): 1-bit Control Word</li>
                            <li>0x1 (SIZE_02_BIT): 2-bit Control Word</li>
                            <li>0x2 (SIZE_03_BIT): 3-bit Control Word</li>
                            <li>0x3 (SIZE_04_BIT): 4-bit Control Word</li>
                            <li>0x4 (SIZE_05_BIT): 5-bit Control Word</li>
                            <li>0x5 (SIZE_06_BIT): 6-bit Control Word</li>
                            <li>0x6 (SIZE_07_BIT): 7-bit Control Word</li>
                            <li>0x7 (SIZE_08_BIT): 8-bit Control Word</li>
                            <li>0x8 (SIZE_09_BIT): 9-bit Control Word</li>
                            <li>0x9 (SIZE_10_BIT): 10-bit Control Word</li>
                            <li>0xa (SIZE_11_BIT): 11-bit Control Word</li>
                            <li>0xb (SIZE_12_BIT): 12-bit Control Word</li>
                            <li>0xc (SIZE_13_BIT): 13-bit Control Word</li>
                            <li>0xd (SIZE_14_BIT): 14-bit Control Word</li>
                            <li>0xe (SIZE_15_BIT): 15-bit Control Word</li>
                            <li>0xf (SIZE_16_BIT): 16-bit Control Word</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_11"></a>11</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SRL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Shift Register Loop.</p>
                        <p class="BLANK">
                        </p>
                        <p>Used for testing purposes only. When internally

active, connects the transmit shift register output to the receive shift register input.</p>
                        <p class="BLANK">
                        </p>
                        <p>Can be used in both serial-target and serial-controller modes.</p>
                        <p class="BLANK">
                        </p>
                        <p>When the DW_apb_ssi is configured as a target in loopback mode, the ss_in_n and ssi_clk signals

must be provided by an external source. In this mode, the target cannot generate these signals

because there is nothing to which to loop back</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x1 (TESTING_MODE): Test mode: Tx &amp; Rx shift reg connected</li>
                            <li>0x0 (NORMAL_MODE): Normal mode operation</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_10"></a>10</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SLV_OE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Target Output Enable.

Relevant only when the DW_apb_ssi is configured as a serial-target

device. When configured as a serial controller, this bit field has no

functionality. This bit enables or disables the setting of the

ssi_oe_n output from the DW_apb_ssi serial target. When SLV_OE = 1,

the ssi_oe_n output can never be active. When the ssi_oe_n output

controls the tri-state buffer on the txd output from the target, a

high impedance state is always present on the target txd output when

SLV_OE = 1.</p>
                        <p class="BLANK">
                        </p>
                        <p>This is useful when the controller transmits in broadcast

mode (controller transmits data to all target devices). Only one target

may respond with data on the controller rxd line. This bit is

enabled after reset and must be disabled by software (when broadcast

mode is used), if you do not want this device to respond with data.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x1 (DISABLED): Target Output is disabled</li>
                            <li>0x0 (ENABLED): Target Output is enabled</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_9_8"></a>9:8</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TMOD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Transfer Mode.</p>
                        <p class="BLANK">
                        </p>
                        <p>Selects the mode of transfer for serial communication. This field does

not affect the transfer duplicity. Only indicates whether the receive or

transmit data are valid.</p>
                        <p class="BLANK">
                        </p>
                        <p>In transmit-only mode, data received from the

external device is not valid and is not stored in the receive FIFO memory;

it is overwritten on the next transfer.</p>
                        <p class="BLANK">
                        </p>
                        <p>In receive-only mode, transmitted

data are not valid. After the first write to the transmit FIFO, the same

word is retransmitted for the duration of the transfer.</p>
                        <p class="BLANK">
                        </p>
                        <p>In

transmit-and-receive mode, both transmit and receive data are valid.

The transfer continues until the transmit FIFO is empty. Data received

from the external device are stored into the receive FIFO memory, where

it can be accessed by the host processor.</p>
                        <p class="BLANK">
                        </p>
                        <p>In eeprom-read mode, receive data

is not valid while control data is being transmitted. When all control data is sent

to the EEPROM, receive data becomes valid and transmit data becomes invalid. All

data in the transmit FIFO is considered control data in this mode. This transfer

mode is only valid when the DW_apb_ssi is configured as controller device.</p>
                        <p class="BLANK">
                        </p>
                        <p>00 - Transmit &amp; Receive</p>
                        <p class="BLANK">
                        </p>
                        <p>01 - Transmit Only</p>
                        <p class="BLANK">
                        </p>
                        <p>10 - Receive Only</p>
                        <p class="BLANK">
                        </p>
                        <p>11 - EEPROM Read</p>
                        <p class="BLANK">
                        </p>
                        <p>When SSI_SPI_MODE is either set to "Dual" or "Quad" or "Octal" mode and SPI_FRF is not set to 2'b00.

There are only two valid combinations:</p>
                        <p class="BLANK">
                        </p>
                        <p>10 - Read</p>
                        <p class="BLANK">
                        </p>
                        <p>01 - Write</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (TX_AND_RX): Transmit &amp; receive</li>
                            <li>0x1 (TX_ONLY): Transmit only mode or Write (SPI_FRF != 2'b00)</li>
                            <li>0x2 (RX_ONLY): Receive only mode or Read (SPI_FRF != 2'b00)</li>
                            <li>0x3 (EEPROM_READ): EEPROM Read mode</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_7"></a>7</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SCPOL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Serial Clock Polarity.</p>
                        <p class="BLANK">
                        </p>
                        <p>Valid when the frame format (FRF) is set to Motorola SPI. Used to select

the polarity of the inactive serial clock, which is held inactive when

the DW_apb_ssi controller is not actively transferring data on the serial bus.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (SCLK_LOW): Inactive state of serial clock is low</li>
                            <li>0x1 (SCLK_HIGH): Inactive state of serial clock is high</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_6"></a>6</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">SCPH</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Serial Clock Phase.</p>
                        <p class="BLANK">
                        </p>
                        <p>Valid when the frame format (FRF) is set to Motorola SPI. The serial

clock phase selects the relationship of the serial clock with the chip

select signal.</p>
                        <p class="BLANK">
                        </p>
                        <p>When SCPH = 0, data are captured on the first edge of

the serial clock. When SCPH = 1, the serial clock starts toggling one

cycle after the chip select line is activated, and data are captured

on the second edge of the serial clock.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (SCPH_MIDDLE): Serial clock toggles in middle of first data bit</li>
                            <li>0x1 (SCPH_START): Serial clock toggles at start of first data bit</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_5_4"></a>5:4</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">FRF</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Frame Format.Selects which serial protocol transfers the data.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (MOTOROLA_SPI): Motorola SPI Frame Format</li>
                            <li>0x1 (TEXAS_SSP): Texas Instruments SSP Frame Format</li>
                            <li>0x2 (NS_MICROWIRE): National Microwire Frame Format</li>
                            <li>0x3 (RESERVED): Reserved value</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_CTRLR0_F_3_0"></a>3:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DFS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Frame Size.</p>
                        <p class="BLANK">
                        </p>
                        <p>This register field is only valid when SSI_MAX_XFER_SIZE is

configured to 16. If SSI_MAX_XFER_SIZE is configured to 32, then writing to this field

will not have any effect.</p>
                        <p class="BLANK">
                        </p>
                        <p>Selects the data frame length. When the data frame size is programmed to be less than

16 bits, the receive data are automatically right-justified by the receive logic, with the

upper bits of the receive FIFO zero-padded.</p>
                        <p class="BLANK">
                        </p>
                        <p>You must right-justify transmit data before writing into the transmit FIFO. The transmit

logic ignores the upper unused bits when transmitting the data.</p>
                        <p class="BLANK">
                        </p>
                        <p>Note:When SSI_SPI_MODE is either set to "Dual" or "Quad" or "Octal" mode and SPI_FRF is not set to 2'b00.

- DFS value should be multiple of 2 if SPI_FRF = 01,

- DFS value should be multiple of 4 if SPI_FRF = 10,

- DFS value should be multiple of 8 if SPI_FRF = 11.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x3 (FRAME_04BITS): 4-bit serial data transfer</li>
                            <li>0x4 (FRAME_05BITS): 5-bit serial data transfer</li>
                            <li>0x5 (FRAME_06BITS): 6-bit serial data transfer</li>
                            <li>0x6 (FRAME_07BITS): 7-bit serial data transfer</li>
                            <li>0x7 (FRAME_08BITS): 8-bit serial data transfer</li>
                            <li>0x8 (FRAME_09BITS): 9-bit serial data transfer</li>
                            <li>0x9 (FRAME_10BITS): 10-bit serial data transfer</li>
                            <li>0xa (FRAME_11BITS): 11-bit serial data transfer</li>
                            <li>0xb (FRAME_12BITS): 12-bit serial data transfer</li>
                            <li>0xc (FRAME_13BITS): 13-bit serial data transfer</li>
                            <li>0xd (FRAME_14BITS): 14-bit serial data transfer</li>
                            <li>0xe (FRAME_15BITS): 15-bit serial data transfer</li>
                            <li>0xf (FRAME_16BITS): 16-bit serial data transfer</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SSIENR"></a>SSIENR</p>
        <ul>
            <li>Name:SSI Enable Register</li>
            <li>Description:This register enables and disables the DW_apb_ssi.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x8</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_SSIENR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SSIENR_F_31_1">31:1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SSIENR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_SSIENR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">SSI_EN</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_SSIENR"></a>
        <p class="tableTitle" MadCap:autonum="Table 2. ">Fields for Register: SSIENR</p>
        <table summary="Fields for Register: SSIENR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SSIENR_F_31_1"></a>31:1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_SSIENR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>SSIENR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SSIENR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SSI_EN</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>SSI Enable.</p>
                        <p class="BLANK">
                        </p>
                        <p>Enables and disables all DW_apb_ssi operations. When

disabled, all serial transfers are halted immediately. Transmit and

receive FIFO buffers are cleared when the device is disabled. It is

impossible to program some of the DW_apb_ssi control registers when

enabled. When disabled, the ssi_sleep output is set (after delay) to

inform the system that it is safe to remove the ssi_clk, thus saving

power consumption in the system.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (DISABLE): Disables Serial Transfer</li>
                            <li>0x1 (ENABLED): Enables Serial Transfer</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_MWCR"></a>MWCR</p>
        <ul>
            <li>Name:Microwire Control Register</li>
            <li>Description:This register controls the direction of the data word for the half-duplex

Microwire serial protocol. It is impossible to write to this register

when the DW_apb_ssi is enabled. The DW_apb_ssi is enabled and disabled by

writing to the SSIENR register.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xc</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_MWCR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_MWCR_F_31_3">31:3</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_MWCR_F_2">2</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_MWCR_F_1">1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_MWCR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_MWCR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_MHS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">MDD</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">MWMOD</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_MWCR"></a>
        <p class="tableTitle" MadCap:autonum="Table 3. ">Fields for Register: MWCR</p>
        <table summary="Fields for Register: MWCR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_MWCR_F_31_3"></a>31:3</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_MWCR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>MWCR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_MWCR_F_2"></a>2</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_MHS</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>MHS Reserved field - read-only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_MWCR_F_1"></a>1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">MDD</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Microwire Control.</p>
                        <p class="BLANK">
                        </p>
                        <p>Defines the direction of the data word when the Microwire serial protocol

is used. When this bit is set to 0, the data word is received by the

DW_apb_ssi MacroCell from the external serial device. When this bit is

set to 1, the data word is transmitted from the DW_apb_ssi MacroCell to

the external serial device.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (RECEIVE): SSI receives data</li>
                            <li>0x1 (TRANSMIT): SSI transmits data</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_MWCR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">MWMOD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Microwire Transfer Mode.</p>
                        <p class="BLANK">
                        </p>
                        <p>Defines whether the Microwire transfer is sequential or non-sequential.

When sequential mode is used, only one control word is needed to

transmit or receive a block of data words. When non-sequential mode is

used, there must be a control word for each data word that is

transmitted or received.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (NON_SEQUENTIAL): Non-Sequential Microwire Transfer</li>
                            <li>0x1 (SEQUENTIAL): Sequential Microwire Transfer</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_TXFTLR"></a>TXFTLR</p>
        <ul>
            <li>Name:Transmit FIFO Threshold Level</li>
            <li>Description:This register controls the threshold value for the transmit FIFO memory.

The DW_apb_ssi is enabled and disabled by writing to the SSIENR register.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x18</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_TXFTLR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_TXFTLR_F_31_5">31:5</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_TXFTLR_F_4_0">4:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_TXFTLR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">TFT</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_TXFTLR"></a>
        <p class="tableTitle" MadCap:autonum="Table 4. ">Fields for Register: TXFTLR</p>
        <table summary="Fields for Register: TXFTLR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_TXFTLR_F_31_5"></a>31:5</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_TXFTLR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>TXFTLR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_TXFTLR_F_4_0"></a>4:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TFT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Transmit FIFO Threshold.</p>
                        <p class="BLANK">
                        </p>
                        <p>Controls the level of entries (or below) at which the transmit FIFO controller

triggers an interrupt. The FIFO depth is configurable in the range 2-256;

this register is sized to the number of address bits needed to access the

FIFO. If you attempt to set this value greater than or equal to the depth

of the FIFO, this field is not written and retains its current value. When

the number of transmit FIFO entries is less than or equal to this value,

the transmit FIFO empty interrupt is triggered. For information on the Transmit FIFO Threshold values, see the "Controller SPI and SSP Serial Transfers" in the DW_apb_ssi Databook.</p>
                        <p class="BLANK">
                        </p>
                        <p>ssi_txe_intr is asserted when TFT or less data entries are present in transmit FIFO</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXFTLR"></a>RXFTLR</p>
        <ul>
            <li>Name:Receive FIFO Threshold Level</li>
            <li>Description:This register controls the threshold value for the receive FIFO memory.

The DW_apb_ssi is enabled and disabled by writing to the SSIENR register.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x1c</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_RXFTLR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RXFTLR_F_31_5">31:5</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RXFTLR_F_4_0">4:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_RXFTLR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">RFT</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_RXFTLR"></a>
        <p class="tableTitle" MadCap:autonum="Table 5. ">Fields for Register: RXFTLR</p>
        <table summary="Fields for Register: RXFTLR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXFTLR_F_31_5"></a>31:5</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_RXFTLR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>RXFTLR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXFTLR_F_4_0"></a>4:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RFT</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Receive FIFO Threshold.</p>
                        <p class="BLANK">
                        </p>
                        <p>Controls the level of entries (or above) at which the receive FIFO controller triggers an interrupt. The FIFO depth is configurable in the range 2-256. This register is sized to the number of address

bits needed to access the FIFO. If you attempt to set this value greater than the depth of the FIFO, this field is not written and retains its current value. When the number of receive FIFO entries is

greater than or equal to this value + 1, the receive FIFO full interrupt is triggered. For information on the Receive FIFO Threshold values, see the "Controller SPI and SSP Serial Transfers" in the

DW_apb_ssi Databook.</p>
                        <p class="BLANK">
                        </p>
                        <p>ssi_rxf_intr is asserted when RFT or more data entries are present in receive FIFO.</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_TXFLR"></a>TXFLR</p>
        <ul>
            <li>Name:Transmit FIFO Level Register</li>
            <li>Description:This register contains the number of valid data entries in the transmit FIFO memory.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x20</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_TXFLR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_TXFLR_F_31_6">31:6</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_TXFLR_F_5_0">5:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_TXFLR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">TXTFL</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_TXFLR"></a>
        <p class="tableTitle" MadCap:autonum="Table 6. ">Fields for Register: TXFLR</p>
        <table summary="Fields for Register: TXFLR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_TXFLR_F_31_6"></a>31:6</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_TXFLR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>TXFLR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_TXFLR_F_5_0"></a>5:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TXTFL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Transmit FIFO Level.</p>
                        <p class="BLANK">
                        </p>
                        <p>Contains the number of valid data entries in the transmit FIFO.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXFLR"></a>RXFLR</p>
        <ul>
            <li>Name:Receive FIFO Level Register</li>
            <li>Description:This register contains the number of valid data entries in the receive FIFO memory. This register can be ready at any time.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x24</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_RXFLR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RXFLR_F_31_6">31:6</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RXFLR_F_5_0">5:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_RXFLR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">RXTFL</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_RXFLR"></a>
        <p class="tableTitle" MadCap:autonum="Table 7. ">Fields for Register: RXFLR</p>
        <table summary="Fields for Register: RXFLR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXFLR_F_31_6"></a>31:6</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_RXFLR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>RXFLR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXFLR_F_5_0"></a>5:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXTFL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Receive FIFO Level.</p>
                        <p class="BLANK">
                        </p>
                        <p>Contains the number of valid data entries in the receive FIFO.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SR"></a>SR</p>
        <ul>
            <li>Name:Status Register</li>
            <li>Description:This is a read-only register used to indicate the current transfer status,

FIFO status, and any transmission/reception errors that may have occurred.

The status register may be read at any time. None of the bits in this

register request an interrupt.<p class="BLANK"></p>

Reset Value:0x6</li>
            <li>Size:32 bits</li>
            <li>Offset:0x28</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_SR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SR_F_31_7">31:7</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SR_F_6">6</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SR_F_5">5</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SR_F_4">4</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SR_F_3">3</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SR_F_2">2</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SR_F_1">1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_SR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_DCOL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TXE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RFF</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RFNE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TFE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TFNF</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">BUSY</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_SR"></a>
        <p class="tableTitle" MadCap:autonum="Table 8. ">Fields for Register: SR</p>
        <table summary="Fields for Register: SR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SR_F_31_7"></a>31:7</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_SR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>SR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SR_F_6"></a>6</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_DCOL</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>DCOL Reserved field - read-only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SR_F_5"></a>5</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TXE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Transmission Error.</p>
                        <p class="BLANK">
                        </p>
                        <p>Set if the transmit FIFO is empty when a transfer is started. This bit can

be set only when the DW_apb_ssi is configured as a target device. Data from

the previous transmission is resent on the txd line. This bit is cleared

when read.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (NO_ERROR): No Error</li>
                            <li>0x1 (TX_ERROR): Transmission Error</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SR_F_4"></a>4</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RFF</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Full.</p>
                        <p class="BLANK">
                        </p>
                        <p>When the receive FIFO is completely full, this bit

is set. When the receive FIFO contains one or more empty location, this

bit is cleared.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (NOT_FULL): Receive FIFO is not full</li>
                            <li>0x1 (FULL): Receive FIFO is full</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SR_F_3"></a>3</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RFNE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Not Empty.</p>
                        <p class="BLANK">
                        </p>
                        <p>Set when the receive FIFO contains one or more entries and is cleared

when the receive FIFO is empty. This bit can be polled by software to

completely empty the receive FIFO.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (EMPTY): Receive FIFO is empty</li>
                            <li>0x1 (NOT_EMPTY): Receive FIFO is not empty</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SR_F_2"></a>2</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TFE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Transmit FIFO Empty.</p>
                        <p class="BLANK">
                        </p>
                        <p>When the transmit FIFO is completely empty, this bit is set. When the

transmit FIFO contains one or more valid entries, this bit is cleared.

This bit field does not request an interrupt.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (NOT_EMPTY): Transmit FIFO is not empty</li>
                            <li>0x1 (EMPTY): Transmit FIFO is empty</li>
                        </ul>
                        <p>Value After Reset:0x1</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SR_F_1"></a>1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TFNF</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Transmit FIFO Not Full.</p>
                        <p class="BLANK">
                        </p>
                        <p>Set when the transmit FIFO contains one or more

empty locations, and is cleared when the FIFO is full.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (FULL): Transmit FIFO is full</li>
                            <li>0x1 (NOT_FULL): Transmit FIFO is not Full</li>
                        </ul>
                        <p>Value After Reset:0x1</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">BUSY</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>SSI Busy Flag.</p>
                        <p class="BLANK">
                        </p>
                        <p>When set, indicates that a serial transfer is in progress; when cleared

indicates that the DW_apb_ssi is idle or disabled.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (INACTIVE): DW_apb_ssi is idle or disabled</li>
                            <li>0x1 (ACTIVE): DW_apb_ssi is actively transferring data</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_IMR"></a>IMR</p>
        <ul>
            <li>Name:Interrupt Mask Register</li>
            <li>Description:This read/write register masks or enables all interrupts generated by the DW_apb_ssi.

When the DW_apb_ssi is configured as a target device, the MSTIM bit field is not present.

This changes the reset value from 0x3F for serial-controller configurations to 0x1F for serial-target

configurations.<p class="BLANK"></p>

Reset Value:(SSI_IS_MASTER == 1) ? 0x3F : 0x1F</li>
            <li>Size:32 bits</li>
            <li>Offset:0x2c</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_IMR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_IMR_F_31_6">31:6</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_IMR_F_5">5</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_IMR_F_4">4</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_IMR_F_3">3</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_IMR_F_2">2</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_IMR_F_1">1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_IMR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_IMR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_MSTIM</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXFIM</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXOIM</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXUIM</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TXOIM</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">TXEIM</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_IMR"></a>
        <p class="tableTitle" MadCap:autonum="Table 9. ">Fields for Register: IMR</p>
        <table summary="Fields for Register: IMR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_IMR_F_31_6"></a>31:6</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_IMR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>IMR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_IMR_F_5"></a>5</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_MSTIM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>RSVD_MSTIM Reserved field - read-only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_IMR_F_4"></a>4</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RXFIM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Full Interrupt Mask</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (MASKED): ssi_rxf_intr interrupt is masked</li>
                            <li>0x1 (UNMASKED): ssi_rxf_intr interrupt is not masked</li>
                        </ul>
                        <p>Value After Reset:0x1</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_IMR_F_3"></a>3</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RXOIM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Overflow Interrupt Mask</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (MASKED): ssi_rxo_intr interrupt is masked</li>
                            <li>0x1 (UNMASKED): ssi_rxo_intr interrupt is not masked</li>
                        </ul>
                        <p>Value After Reset:0x1</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_IMR_F_2"></a>2</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RXUIM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Underflow Interrupt Mask</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (MASKED): ssi_rxu_intr interrupt is masked</li>
                            <li>0x1 (UNMASKED): ssi_rxu_intr interrupt is not masked</li>
                        </ul>
                        <p>Value After Reset:0x1</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_IMR_F_1"></a>1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TXOIM</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Transmit FIFO Overflow Interrupt Mask</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (MASKED): ssi_txo_intr interrupt is masked</li>
                            <li>0x1 (UNMASKED): ssi_txo_intr interrupt is not masked</li>
                        </ul>
                        <p>Value After Reset:0x1</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_IMR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TXEIM</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Transmit FIFO Empty Interrupt Mask</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (MASKED): ssi_txe_intr interrupt is masked</li>
                            <li>0x1 (UNMASKED): ssi_txe_intr interrupt is not masked</li>
                        </ul>
                        <p>Value After Reset:0x1</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ISR"></a>ISR</p>
        <ul>
            <li>Name:Interrupt Status Register</li>
            <li>Description:This register reports the status of the DW_apb_ssi interrupts after they have been masked.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x30</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_ISR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_ISR_F_31_6">31:6</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_ISR_F_5">5</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_ISR_F_4">4</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_ISR_F_3">3</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_ISR_F_2">2</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_ISR_F_1">1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_ISR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_ISR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_MSTIS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXFIS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXOIS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXUIS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TXOIS</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">TXEIS</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_ISR"></a>
        <p class="tableTitle" MadCap:autonum="Table 10. ">Fields for Register: ISR</p>
        <table summary="Fields for Register: ISR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ISR_F_31_6"></a>31:6</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_ISR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>ISR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ISR_F_5"></a>5</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_MSTIS</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>MSTIS Reserved field - read-only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ISR_F_4"></a>4</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RXFIS</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Full Interrupt Status</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (INACTIVE): ssi_rxf_intr interrupt is not active after masking</li>
                            <li>0x1 (ACTIVE): ssi_rxf_intr interrupt is full after masking</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ISR_F_3"></a>3</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RXOIS</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Overflow Interrupt Status</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (INACTIVE): ssi_rxo_intr interrupt is not active after masking</li>
                            <li>0x1 (ACTIVE): ssi_rxo_intr interrupt is active after masking</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ISR_F_2"></a>2</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RXUIS</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Underflow Interrupt Status</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (INACTIVE): ssi_rxu_intr interrupt is not active after masking</li>
                            <li>0x1 (ACTIVE): ssi_rxu_intr interrupt is active after masking</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ISR_F_1"></a>1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TXOIS</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Transmit FIFO Overflow Interrupt Status</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (INACTIVE): ssi_txo_intr interrupt is not active after masking</li>
                            <li>0x1 (ACTIVE): ssi_txo_intr interrupt is active after masking</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ISR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TXEIS</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Transmit FIFO Empty Interrupt Status</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (INACTIVE): ssi_txe_intr interrupt is not active after masking</li>
                            <li>0x1 (ACTIVE): ssi_txe_intr interrupt is active after masking</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RISR"></a>RISR</p>
        <ul>
            <li>Name:Raw Interrupt Status Register</li>
            <li>Description:This read-only register reports the status of the DW_apb_ssi interrupts prior to masking.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x34</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_RISR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RISR_F_31_6">31:6</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RISR_F_5">5</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RISR_F_4">4</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RISR_F_3">3</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RISR_F_2">2</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RISR_F_1">1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RISR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_RISR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_MSTIR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXFIR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXOIR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXUIR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TXOIR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">TXEIR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_RISR"></a>
        <p class="tableTitle" MadCap:autonum="Table 11. ">Fields for Register: RISR</p>
        <table summary="Fields for Register: RISR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RISR_F_31_6"></a>31:6</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_RISR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>RISR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RISR_F_5"></a>5</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_MSTIR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>MSTIR Reserved field - read-only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RISR_F_4"></a>4</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RXFIR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Full Raw Interrupt Status</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (INACTIVE): ssi_rxf_intr interrupt is not active prior to masking</li>
                            <li>0x1 (ACTIVE): ssi_rxf_intr interrupt is active prior to masking</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RISR_F_3"></a>3</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RXOIR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Overflow Raw Interrupt Status</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x1 (ACTIVE): ssi_rxo_intr interrupt is not active prior to masking</li>
                            <li>0x0 (INACTIVE): ssi_rxo_intr interrupt is active prior masking</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RISR_F_2"></a>2</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RXUIR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Receive FIFO Underflow Raw Interrupt Status</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (INACTIVE): ssi_rxu_intr interrupt is not active prior to masking</li>
                            <li>0x1 (ACTIVE): ssi_rxu_intr interrupt is active prior to masking</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RISR_F_1"></a>1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TXOIR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Transmit FIFO Overflow Raw Interrupt Status</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (INACTIVE): ssi_txo_intr interrupt is not active prior to masking</li>
                            <li>0x1 (ACTIVE): ssi_txo_intr interrupt is active prior masking</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RISR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TXEIR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Transmit FIFO Empty Raw Interrupt Status</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (INACTIVE): ssi_txe_intr interrupt is not active prior to masking</li>
                            <li>0x1 (ACTIVE): ssi_txe_intr interrupt is active prior masking</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_TXOICR"></a>TXOICR</p>
        <ul>
            <li>Name:Transmit FIFO Overflow Interrupt Clear Register</li>
            <li>Description:Transmit FIFO Overflow Interrupt Clear Register.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x38</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_TXOICR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_TXOICR_F_31_1">31:1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_TXOICR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_TXOICR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">TXOICR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_TXOICR"></a>
        <p class="tableTitle" MadCap:autonum="Table 12. ">Fields for Register: TXOICR</p>
        <table summary="Fields for Register: TXOICR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_TXOICR_F_31_1"></a>31:1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_TXOICR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>TXOICR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_TXOICR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TXOICR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Clear Transmit FIFO Overflow Interrupt.</p>
                        <p class="BLANK">
                        </p>
                        <p>This register reflects the status of the interrupt. A read from this

register clears the ssi_txo_intr interrupt; writing has no effect.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXOICR"></a>RXOICR</p>
        <ul>
            <li>Name:Receive FIFO Overflow Interrupt Clear Register</li>
            <li>Description:Receive FIFO Overflow Interrupt Clear Register.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x3c</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_RXOICR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RXOICR_F_31_1">31:1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RXOICR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_RXOICR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">RXOICR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_RXOICR"></a>
        <p class="tableTitle" MadCap:autonum="Table 13. ">Fields for Register: RXOICR</p>
        <table summary="Fields for Register: RXOICR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXOICR_F_31_1"></a>31:1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_RXOICR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>RXOICR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXOICR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXOICR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Clear Receive FIFO Overflow Interrupt.</p>
                        <p class="BLANK">
                        </p>
                        <p>This register reflects the status of the interrupt. A read from this

register clears the ssi_rxo_intr interrupt; writing has no effect.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXUICR"></a>RXUICR</p>
        <ul>
            <li>Name:Receive FIFO Underflow Interrupt Clear Register</li>
            <li>Description:Receive FIFO Underflow Interrupt Clear Register.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x40</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_RXUICR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RXUICR_F_31_1">31:1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RXUICR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_RXUICR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">RXUICR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_RXUICR"></a>
        <p class="tableTitle" MadCap:autonum="Table 14. ">Fields for Register: RXUICR</p>
        <table summary="Fields for Register: RXUICR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXUICR_F_31_1"></a>31:1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_RXUICR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>RXUICR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RXUICR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RXUICR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Clear Receive FIFO Underflow Interrupt.</p>
                        <p class="BLANK">
                        </p>
                        <p>This register reflects the status of the interrupt. A read from this

register clears the ssi_rxu_intr interrupt; writing has no effect.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_MSTICR"></a>MSTICR</p>
        <ul>
            <li>Name:Multi-Controller Interrupt Clear Register</li>
            <li>Description:Multi-Controller Interrupt Clear Register.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x44</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_MSTICR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_MSTICR_F_31_1">31:1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_MSTICR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_MSTICR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">MSTICR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_MSTICR"></a>
        <p class="tableTitle" MadCap:autonum="Table 15. ">Fields for Register: MSTICR</p>
        <table summary="Fields for Register: MSTICR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_MSTICR_F_31_1"></a>31:1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_MSTICR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>MSTICR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_MSTICR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">MSTICR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Clear Multi-Controller Contention Interrupt.</p>
                        <p class="BLANK">
                        </p>
                        <p>This register reflects the status of the interrupt. A read from this

register clears the ssi_mst_intr interrupt; writing has no effect.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ICR"></a>ICR</p>
        <ul>
            <li>Name:Interrupt Clear Register</li>
            <li>Description:Interrupt Clear Register.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x48</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_ICR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_ICR_F_31_1">31:1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_ICR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_ICR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">ICR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_ICR"></a>
        <p class="tableTitle" MadCap:autonum="Table 16. ">Fields for Register: ICR</p>
        <table summary="Fields for Register: ICR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ICR_F_31_1"></a>31:1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_ICR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>ICR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_ICR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">ICR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Clear Interrupts.</p>
                        <p class="BLANK">
                        </p>
                        <p>This register is set if any of the interrupts below are active. A read

clears the ssi_txo_intr, ssi_rxu_intr, ssi_rxo_intr, and the ssi_mst_intr

interrupts. Writing to this register has no effect.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DMACR"></a>DMACR</p>
        <ul>
            <li>Name:DMA Control Register</li>
            <li>Description:This register is only valid when DW_apb_ssi is configured with a set of

DMA Controller interface signals (SSI_HAS_DMA = 1). When DW_apb_ssi is

not configured for DMA operation, this register will not exist and writing

to the register's address will have no effect; reading from this register

address will return zero. The register is used to enable the DMA

Controller interface operation.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x4c</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DMACR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DMACR_F_31_2">31:2</a>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DMACR_F_1">1</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DMACR_F_0">0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_DMACR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">TDMAE</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">RDMAE</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DMACR"></a>
        <p class="tableTitle" MadCap:autonum="Table 17. ">Fields for Register: DMACR</p>
        <table summary="Fields for Register: DMACR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DMACR_F_31_2"></a>31:2</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_DMACR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>DMACR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DMACR_F_1"></a>1</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">TDMAE</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>Transmit DMA Enable.</p>
                        <p class="BLANK">
                        </p>
                        <p>This bit enables/disables the transmit FIFO DMA channel.</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (DISABLE): Transmit DMA disabled</li>
                            <li>0x1 (ENABLED): Transmit DMA enabled</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DMACR_F_0"></a>0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RDMAE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Receive DMA Enable.</p>
                        <p class="BLANK">
                        </p>
                        <p>This bit enables/disables the receive FIFO DMA channel</p>
                        <p class="BLANK">
                        </p>
                        <p>Values:</p>
                        <ul>
                            <li>0x0 (DISABLE): Receive DMA disabled</li>
                            <li>0x1 (ENABLED): Receive DMA enabled</li>
                        </ul>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DMATDLR"></a>DMATDLR</p>
        <ul>
            <li>Name:DMA Transmit Data Level</li>
            <li>Description:This register is only valid when the DW_apb_ssi is configured with a set

of DMA interface signals (SSI_HAS_DMA = 1). When DW_apb_ssi is not

configured for DMA operation, this register will not exist and writing

to its address will have no effect; reading from its address will

return zero.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x50</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DMATDLR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DMATDLR_F_31_5">31:5</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DMATDLR_F_4_0">4:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_DMATDLR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">DMATDL</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DMATDLR"></a>
        <p class="tableTitle" MadCap:autonum="Table 18. ">Fields for Register: DMATDLR</p>
        <table summary="Fields for Register: DMATDLR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DMATDLR_F_31_5"></a>31:5</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_DMATDLR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>DMATDLR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DMATDLR_F_4_0"></a>4:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMATDL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Transmit Data Level.</p>
                        <p class="BLANK">
                        </p>
                        <p>This bit field controls the level at which a DMA request is made by the

transmit logic. It is equal to the watermark level; that is, the

dma_tx_req signal is generated when the number of valid data entries

in the transmit FIFO is equal to or below this field value, and TDMAE = 1. For information on the DMATDL decode values, see the "Target SPI and SSP Serial Transfers" section in the DW_apb_ssi Databook.</p>
                        <p class="BLANK">
                        </p>
                        <p>dma_tx_req is asserted when DMATDL or less data entries are present in the transmit FIFO</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DMARDLR"></a>DMARDLR</p>
        <ul>
            <li>Name:DMA Receive Data Level</li>
            <li>Description:This register is only valid when DW_apb_ssi is configured with a set of

DMA interface signals (SSI_HAS_DMA = 1). When DW_apb_ssi is not configured

for DMA operation, this register will not exist and writing to its address

will have no effect; reading from its address will return zero.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x54</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DMARDLR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DMARDLR_F_31_5">31:5</a>
                    </td>
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DMARDLR_F_4_0">4:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD_DMARDLR</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">DMARDL</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DMARDLR"></a>
        <p class="tableTitle" MadCap:autonum="Table 19. ">Fields for Register: DMARDLR</p>
        <table summary="Fields for Register: DMARDLR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyE-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DMARDLR_F_31_5"></a>31:5</p>
                    </td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">RSVD_DMARDLR</td>
                    <td class="TableStyle-table-BodyE-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyD-Column1-Body1">
                        <p>DMARDLR Reserved bits - Read Only</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DMARDLR_F_4_0"></a>4:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DMARDL</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Receive Data Level.</p>
                        <p class="BLANK">
                        </p>
                        <p>This bit field controls the level at which a DMA request is made by the

receive logic. The watermark level = DMARDL+1; that is, dma_rx_req is

generated when the number of valid data entries in the receive FIFO is

equal to or above this field value + 1, and RDMAE="1." For information on the DMARDL decode values, see the "Target SPI and SSP Serial Transfers" section in the DW_apb_ssi Databook.</p>
                        <p class="BLANK">
                        </p>
                        <p>dma_rx_req is asserted when DMARDL or more valid data entries are present in the receive FIFO.</p>
                        <p>Value After Reset:0x0</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_IDR"></a>IDR</p>
        <ul>
            <li>Name:Identification Register</li>
            <li>Description:This register contains the peripherals identification code, which is

written into the register at configuration time using coreConsultant.<p class="BLANK"></p>

Reset Value:SSI_ID</li>
            <li>Size:32 bits</li>
            <li>Offset:0x58</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_IDR"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_IDR_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">IDCODE</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_IDR"></a>
        <p class="tableTitle" MadCap:autonum="Table 20. ">Fields for Register: IDR</p>
        <table summary="Fields for Register: IDR" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_IDR_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">IDCODE</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Identification code.</p>
                        <p class="BLANK">
                        </p>
                        <p>The register contains the peripherals identification code, which is written into the register at configuration time using CoreConsultant.</p>
                        <p>Value After Reset:0xffffffff</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SSI_VERSION_ID"></a>SSI_VERSION_ID</p>
        <ul>
            <li>Name:coreKit version ID Register</li>
            <li>Description:This read-only register stores the specific DW_apb_ssi component version.<p class="BLANK"></p>

Reset Value:SSI_VERSION_ID</li>
            <li>Size:32 bits</li>
            <li>Offset:0x5c</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_SSI_VERSION_ID"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_SSI_VERSION_ID_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">SSI_COMP_VERSION</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_SSI_VERSION_ID"></a>
        <p class="tableTitle" MadCap:autonum="Table 21. ">Fields for Register: SSI_VERSION_ID</p>
        <table summary="Fields for Register: SSI_VERSION_ID" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_SSI_VERSION_ID_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">SSI_COMP_VERSION</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Contains the hex representation of the Synopsys component version. Consists of ASCII value for each number in the version, followed by *. For example 32_30_31_2A represents the version 2.01*.</p>
                        <p>Value After Reset:0x3430352a</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR0"></a>DR0</p>
        <ul>
            <li>Name:Data Register x</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x60</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR0"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR0_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR0"></a>
        <p class="tableTitle" MadCap:autonum="Table 22. ">Fields for Register: DR0</p>
        <table summary="Fields for Register: DR0" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR0_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR1"></a>DR1</p>
        <ul>
            <li>Name:Data Register 1</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x64</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR1"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR1_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR1"></a>
        <p class="tableTitle" MadCap:autonum="Table 23. ">Fields for Register: DR1</p>
        <table summary="Fields for Register: DR1" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR1_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR2"></a>DR2</p>
        <ul>
            <li>Name:Data Register 2</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x68</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR2"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR2_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR2"></a>
        <p class="tableTitle" MadCap:autonum="Table 24. ">Fields for Register: DR2</p>
        <table summary="Fields for Register: DR2" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR2_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR3"></a>DR3</p>
        <ul>
            <li>Name:Data Register 3</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x6c</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR3"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR3_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR3"></a>
        <p class="tableTitle" MadCap:autonum="Table 25. ">Fields for Register: DR3</p>
        <table summary="Fields for Register: DR3" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR3_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR4"></a>DR4</p>
        <ul>
            <li>Name:Data Register 4</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x70</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR4"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR4_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR4"></a>
        <p class="tableTitle" MadCap:autonum="Table 26. ">Fields for Register: DR4</p>
        <table summary="Fields for Register: DR4" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR4_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR5"></a>DR5</p>
        <ul>
            <li>Name:Data Register 5</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x74</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR5"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR5_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR5"></a>
        <p class="tableTitle" MadCap:autonum="Table 27. ">Fields for Register: DR5</p>
        <table summary="Fields for Register: DR5" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR5_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR6"></a>DR6</p>
        <ul>
            <li>Name:Data Register 6</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x78</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR6"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR6_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR6"></a>
        <p class="tableTitle" MadCap:autonum="Table 28. ">Fields for Register: DR6</p>
        <table summary="Fields for Register: DR6" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR6_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR7"></a>DR7</p>
        <ul>
            <li>Name:Data Register 7</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x7c</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR7"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR7_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR7"></a>
        <p class="tableTitle" MadCap:autonum="Table 29. ">Fields for Register: DR7</p>
        <table summary="Fields for Register: DR7" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR7_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR8"></a>DR8</p>
        <ul>
            <li>Name:Data Register 8</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x80</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR8"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR8_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR8"></a>
        <p class="tableTitle" MadCap:autonum="Table 30. ">Fields for Register: DR8</p>
        <table summary="Fields for Register: DR8" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR8_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR9"></a>DR9</p>
        <ul>
            <li>Name:Data Register 9</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x84</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR9"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR9_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR9"></a>
        <p class="tableTitle" MadCap:autonum="Table 31. ">Fields for Register: DR9</p>
        <table summary="Fields for Register: DR9" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR9_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR10"></a>DR10</p>
        <ul>
            <li>Name:Data Register 10</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x88</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR10"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR10_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR10"></a>
        <p class="tableTitle" MadCap:autonum="Table 32. ">Fields for Register: DR10</p>
        <table summary="Fields for Register: DR10" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR10_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR11"></a>DR11</p>
        <ul>
            <li>Name:Data Register 11</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x8c</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR11"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR11_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR11"></a>
        <p class="tableTitle" MadCap:autonum="Table 33. ">Fields for Register: DR11</p>
        <table summary="Fields for Register: DR11" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR11_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR12"></a>DR12</p>
        <ul>
            <li>Name:Data Register 12</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x90</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR12"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR12_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR12"></a>
        <p class="tableTitle" MadCap:autonum="Table 34. ">Fields for Register: DR12</p>
        <table summary="Fields for Register: DR12" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR12_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR13"></a>DR13</p>
        <ul>
            <li>Name:Data Register 13</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x94</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR13"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR13_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR13"></a>
        <p class="tableTitle" MadCap:autonum="Table 35. ">Fields for Register: DR13</p>
        <table summary="Fields for Register: DR13" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR13_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR14"></a>DR14</p>
        <ul>
            <li>Name:Data Register 14</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x98</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR14"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR14_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR14"></a>
        <p class="tableTitle" MadCap:autonum="Table 36. ">Fields for Register: DR14</p>
        <table summary="Fields for Register: DR14" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR14_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR15"></a>DR15</p>
        <ul>
            <li>Name:Data Register 15</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0x9c</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR15"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR15_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR15"></a>
        <p class="tableTitle" MadCap:autonum="Table 37. ">Fields for Register: DR15</p>
        <table summary="Fields for Register: DR15" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR15_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR16"></a>DR16</p>
        <ul>
            <li>Name:Data Register 16</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xa0</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR16"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR16_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR16"></a>
        <p class="tableTitle" MadCap:autonum="Table 38. ">Fields for Register: DR16</p>
        <table summary="Fields for Register: DR16" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR16_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR17"></a>DR17</p>
        <ul>
            <li>Name:Data Register 17</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xa4</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR17"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR17_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR17"></a>
        <p class="tableTitle" MadCap:autonum="Table 39. ">Fields for Register: DR17</p>
        <table summary="Fields for Register: DR17" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR17_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR18"></a>DR18</p>
        <ul>
            <li>Name:Data Register 18</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xa8</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR18"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR18_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR18"></a>
        <p class="tableTitle" MadCap:autonum="Table 40. ">Fields for Register: DR18</p>
        <table summary="Fields for Register: DR18" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR18_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR19"></a>DR19</p>
        <ul>
            <li>Name:Data Register 19</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xac</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR19"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR19_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR19"></a>
        <p class="tableTitle" MadCap:autonum="Table 41. ">Fields for Register: DR19</p>
        <table summary="Fields for Register: DR19" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR19_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR20"></a>DR20</p>
        <ul>
            <li>Name:Data Register 20</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xb0</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR20"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR20_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR20"></a>
        <p class="tableTitle" MadCap:autonum="Table 42. ">Fields for Register: DR20</p>
        <table summary="Fields for Register: DR20" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR20_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR21"></a>DR21</p>
        <ul>
            <li>Name:Data Register 21</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xb4</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR21"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR21_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR21"></a>
        <p class="tableTitle" MadCap:autonum="Table 43. ">Fields for Register: DR21</p>
        <table summary="Fields for Register: DR21" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR21_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR22"></a>DR22</p>
        <ul>
            <li>Name:Data Register 22</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xb8</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR22"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR22_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR22"></a>
        <p class="tableTitle" MadCap:autonum="Table 44. ">Fields for Register: DR22</p>
        <table summary="Fields for Register: DR22" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR22_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR23"></a>DR23</p>
        <ul>
            <li>Name:Data Register 23</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xbc</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR23"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR23_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR23"></a>
        <p class="tableTitle" MadCap:autonum="Table 45. ">Fields for Register: DR23</p>
        <table summary="Fields for Register: DR23" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR23_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR24"></a>DR24</p>
        <ul>
            <li>Name:Data Register 24</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xc0</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR24"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR24_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR24"></a>
        <p class="tableTitle" MadCap:autonum="Table 46. ">Fields for Register: DR24</p>
        <table summary="Fields for Register: DR24" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR24_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR25"></a>DR25</p>
        <ul>
            <li>Name:Data Register 25</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xc4</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR25"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR25_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR25"></a>
        <p class="tableTitle" MadCap:autonum="Table 47. ">Fields for Register: DR25</p>
        <table summary="Fields for Register: DR25" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR25_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR26"></a>DR26</p>
        <ul>
            <li>Name:Data Register 26</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xc8</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR26"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR26_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR26"></a>
        <p class="tableTitle" MadCap:autonum="Table 48. ">Fields for Register: DR26</p>
        <table summary="Fields for Register: DR26" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR26_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR27"></a>DR27</p>
        <ul>
            <li>Name:Data Register 27</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xcc</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR27"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR27_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR27"></a>
        <p class="tableTitle" MadCap:autonum="Table 49. ">Fields for Register: DR27</p>
        <table summary="Fields for Register: DR27" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR27_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR28"></a>DR28</p>
        <ul>
            <li>Name:Data Register 28</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xd0</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR28"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR28_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR28"></a>
        <p class="tableTitle" MadCap:autonum="Table 50. ">Fields for Register: DR28</p>
        <table summary="Fields for Register: DR28" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR28_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR29"></a>DR29</p>
        <ul>
            <li>Name:Data Register 29</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xd4</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR29"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR29_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR29"></a>
        <p class="tableTitle" MadCap:autonum="Table 51. ">Fields for Register: DR29</p>
        <table summary="Fields for Register: DR29" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR29_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR30"></a>DR30</p>
        <ul>
            <li>Name:Data Register 30</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xd8</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR30"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR30_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR30"></a>
        <p class="tableTitle" MadCap:autonum="Table 52. ">Fields for Register: DR30</p>
        <table summary="Fields for Register: DR30" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR30_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR31"></a>DR31</p>
        <ul>
            <li>Name:Data Register 31</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xdc</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR31"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR31_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR31"></a>
        <p class="tableTitle" MadCap:autonum="Table 53. ">Fields for Register: DR31</p>
        <table summary="Fields for Register: DR31" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR31_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR32"></a>DR32</p>
        <ul>
            <li>Name:Data Register 32</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xe0</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR32"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR32_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR32"></a>
        <p class="tableTitle" MadCap:autonum="Table 54. ">Fields for Register: DR32</p>
        <table summary="Fields for Register: DR32" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR32_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR33"></a>DR33</p>
        <ul>
            <li>Name:Data Register 33</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xe4</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR33"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR33_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR33"></a>
        <p class="tableTitle" MadCap:autonum="Table 55. ">Fields for Register: DR33</p>
        <table summary="Fields for Register: DR33" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR33_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR34"></a>DR34</p>
        <ul>
            <li>Name:Data Register 34</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xe8</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR34"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR34_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR34"></a>
        <p class="tableTitle" MadCap:autonum="Table 56. ">Fields for Register: DR34</p>
        <table summary="Fields for Register: DR34" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR34_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR35"></a>DR35</p>
        <ul>
            <li>Name:Data Register 35</li>
            <li>Description:The DW_apb_ssi data register is a 16/32-bit (depending on SSI_MAX_XFER_SIZE) read/write buffer for

the transmit/receive FIFOs. If the configuration parameter SSI_MAX_XFER_SIZE is set to 32, then all 32 bits

are valid, otherwise, only 16 bits ([15:0]) of the register are valid. When the register is read, data in the

receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer; a write

can occur only when SSI_EN = 1. FIFOs are reset when SSI_EN = 0.NOTE:The DR register in the DW_apb_ssi occupies thirty-six 32-bit address locations of the memory

map to facilitate AHB burst transfers. Writing to any of these address locations has the same

effect as pushing the data from the pwdata bus into the transmit FIFO. Reading from any of

these locations has the same effect as popping data from the receive FIFO onto the prdata

bus. The FIFO buffers on the DW_apb_ssi are not addressable.<p class="BLANK"></p>

Reset Value:0x0</li>
            <li>Size:32 bits</li>
            <li>Offset:0xec</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_DR35"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_DR35_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">DR</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_DR35"></a>
        <p class="tableTitle" MadCap:autonum="Table 57. ">Fields for Register: DR35</p>
        <table summary="Fields for Register: DR35" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_DR35_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">DR</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R/W</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>Data Register. When writing to this register, you must right-justify the data. Read

data are automatically right-justified. If SSI_MAX_XFER_SIZE configuration

parameter is set to 32, all 32 bits are valid. Otherwise, only 16 bits ([15:0]) of the

register are valid.

Read = Receive FIFO buffer

Write = Transmit FIFO buffer.</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RSVD"></a>RSVD</p>
        <ul>
            <li>Name:RSVD - Reserved address location</li>
            <li>Description:RSVD - Reserved address location.</li>
            <li>Size:32 bits</li>
            <li>Offset:0xfc</li>
        </ul><a name="fld-ssi_memory_map_ssi_address_block_RSVD"></a>
        <table class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyD-Column1-Body1"><a class="link" href="#H4-reg-ssi_memory_map_ssi_address_block_RSVD_F_31_0">31:0</a>
                    </td>
                </tr>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyA-Column1-Body1">RSVD</td>
                </tr>
            </tbody>
        </table><a name="fieldtable-ssi_memory_map_ssi_address_block_RSVD"></a>
        <p class="tableTitle" MadCap:autonum="Table 58. ">Fields for Register: RSVD</p>
        <table summary="Fields for Register: RSVD" width="100%" class="TableStyle-table" style="mc-table-style: url('../../../../Resources/TableStyles/basic_table.css');" cellspacing="0">
            <colgroup>
            </colgroup>
            <thead>
                <tr class="TableStyle-table-Head-Header1">
                    <th class="TableStyle-table-HeadE-Column1-Header1">Bits</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Name</th>
                    <th class="TableStyle-table-HeadE-Column1-Header1">Memory Access</th>
                    <th class="TableStyle-table-HeadD-Column1-Header1">Description</th>
                </tr>
            </thead>
            <tbody>
                <tr class="TableStyle-table-Body-Body1">
                    <td class="TableStyle-table-BodyB-Column1-Body1">
                        <p><a name="H4-reg-ssi_memory_map_ssi_address_block_RSVD_F_31_0"></a>31:0</p>
                    </td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">RSVD</td>
                    <td class="TableStyle-table-BodyB-Column1-Body1">R</td>
                    <td class="TableStyle-table-BodyA-Column1-Body1">
                        <p>RSVD 31to0 Reserved address location</p>
                        <p>Value After Reset:0x0</p>
                        <p>Volatile:true</p>
                    </td>
                </tr>
            </tbody>
        </table>
    </body>
</html>